
VCU14_29bit_overCAN_withIRP_new4g_proto26_adding_All10sec_data.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00014504  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  08014504  0c014504  0001c504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  1ffe8000  1ffe8000  00030000  2**0
                  ALLOC
  3 .data         0000bb74  1ffe8800  0c01450c  00020800  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000884  1fff4378  0c020080  0002c378  2**3
                  ALLOC
  5 .no_init      00000014  2003ffc0  2003ffc0  0002ffc0  2**2
                  ALLOC
  6 .stab         0000009c  00000000  00000000  0002c374  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .stabstr      0000014d  00000000  00000000  0002c410  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00002a98  00000000  00000000  0002c560  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0007da76  00000000  00000000  0002eff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000c017  00000000  00000000  000aca6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001d9d9  00000000  00000000  000b8a85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000b880  00000000  00000000  000d6460  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00018e15  00000000  00000000  000e1ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00015813  00000000  00000000  000faaf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002490  00000000  00000000  00110308  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 0000209d  00000000  00000000  00112798  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 65 01 01 08 99 02 00 08     ........e.......
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	65 69 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ei..............
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 0d 09 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 3d 83 00 08 99 02 00 08     ........=.......
 80001ec:	99 02 00 08 99 02 00 08 00 00 00 00 4d 83 00 08     ............M...
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c01450c 	.word	0x0c01450c
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	0000bb74 	.word	0x0000bb74
 8000254:	0c01450c 	.word	0x0c01450c
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1fff4378 	.word	0x1fff4378
 8000264:	00000884 	.word	0x00000884
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	08001d5d 	.word	0x08001d5d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08011631 	.word	0x08011631
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08010005 	.word	0x08010005

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <tm_sysTickCallback>:
 *
 * Return values 	:	void
 *
 ****************************************************************************/
void tm_sysTickCallback(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
	timerCount++;
 80002a0:	4b1a      	ldr	r3, [pc, #104]	; (800030c <tm_sysTickCallback+0x70>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	3301      	adds	r3, #1
 80002a6:	4a19      	ldr	r2, [pc, #100]	; (800030c <tm_sysTickCallback+0x70>)
 80002a8:	6013      	str	r3, [r2, #0]

	if(gu32_responseCount > 0)
 80002aa:	4b19      	ldr	r3, [pc, #100]	; (8000310 <tm_sysTickCallback+0x74>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d004      	beq.n	80002bc <tm_sysTickCallback+0x20>
	{
		gu32_responseCount--;
 80002b2:	4b17      	ldr	r3, [pc, #92]	; (8000310 <tm_sysTickCallback+0x74>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	3b01      	subs	r3, #1
 80002b8:	4a15      	ldr	r2, [pc, #84]	; (8000310 <tm_sysTickCallback+0x74>)
 80002ba:	6013      	str	r3, [r2, #0]
	}
	if(gu32_resetCounter > 0)
 80002bc:	4b15      	ldr	r3, [pc, #84]	; (8000314 <tm_sysTickCallback+0x78>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d004      	beq.n	80002ce <tm_sysTickCallback+0x32>
	{
		gu32_resetCounter--;
 80002c4:	4b13      	ldr	r3, [pc, #76]	; (8000314 <tm_sysTickCallback+0x78>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	3b01      	subs	r3, #1
 80002ca:	4a12      	ldr	r2, [pc, #72]	; (8000314 <tm_sysTickCallback+0x78>)
 80002cc:	6013      	str	r3, [r2, #0]
	}

	if(gu32_4gCounter > 0)
 80002ce:	4b12      	ldr	r3, [pc, #72]	; (8000318 <tm_sysTickCallback+0x7c>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d004      	beq.n	80002e0 <tm_sysTickCallback+0x44>
	{
		gu32_4gCounter--;
 80002d6:	4b10      	ldr	r3, [pc, #64]	; (8000318 <tm_sysTickCallback+0x7c>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	3b01      	subs	r3, #1
 80002dc:	4a0e      	ldr	r2, [pc, #56]	; (8000318 <tm_sysTickCallback+0x7c>)
 80002de:	6013      	str	r3, [r2, #0]
	}

	if(gu32_10s4gCounter > 0)
 80002e0:	4b0e      	ldr	r3, [pc, #56]	; (800031c <tm_sysTickCallback+0x80>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d004      	beq.n	80002f2 <tm_sysTickCallback+0x56>
	{
		gu32_10s4gCounter--;
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <tm_sysTickCallback+0x80>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	3b01      	subs	r3, #1
 80002ee:	4a0b      	ldr	r2, [pc, #44]	; (800031c <tm_sysTickCallback+0x80>)
 80002f0:	6013      	str	r3, [r2, #0]
	}

	if(gu32_3s4gCounter > 0)
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <tm_sysTickCallback+0x84>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d004      	beq.n	8000304 <tm_sysTickCallback+0x68>
	{
		gu32_3s4gCounter--;
 80002fa:	4b09      	ldr	r3, [pc, #36]	; (8000320 <tm_sysTickCallback+0x84>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	3b01      	subs	r3, #1
 8000300:	4a07      	ldr	r2, [pc, #28]	; (8000320 <tm_sysTickCallback+0x84>)
 8000302:	6013      	str	r3, [r2, #0]
	}
}
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	1fff4378 	.word	0x1fff4378
 8000310:	1fff438c 	.word	0x1fff438c
 8000314:	1fff437c 	.word	0x1fff437c
 8000318:	1fff4380 	.word	0x1fff4380
 800031c:	1fff4384 	.word	0x1fff4384
 8000320:	1fff4388 	.word	0x1fff4388

08000324 <tm_setTimerCount>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
en_responseRetCodes_t tm_setTimerCount(uint32_t timerValue)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	en_responseRetCodes_t len_retStatus;
	//uint32_t tempTimerValue = timerValue * TM_1MS_TIMER_VAL;

	timerId = (uint32_t) SYSTIMER_CreateTimer(timerValue,
 800032c:	6878      	ldr	r0, [r7, #4]
 800032e:	2101      	movs	r1, #1
 8000330:	4a0a      	ldr	r2, [pc, #40]	; (800035c <tm_setTimerCount+0x38>)
 8000332:	2300      	movs	r3, #0
 8000334:	f006 fb74 	bl	8006a20 <SYSTIMER_CreateTimer>
 8000338:	4602      	mov	r2, r0
 800033a:	4b09      	ldr	r3, [pc, #36]	; (8000360 <tm_setTimerCount+0x3c>)
 800033c:	601a      	str	r2, [r3, #0]
			SYSTIMER_MODE_PERIODIC, (void*) tm_sysTickCallback, NULL);

	if (0U != timerId)
 800033e:	4b08      	ldr	r3, [pc, #32]	; (8000360 <tm_setTimerCount+0x3c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d002      	beq.n	800034c <tm_setTimerCount+0x28>
	{
		len_retStatus = E_RET_SUCCESS;
 8000346:	2300      	movs	r3, #0
 8000348:	73fb      	strb	r3, [r7, #15]
 800034a:	e001      	b.n	8000350 <tm_setTimerCount+0x2c>
	}
	else
	{
		len_retStatus = E_RET_TIMER_ERROR;
 800034c:	2307      	movs	r3, #7
 800034e:	73fb      	strb	r3, [r7, #15]
	}

	return len_retStatus;
 8000350:	7bfb      	ldrb	r3, [r7, #15]
}
 8000352:	4618      	mov	r0, r3
 8000354:	3710      	adds	r7, #16
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	0800029d 	.word	0x0800029d
 8000360:	1fff4390 	.word	0x1fff4390

08000364 <tm_startTimer>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
en_responseRetCodes_t tm_startTimer()
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus;
	SYSTIMER_STATUS_t timerStatus;

	if (timerId != 0)
 800036a:	4b0d      	ldr	r3, [pc, #52]	; (80003a0 <tm_startTimer+0x3c>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d00f      	beq.n	8000392 <tm_startTimer+0x2e>
	{
		timerStatus = SYSTIMER_StartTimer(timerId);
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <tm_startTimer+0x3c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4618      	mov	r0, r3
 8000378:	f006 fbf0 	bl	8006b5c <SYSTIMER_StartTimer>
 800037c:	4603      	mov	r3, r0
 800037e:	71bb      	strb	r3, [r7, #6]
		if (SYSTIMER_STATUS_SUCCESS == timerStatus)
 8000380:	79bb      	ldrb	r3, [r7, #6]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d102      	bne.n	800038c <tm_startTimer+0x28>
		{
			len_retStatus = E_RET_SUCCESS;
 8000386:	2300      	movs	r3, #0
 8000388:	71fb      	strb	r3, [r7, #7]
 800038a:	e004      	b.n	8000396 <tm_startTimer+0x32>
		}
		else
		{
			len_retStatus = E_RET_TIMER_ERROR;
 800038c:	2307      	movs	r3, #7
 800038e:	71fb      	strb	r3, [r7, #7]
 8000390:	e001      	b.n	8000396 <tm_startTimer+0x32>
		}
	}
	else
	{
		len_retStatus = E_RET_TIMER_ID_ZERO_ERROR;
 8000392:	2308      	movs	r3, #8
 8000394:	71fb      	strb	r3, [r7, #7]
	}

	return len_retStatus;
 8000396:	79fb      	ldrb	r3, [r7, #7]
}
 8000398:	4618      	mov	r0, r3
 800039a:	3708      	adds	r7, #8
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	1fff4390 	.word	0x1fff4390

080003a4 <tm_setResetTimer>:
{
	timerCount = 0;
}

void tm_setResetTimer(uint32_t lu32_timeInMs)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	gu32_resetCounter = lu32_timeInMs;
 80003ac:	4a03      	ldr	r2, [pc, #12]	; (80003bc <tm_setResetTimer+0x18>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	6013      	str	r3, [r2, #0]
}
 80003b2:	370c      	adds	r7, #12
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr
 80003bc:	1fff437c 	.word	0x1fff437c

080003c0 <tm_getResetTimerValue>:

uint32_t tm_getResetTimerValue()
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
	return gu32_resetCounter;
 80003c4:	4b03      	ldr	r3, [pc, #12]	; (80003d4 <tm_getResetTimerValue+0x14>)
 80003c6:	681b      	ldr	r3, [r3, #0]
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	1fff437c 	.word	0x1fff437c

080003d8 <tm_set4gRunTimer>:
{
	return gu32_3s4gCounter;
}

void tm_set4gRunTimer(uint32_t lu32_timeInMs)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
	gu32_3s4gCounter = lu32_timeInMs;
 80003e0:	4a03      	ldr	r2, [pc, #12]	; (80003f0 <tm_set4gRunTimer+0x18>)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	6013      	str	r3, [r2, #0]
}
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	1fff4388 	.word	0x1fff4388

080003f4 <tm_get4gRunTimerValue>:

uint32_t tm_get4gRunTimerValue()
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
	return gu32_3s4gCounter;
 80003f8:	4b03      	ldr	r3, [pc, #12]	; (8000408 <tm_get4gRunTimerValue+0x14>)
 80003fa:	681b      	ldr	r3, [r3, #0]
}
 80003fc:	4618      	mov	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	1fff4388 	.word	0x1fff4388

0800040c <tm_setResponseTime>:

void tm_setResponseTime(uint32_t lu32_timeInMs)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	gu32_responseCount = lu32_timeInMs;
 8000414:	4a03      	ldr	r2, [pc, #12]	; (8000424 <tm_setResponseTime+0x18>)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	6013      	str	r3, [r2, #0]
}
 800041a:	370c      	adds	r7, #12
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr
 8000424:	1fff438c 	.word	0x1fff438c

08000428 <tm_getResponseTimeValue>:

uint32_t tm_getResponseTimeValue()
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
	return gu32_responseCount;
 800042c:	4b03      	ldr	r3, [pc, #12]	; (800043c <tm_getResponseTimeValue+0x14>)
 800042e:	681b      	ldr	r3, [r3, #0]
}
 8000430:	4618      	mov	r0, r3
 8000432:	46bd      	mov	sp, r7
 8000434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	1fff438c 	.word	0x1fff438c

08000440 <tm_clearResponseTime>:
void tm_clearResponseTime()
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
	gu32_responseCount = 0;
 8000444:	4b03      	ldr	r3, [pc, #12]	; (8000454 <tm_clearResponseTime+0x14>)
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
}
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	1fff438c 	.word	0x1fff438c

08000458 <allFaults_Process>:
	//Gtake_FaultIndicator();
	Irp_FaultIndicator();
}

void allFaults_Process(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
//	HighVoltBattery_FaultIndicator();
//	Mcu_FaultIndicator();
//	clusterFault_Indicator();
}
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr

08000464 <RTC_Start>:
 *   {}
 * }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void RTC_Start(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
	XMC_RTC_Start();
 8000468:	f004 f826 	bl	80044b8 <XMC_RTC_Start>
}
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop

08000470 <RTC_Stop>:
 *   {}
 * }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void RTC_Stop(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	XMC_RTC_Stop();
 8000474:	f004 f834 	bl	80044e0 <XMC_RTC_Stop>
}
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop

0800047c <RTC_init>:
#include "Vcu_Config.h"

#include "xmc_rtc.h"
#include <time.h>
void RTC_init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0

	RTC_STATUS_t status_r = RTC_STATUS_FAILURE;
 8000482:	2301      	movs	r3, #1
 8000484:	71fb      	strb	r3, [r7, #7]
	RTC_Stop();
 8000486:	f7ff fff3 	bl	8000470 <RTC_Stop>

    status_r =  RTC_SetTime(&timeval);
 800048a:	4806      	ldr	r0, [pc, #24]	; (80004a4 <RTC_init+0x28>)
 800048c:	f007 f8ce 	bl	800762c <RTC_SetTime>
 8000490:	4603      	mov	r3, r0
 8000492:	71fb      	strb	r3, [r7, #7]

    if(status_r == RTC_STATUS_SUCCESS)
 8000494:	79fb      	ldrb	r3, [r7, #7]
 8000496:	2b00      	cmp	r3, #0
 8000498:	d101      	bne.n	800049e <RTC_init+0x22>
    {
 	 RTC_Start();
 800049a:	f7ff ffe3 	bl	8000464 <RTC_Start>
    }
}
 800049e:	3708      	adds	r7, #8
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	1fff4864 	.word	0x1fff4864

080004a8 <Process_State1_Inputs>:
instrument_clustor_buzzer_t *instrument_clustor_buzzer = &(CAN_MSG_DB[CAN_18FF2021].CAN_Data[0]);
Instrumetcluster_DriveMode_OUT_t *Instrumetcluster_DriveMode_OUT = &(CAN_MSG_DB[CAN_18FFB632].CAN_Data[4]);
eps_status_t *eps_status = &eps_n[can_0x1E5].can_matrix[0];

void Process_State1_Inputs(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	static bool init_once = 1;
	Process_Io_exp_U24();
 80004ac:	f000 f86c 	bl	8000588 <Process_Io_exp_U24>

	if(Vcu_OutPuts.IGNITION_1_OUT)
 80004b0:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <Process_State1_Inputs+0x50>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d010      	beq.n	80004da <Process_State1_Inputs+0x32>
	{
		//Process_Io_exp_U25();
		Process_cluster_indicators();
 80004b8:	f000 f87c 	bl	80005b4 <Process_cluster_indicators>
		Process_drive_mode();
 80004bc:	f000 f938 	bl	8000730 <Process_drive_mode>
		Process_faciaaswitches();
 80004c0:	f000 fa1e 	bl	8000900 <Process_faciaaswitches>
		if(init_once)
 80004c4:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <Process_State1_Inputs+0x54>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d005      	beq.n	80004d8 <Process_State1_Inputs+0x30>
		{
			init_hw();
 80004cc:	f000 fb78 	bl	8000bc0 <init_hw>
			init_once = 0;
 80004d0:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <Process_State1_Inputs+0x54>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	701a      	strb	r2, [r3, #0]
 80004d6:	e00e      	b.n	80004f6 <Process_State1_Inputs+0x4e>
 80004d8:	e00d      	b.n	80004f6 <Process_State1_Inputs+0x4e>
		}
	}
	else if(!(Vcu_OutPuts.IGNITION_1_OUT))
 80004da:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <Process_State1_Inputs+0x50>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	f083 0301 	eor.w	r3, r3, #1
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d006      	beq.n	80004f6 <Process_State1_Inputs+0x4e>
	{
		all_Ig1_Inputs_off();
 80004e8:	f000 f91c 	bl	8000724 <all_Ig1_Inputs_off>
		cluster_indicators_off();
 80004ec:	f000 f8ee 	bl	80006cc <cluster_indicators_off>
		init_once = 1;
 80004f0:	4b02      	ldr	r3, [pc, #8]	; (80004fc <Process_State1_Inputs+0x54>)
 80004f2:	2201      	movs	r2, #1
 80004f4:	701a      	strb	r2, [r3, #0]
	}
}
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	1fff4988 	.word	0x1fff4988
 80004fc:	1ffe8810 	.word	0x1ffe8810

08000500 <hazzard>:

void hazzard(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
	/* for hazzard */
	if((Vcu_OutPuts.IGNITION_1_OUT == 0) && (Combi_Switch_IN.left_indicator_IN && Combi_Switch_IN.right_indicator_IN))
 8000504:	4b1d      	ldr	r3, [pc, #116]	; (800057c <hazzard+0x7c>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	f083 0301 	eor.w	r3, r3, #1
 800050c:	b2db      	uxtb	r3, r3
 800050e:	2b00      	cmp	r3, #0
 8000510:	d00e      	beq.n	8000530 <hazzard+0x30>
 8000512:	4b1b      	ldr	r3, [pc, #108]	; (8000580 <hazzard+0x80>)
 8000514:	78db      	ldrb	r3, [r3, #3]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d00a      	beq.n	8000530 <hazzard+0x30>
 800051a:	4b19      	ldr	r3, [pc, #100]	; (8000580 <hazzard+0x80>)
 800051c:	791b      	ldrb	r3, [r3, #4]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d006      	beq.n	8000530 <hazzard+0x30>
	{
		Relay_Control_Switch_OUT.left_indicator_OUT = true;
 8000522:	4b18      	ldr	r3, [pc, #96]	; (8000584 <hazzard+0x84>)
 8000524:	2201      	movs	r2, #1
 8000526:	70da      	strb	r2, [r3, #3]
		Relay_Control_Switch_OUT.right_indicator_OUT = true;
 8000528:	4b16      	ldr	r3, [pc, #88]	; (8000584 <hazzard+0x84>)
 800052a:	2201      	movs	r2, #1
 800052c:	711a      	strb	r2, [r3, #4]
 800052e:	e020      	b.n	8000572 <hazzard+0x72>
	}

	else if(((Combi_Switch_IN.left_indicator_IN == 0) && (Combi_Switch_IN.right_indicator_IN == 0)))
 8000530:	4b13      	ldr	r3, [pc, #76]	; (8000580 <hazzard+0x80>)
 8000532:	78db      	ldrb	r3, [r3, #3]
 8000534:	f083 0301 	eor.w	r3, r3, #1
 8000538:	b2db      	uxtb	r3, r3
 800053a:	2b00      	cmp	r3, #0
 800053c:	d00d      	beq.n	800055a <hazzard+0x5a>
 800053e:	4b10      	ldr	r3, [pc, #64]	; (8000580 <hazzard+0x80>)
 8000540:	791b      	ldrb	r3, [r3, #4]
 8000542:	f083 0301 	eor.w	r3, r3, #1
 8000546:	b2db      	uxtb	r3, r3
 8000548:	2b00      	cmp	r3, #0
 800054a:	d006      	beq.n	800055a <hazzard+0x5a>
	{
		Relay_Control_Switch_OUT.left_indicator_OUT = false;
 800054c:	4b0d      	ldr	r3, [pc, #52]	; (8000584 <hazzard+0x84>)
 800054e:	2200      	movs	r2, #0
 8000550:	70da      	strb	r2, [r3, #3]
		Relay_Control_Switch_OUT.right_indicator_OUT = false;
 8000552:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <hazzard+0x84>)
 8000554:	2200      	movs	r2, #0
 8000556:	711a      	strb	r2, [r3, #4]
 8000558:	e00b      	b.n	8000572 <hazzard+0x72>
	}
	/* end */

	else if(Vcu_OutPuts.IGNITION_1_OUT)
 800055a:	4b08      	ldr	r3, [pc, #32]	; (800057c <hazzard+0x7c>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d007      	beq.n	8000572 <hazzard+0x72>
	{
		Relay_Control_Switch_OUT.left_indicator_OUT = Combi_Switch_IN.left_indicator_IN;
 8000562:	4b07      	ldr	r3, [pc, #28]	; (8000580 <hazzard+0x80>)
 8000564:	78da      	ldrb	r2, [r3, #3]
 8000566:	4b07      	ldr	r3, [pc, #28]	; (8000584 <hazzard+0x84>)
 8000568:	70da      	strb	r2, [r3, #3]
		Relay_Control_Switch_OUT.right_indicator_OUT = Combi_Switch_IN.right_indicator_IN;
 800056a:	4b05      	ldr	r3, [pc, #20]	; (8000580 <hazzard+0x80>)
 800056c:	791a      	ldrb	r2, [r3, #4]
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <hazzard+0x84>)
 8000570:	711a      	strb	r2, [r3, #4]
	}

}
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	1fff4988 	.word	0x1fff4988
 8000580:	1fff4960 	.word	0x1fff4960
 8000584:	1fff486c 	.word	0x1fff486c

08000588 <Process_Io_exp_U24>:

void Process_Io_exp_U24(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	Relay_Control_Switch_OUT.low_beam_OUT = Combi_Switch_IN.low_beam_IN;
 800058c:	4b07      	ldr	r3, [pc, #28]	; (80005ac <Process_Io_exp_U24+0x24>)
 800058e:	781a      	ldrb	r2, [r3, #0]
 8000590:	4b07      	ldr	r3, [pc, #28]	; (80005b0 <Process_Io_exp_U24+0x28>)
 8000592:	701a      	strb	r2, [r3, #0]
	Relay_Control_Switch_OUT.high_beam_OUT = Combi_Switch_IN.high_beam_IN;
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <Process_Io_exp_U24+0x24>)
 8000596:	785a      	ldrb	r2, [r3, #1]
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <Process_Io_exp_U24+0x28>)
 800059a:	705a      	strb	r2, [r3, #1]
	Relay_Control_Switch_OUT.pos_light_OUT = Combi_Switch_IN.pos_light_IN;
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <Process_Io_exp_U24+0x24>)
 800059e:	789a      	ldrb	r2, [r3, #2]
 80005a0:	4b03      	ldr	r3, [pc, #12]	; (80005b0 <Process_Io_exp_U24+0x28>)
 80005a2:	709a      	strb	r2, [r3, #2]

	hazzard();
 80005a4:	f7ff ffac 	bl	8000500 <hazzard>
}
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	1fff4960 	.word	0x1fff4960
 80005b0:	1fff486c 	.word	0x1fff486c

080005b4 <Process_cluster_indicators>:
	//Relay_Control_Switch_OUT.ac_blower3_OUT = Hvac_IN.blower_speed3_IN;

}

void Process_cluster_indicators(void)
 {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	Instrument_Cluster_OUT.set_right_indicator = 0;//Combi_Switch_IN.right_indicator_IN;

	i_counter = 0;
}
*/
	Instrument_Cluster_OUT.set_left_indicator = Combi_Switch_IN.left_indicator_IN;
 80005b8:	4b39      	ldr	r3, [pc, #228]	; (80006a0 <Process_cluster_indicators+0xec>)
 80005ba:	78da      	ldrb	r2, [r3, #3]
 80005bc:	4b39      	ldr	r3, [pc, #228]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005be:	719a      	strb	r2, [r3, #6]
	Instrument_Cluster_OUT.set_right_indicator = Combi_Switch_IN.right_indicator_IN;
 80005c0:	4b37      	ldr	r3, [pc, #220]	; (80006a0 <Process_cluster_indicators+0xec>)
 80005c2:	791a      	ldrb	r2, [r3, #4]
 80005c4:	4b37      	ldr	r3, [pc, #220]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005c6:	71da      	strb	r2, [r3, #7]
	 //Instrument_Cluster_OUT.set_low_beam = Relay_Control_Switch_OUT.low_beam_OUT;
	 Instrument_Cluster_OUT.set_high_beam = Relay_Control_Switch_OUT.high_beam_OUT;
 80005c8:	4b37      	ldr	r3, [pc, #220]	; (80006a8 <Process_cluster_indicators+0xf4>)
 80005ca:	785a      	ldrb	r2, [r3, #1]
 80005cc:	4b35      	ldr	r3, [pc, #212]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005ce:	725a      	strb	r2, [r3, #9]
	 Instrument_Cluster_OUT.set_low_beam = Relay_Control_Switch_OUT.pos_light_OUT;//There is no indicator for low beam there is for position
 80005d0:	4b35      	ldr	r3, [pc, #212]	; (80006a8 <Process_cluster_indicators+0xf4>)
 80005d2:	789a      	ldrb	r2, [r3, #2]
 80005d4:	4b33      	ldr	r3, [pc, #204]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005d6:	721a      	strb	r2, [r3, #8]
	 Instrument_Cluster_OUT.set_brake_oil = Switch_Ios_IN.brake_oil_IN;
 80005d8:	4b34      	ldr	r3, [pc, #208]	; (80006ac <Process_cluster_indicators+0xf8>)
 80005da:	799a      	ldrb	r2, [r3, #6]
 80005dc:	4b31      	ldr	r3, [pc, #196]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005de:	729a      	strb	r2, [r3, #10]

	// Instrument_Cluster_OUT.eps_status = 1;//default value to show eps failure
	 Instrument_Cluster_OUT.eps_status = eps_status-> Power_Steering_Fault_Indication_On_EPS;///////eps failure
 80005e0:	4b33      	ldr	r3, [pc, #204]	; (80006b0 <Process_cluster_indicators+0xfc>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	78db      	ldrb	r3, [r3, #3]
 80005e6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	bf14      	ite	ne
 80005f0:	2301      	movne	r3, #1
 80005f2:	2300      	moveq	r3, #0
 80005f4:	b2da      	uxtb	r2, r3
 80005f6:	4b2b      	ldr	r3, [pc, #172]	; (80006a4 <Process_cluster_indicators+0xf0>)
 80005f8:	731a      	strb	r2, [r3, #12]

	 Instrument_Cluster_OUT.aux_vtg_critical;////////
	 Instrument_Cluster_OUT.battery_temp_exceeded;/////////
	 /*instrument_clustor_buzzer-> charging_connected = */Instrument_Cluster_OUT.charging_connected = charger_on();//Vcu_InPuts.charger_connect_IN;
 80005fa:	f000 fad5 	bl	8000ba8 <charger_on>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	bf14      	ite	ne
 8000604:	2301      	movne	r3, #1
 8000606:	2300      	moveq	r3, #0
 8000608:	b2da      	uxtb	r2, r3
 800060a:	4b26      	ldr	r3, [pc, #152]	; (80006a4 <Process_cluster_indicators+0xf0>)
 800060c:	739a      	strb	r2, [r3, #14]
	 /*instrument_clustor_indicators-> generic_alarm;////////*/
	 Instrument_Cluster_OUT.regen_enabled = Irp_Mcu_drive_states_29bit-> Regen_On_Throttle_Realese || Irp_Mcu_drive_states_29bit-> Regen_On_Brake;
 800060e:	4b29      	ldr	r3, [pc, #164]	; (80006b4 <Process_cluster_indicators+0x100>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	789b      	ldrb	r3, [r3, #2]
 8000614:	f003 0308 	and.w	r3, r3, #8
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d107      	bne.n	800062e <Process_cluster_indicators+0x7a>
 800061e:	4b25      	ldr	r3, [pc, #148]	; (80006b4 <Process_cluster_indicators+0x100>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	789b      	ldrb	r3, [r3, #2]
 8000624:	f003 0304 	and.w	r3, r3, #4
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <Process_cluster_indicators+0x7e>
 800062e:	2301      	movs	r3, #1
 8000630:	e000      	b.n	8000634 <Process_cluster_indicators+0x80>
 8000632:	2300      	movs	r3, #0
 8000634:	f003 0301 	and.w	r3, r3, #1
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <Process_cluster_indicators+0xf0>)
 800063c:	73da      	strb	r2, [r3, #15]
	 instrument_clustor_indicators-> parking_brake_light = !Switch_Ios_IN.handbrake_sw_IN;////////
 800063e:	4b1e      	ldr	r3, [pc, #120]	; (80006b8 <Process_cluster_indicators+0x104>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <Process_cluster_indicators+0xf8>)
 8000644:	7a1b      	ldrb	r3, [r3, #8]
 8000646:	f083 0301 	eor.w	r3, r3, #1
 800064a:	b2db      	uxtb	r3, r3
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	b2d9      	uxtb	r1, r3
 8000652:	7953      	ldrb	r3, [r2, #5]
 8000654:	f361 03c3 	bfi	r3, r1, #3, #1
 8000658:	7153      	strb	r3, [r2, #5]
	 Seat_Belt_OUT.seat_occupied = (!(/*Seat_Switch_IN.seat_belt_d_IN &&*/ Seat_Switch_IN.seat_belt_p_IN));
 800065a:	4b18      	ldr	r3, [pc, #96]	; (80006bc <Process_cluster_indicators+0x108>)
 800065c:	785b      	ldrb	r3, [r3, #1]
 800065e:	2b00      	cmp	r3, #0
 8000660:	bf14      	ite	ne
 8000662:	2301      	movne	r3, #1
 8000664:	2300      	moveq	r3, #0
 8000666:	b2db      	uxtb	r3, r3
 8000668:	f083 0301 	eor.w	r3, r3, #1
 800066c:	b2db      	uxtb	r3, r3
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	b2da      	uxtb	r2, r3
 8000674:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <Process_cluster_indicators+0x10c>)
 8000676:	709a      	strb	r2, [r3, #2]

	 if(vspeed >=10)
 8000678:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <Process_cluster_indicators+0x110>)
 800067a:	881b      	ldrh	r3, [r3, #0]
 800067c:	2b09      	cmp	r3, #9
 800067e:	d908      	bls.n	8000692 <Process_cluster_indicators+0xde>
	 {
		 instrument_clustor_buzzer-> seat_belt_warning = Seat_Belt_OUT.seat_occupied;
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <Process_cluster_indicators+0x114>)
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <Process_cluster_indicators+0x10c>)
 8000686:	7899      	ldrb	r1, [r3, #2]
 8000688:	7813      	ldrb	r3, [r2, #0]
 800068a:	f361 0341 	bfi	r3, r1, #1, #1
 800068e:	7013      	strb	r3, [r2, #0]
 8000690:	e005      	b.n	800069e <Process_cluster_indicators+0xea>
	 }
	 else
	 {
		 instrument_clustor_buzzer-> seat_belt_warning = false;
 8000692:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <Process_cluster_indicators+0x114>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	7813      	ldrb	r3, [r2, #0]
 8000698:	f36f 0341 	bfc	r3, #1, #1
 800069c:	7013      	strb	r3, [r2, #0]
	 }
	 // instrument_clustor_indicators-> overspeed = 1;
 }
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	1fff4960 	.word	0x1fff4960
 80006a4:	1fff4930 	.word	0x1fff4930
 80006a8:	1fff486c 	.word	0x1fff486c
 80006ac:	1fff4900 	.word	0x1fff4900
 80006b0:	1ffe8804 	.word	0x1ffe8804
 80006b4:	1ffe8818 	.word	0x1ffe8818
 80006b8:	1ffe8808 	.word	0x1ffe8808
 80006bc:	1fff48a4 	.word	0x1fff48a4
 80006c0:	1fff48e4 	.word	0x1fff48e4
 80006c4:	1fff4b86 	.word	0x1fff4b86
 80006c8:	1ffe880c 	.word	0x1ffe880c

080006cc <cluster_indicators_off>:

void cluster_indicators_off(void)
 {
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
	Instrument_Cluster_OUT.set_left_indicator = false;
 80006d0:	4b12      	ldr	r3, [pc, #72]	; (800071c <cluster_indicators_off+0x50>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	719a      	strb	r2, [r3, #6]
	Instrument_Cluster_OUT.set_right_indicator = false;
 80006d6:	4b11      	ldr	r3, [pc, #68]	; (800071c <cluster_indicators_off+0x50>)
 80006d8:	2200      	movs	r2, #0
 80006da:	71da      	strb	r2, [r3, #7]
	Instrument_Cluster_OUT.set_low_beam = false;
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <cluster_indicators_off+0x50>)
 80006de:	2200      	movs	r2, #0
 80006e0:	721a      	strb	r2, [r3, #8]
	Instrument_Cluster_OUT.set_high_beam = false;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	; (800071c <cluster_indicators_off+0x50>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	725a      	strb	r2, [r3, #9]
	Instrument_Cluster_OUT.set_brake_oil = false;//////
 80006e8:	4b0c      	ldr	r3, [pc, #48]	; (800071c <cluster_indicators_off+0x50>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	729a      	strb	r2, [r3, #10]
	//Instrument_Cluster_OUT.;///////eps failure
	Instrument_Cluster_OUT.aux_vtg_critical = false;////////
 80006ee:	4b0b      	ldr	r3, [pc, #44]	; (800071c <cluster_indicators_off+0x50>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	72da      	strb	r2, [r3, #11]
	Instrument_Cluster_OUT.battery_temp_exceeded = false;/////////
 80006f4:	4b09      	ldr	r3, [pc, #36]	; (800071c <cluster_indicators_off+0x50>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	735a      	strb	r2, [r3, #13]
	Instrument_Cluster_OUT.charging_connected = false;/////////////
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <cluster_indicators_off+0x50>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	739a      	strb	r2, [r3, #14]
	/*instrument_clustor_indicators-> generic_alarm;////////*/
	Instrument_Cluster_OUT.regen_enabled = false;
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <cluster_indicators_off+0x50>)
 8000702:	2200      	movs	r2, #0
 8000704:	73da      	strb	r2, [r3, #15]
	/*instrument_clustor_indicators-> parking_brake_light;////////*/
	instrument_clustor_indicators-> seat_belt = false;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <cluster_indicators_off+0x54>)
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	7953      	ldrb	r3, [r2, #5]
 800070c:	f36f 1304 	bfc	r3, #4, #1
 8000710:	7153      	strb	r3, [r2, #5]
 }
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	1fff4930 	.word	0x1fff4930
 8000720:	1ffe8808 	.word	0x1ffe8808

08000724 <all_Ig1_Inputs_off>:
{

}

void all_Ig1_Inputs_off(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

	//Relay_Control_Switch_OUT.left_indicator_OUT = false;
	//Relay_Control_Switch_OUT.right_indicator_OUT = false;

	/* IO EXP U25 */
}
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <Process_drive_mode>:

void Process_drive_mode(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
	static bool prev_input = 0;
	static uint8_t ModeCounter_MCU = eco_mode_mcu, ModeCounter_Cluster = eco_mode_cluster, counter = 1;

	switch (Switch_Ios_IN.gear_sw2_IN )
 8000734:	4b27      	ldr	r3, [pc, #156]	; (80007d4 <Process_drive_mode+0xa4>)
 8000736:	7a9b      	ldrb	r3, [r3, #10]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d127      	bne.n	800078c <Process_drive_mode+0x5c>
	{
		case 1:
				if((prev_input == 0 ) && (Hvac_IN.blower_speed2_IN)) // mode switch is connected to Hvac_IN.blower_speed2_IN
 800073c:	4b26      	ldr	r3, [pc, #152]	; (80007d8 <Process_drive_mode+0xa8>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	f083 0301 	eor.w	r3, r3, #1
 8000744:	b2db      	uxtb	r3, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	d014      	beq.n	8000774 <Process_drive_mode+0x44>
 800074a:	4b24      	ldr	r3, [pc, #144]	; (80007dc <Process_drive_mode+0xac>)
 800074c:	795b      	ldrb	r3, [r3, #5]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d010      	beq.n	8000774 <Process_drive_mode+0x44>
				{
					ModeCounter_Cluster++;
 8000752:	4b23      	ldr	r3, [pc, #140]	; (80007e0 <Process_drive_mode+0xb0>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	3301      	adds	r3, #1
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b21      	ldr	r3, [pc, #132]	; (80007e0 <Process_drive_mode+0xb0>)
 800075c:	701a      	strb	r2, [r3, #0]
					if(ModeCounter_Cluster == invalid_data_cluster)
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <Process_drive_mode+0xb0>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b03      	cmp	r3, #3
 8000764:	d102      	bne.n	800076c <Process_drive_mode+0x3c>
						ModeCounter_Cluster = eco_mode_cluster;
 8000766:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <Process_drive_mode+0xb0>)
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]

					prev_input = 1;
 800076c:	4b1a      	ldr	r3, [pc, #104]	; (80007d8 <Process_drive_mode+0xa8>)
 800076e:	2201      	movs	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	e00a      	b.n	800078a <Process_drive_mode+0x5a>
				}
				else if(Hvac_IN.blower_speed2_IN == 0)
 8000774:	4b19      	ldr	r3, [pc, #100]	; (80007dc <Process_drive_mode+0xac>)
 8000776:	795b      	ldrb	r3, [r3, #5]
 8000778:	f083 0301 	eor.w	r3, r3, #1
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d003      	beq.n	800078a <Process_drive_mode+0x5a>
				{
					prev_input = 0;
 8000782:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <Process_drive_mode+0xa8>)
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
				}
		break;
 8000788:	e007      	b.n	800079a <Process_drive_mode+0x6a>
 800078a:	e006      	b.n	800079a <Process_drive_mode+0x6a>

		default:
				ModeCounter_MCU = eco_mode_mcu;
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <Process_drive_mode+0xb4>)
 800078e:	2203      	movs	r2, #3
 8000790:	701a      	strb	r2, [r3, #0]
				ModeCounter_Cluster = eco_mode_cluster;
 8000792:	4b13      	ldr	r3, [pc, #76]	; (80007e0 <Process_drive_mode+0xb0>)
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
		break;
 8000798:	bf00      	nop
	}
/* this is for gtake */
	if(Switch_Ios_IN.gear_sw2_IN)
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <Process_drive_mode+0xa4>)
 800079c:	7a9b      	ldrb	r3, [r3, #10]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d007      	beq.n	80007b2 <Process_drive_mode+0x82>
	{
		ModeCounter_MCU = 3 - ModeCounter_Cluster;
 80007a2:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <Process_drive_mode+0xb0>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	f1c3 0303 	rsb	r3, r3, #3
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <Process_drive_mode+0xb4>)
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	e005      	b.n	80007be <Process_drive_mode+0x8e>
	}
	else
	{
		ModeCounter_MCU = eco_mode_mcu;
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <Process_drive_mode+0xb4>)
 80007b4:	2203      	movs	r2, #3
 80007b6:	701a      	strb	r2, [r3, #0]
		ModeCounter_Cluster = eco_mode_cluster;
 80007b8:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <Process_drive_mode+0xb0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
	}
/***** for gtake end  **********/

	Process_cluster_drivemode(ModeCounter_Cluster);
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <Process_drive_mode+0xb0>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f810 	bl	80007e8 <Process_cluster_drivemode>
	Process_motordrive_mode(ModeCounter_Cluster); //for gtake pass ModeCounter_MCU, and for irp pass ModeCounter_Cluster
 80007c8:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <Process_drive_mode+0xb0>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f825 	bl	800081c <Process_motordrive_mode>

}
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	1fff4900 	.word	0x1fff4900
 80007d8:	1fff4394 	.word	0x1fff4394
 80007dc:	1fff4918 	.word	0x1fff4918
 80007e0:	1fff4395 	.word	0x1fff4395
 80007e4:	1ffe8811 	.word	0x1ffe8811

080007e8 <Process_cluster_drivemode>:

void Process_cluster_drivemode(uint8_t mode)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	71fb      	strb	r3, [r7, #7]
	if(!Lights_OUT.brake_switch_out_d)
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <Process_cluster_drivemode+0x2c>)
 80007f4:	785b      	ldrb	r3, [r3, #1]
 80007f6:	f083 0301 	eor.w	r3, r3, #1
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d003      	beq.n	8000808 <Process_cluster_drivemode+0x20>
		Instrumetcluster_DriveMode_OUT ->DriveMode = mode;
 8000800:	4b05      	ldr	r3, [pc, #20]	; (8000818 <Process_cluster_drivemode+0x30>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	701a      	strb	r2, [r3, #0]
}
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	1fff4968 	.word	0x1fff4968
 8000818:	1ffe8800 	.word	0x1ffe8800

0800081c <Process_motordrive_mode>:
void Process_motordrive_mode(uint8_t mode)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	//motordrive_mode_Gtake(uint8_t mode);
	motordrive_mode_irp(mode);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	4618      	mov	r0, r3
 800082a:	f000 f803 	bl	8000834 <motordrive_mode_irp>
}
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <motordrive_mode_irp>:
	if(!Lights_OUT.brake_switch_out_d)
		Gtake_Mcu_drive_states_29bit ->Drive_mode_cmd = mode;
}

void motordrive_mode_irp(uint8_t mode)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
	if(!Lights_OUT.brake_switch_out_d)
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <motordrive_mode_irp+0x38>)
 8000840:	785b      	ldrb	r3, [r3, #1]
 8000842:	f083 0301 	eor.w	r3, r3, #1
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d009      	beq.n	8000860 <motordrive_mode_irp+0x2c>
		Irp_Mcu_drive_states_29bit->Driving_Profile = mode;
 800084c:	4b08      	ldr	r3, [pc, #32]	; (8000870 <motordrive_mode_irp+0x3c>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	b2d9      	uxtb	r1, r3
 8000858:	7813      	ldrb	r3, [r2, #0]
 800085a:	f361 0384 	bfi	r3, r1, #2, #3
 800085e:	7013      	strb	r3, [r2, #0]
}
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	1fff4968 	.word	0x1fff4968
 8000870:	1ffe8818 	.word	0x1ffe8818

08000874 <Process_Regen_Control>:

void Process_Regen_Control(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
	static bool prev_input = 0;

	if((prev_input == 0 ) && (Hvac_IN.blower_speed3_IN)) // regen switch is connected to Hvac_IN.blower_speed3_IN
 8000878:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <Process_Regen_Control+0x7c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	f083 0301 	eor.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b00      	cmp	r3, #0
 8000884:	d026      	beq.n	80008d4 <Process_Regen_Control+0x60>
 8000886:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <Process_Regen_Control+0x80>)
 8000888:	799b      	ldrb	r3, [r3, #6]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d022      	beq.n	80008d4 <Process_Regen_Control+0x60>
	{
		Relay_Control_Switch_OUT.ac_blower3_OUT = !Relay_Control_Switch_OUT.ac_blower3_OUT;
 800088e:	4b1a      	ldr	r3, [pc, #104]	; (80008f8 <Process_Regen_Control+0x84>)
 8000890:	7a9b      	ldrb	r3, [r3, #10]
 8000892:	2b00      	cmp	r3, #0
 8000894:	bf14      	ite	ne
 8000896:	2301      	movne	r3, #1
 8000898:	2300      	moveq	r3, #0
 800089a:	b2db      	uxtb	r3, r3
 800089c:	f083 0301 	eor.w	r3, r3, #1
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <Process_Regen_Control+0x84>)
 80008aa:	729a      	strb	r2, [r3, #10]
		prev_input = 1;
 80008ac:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <Process_Regen_Control+0x7c>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	701a      	strb	r2, [r3, #0]
		//Irp_Mcu_drive_states_29bit-> Regen_On_Brake = 0x0;
		//if(Relay_Control_Switch_OUT.ac_blower3_OUT)
		{
			//enable region cmd
			Irp_Mcu_drive_states_29bit-> Regen_On_Brake = Relay_Control_Switch_OUT.ac_blower3_OUT;
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <Process_Regen_Control+0x88>)
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <Process_Regen_Control+0x84>)
 80008b8:	7a99      	ldrb	r1, [r3, #10]
 80008ba:	7893      	ldrb	r3, [r2, #2]
 80008bc:	f361 0382 	bfi	r3, r1, #2, #1
 80008c0:	7093      	strb	r3, [r2, #2]
			Irp_Mcu_drive_states_29bit-> Regen_On_Throttle_Realese = Relay_Control_Switch_OUT.ac_blower3_OUT;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <Process_Regen_Control+0x88>)
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <Process_Regen_Control+0x84>)
 80008c8:	7a99      	ldrb	r1, [r3, #10]
 80008ca:	7893      	ldrb	r3, [r2, #2]
 80008cc:	f361 03c3 	bfi	r3, r1, #3, #1
 80008d0:	7093      	strb	r3, [r2, #2]
 80008d2:	e009      	b.n	80008e8 <Process_Regen_Control+0x74>
		}
	}
	else if(Hvac_IN.blower_speed3_IN == 0)
 80008d4:	4b07      	ldr	r3, [pc, #28]	; (80008f4 <Process_Regen_Control+0x80>)
 80008d6:	799b      	ldrb	r3, [r3, #6]
 80008d8:	f083 0301 	eor.w	r3, r3, #1
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <Process_Regen_Control+0x74>
	{
		prev_input = 0;
 80008e2:	4b03      	ldr	r3, [pc, #12]	; (80008f0 <Process_Regen_Control+0x7c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
	}

}
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	1fff4396 	.word	0x1fff4396
 80008f4:	1fff4918 	.word	0x1fff4918
 80008f8:	1fff486c 	.word	0x1fff486c
 80008fc:	1ffe8818 	.word	0x1ffe8818

08000900 <Process_faciaaswitches>:

}


void Process_faciaaswitches(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
	Process_Regen_Control();
 8000904:	f7ff ffb6 	bl	8000874 <Process_Regen_Control>
	//Process_RearDefogger();
	//Process_FogLamp();
	//Process_PowerLatch();
}
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop

0800090c <CCU81_0_IRQHandler>:

void Flasher(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
		else if(Combi_Switch_IN.right_indicator_IN)
		{
			Instrument_Cluster_OUT.set_right_indicator = !Instrument_Cluster_OUT.set_right_indicator;
		}*/
	//INTERRUPT_Disable(&INTERRUPT_0);
}
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <Process_State2_Inputs>:

#include "Vcu_Config.h"
#include "Vcu_Process.h"

void Process_State2_Inputs(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
	if(Vcu_OutPuts.IGNITION_2_OUT)
 800091c:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <Process_State2_Inputs+0x30>)
 800091e:	785b      	ldrb	r3, [r3, #1]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d004      	beq.n	800092e <Process_State2_Inputs+0x16>
	{
		Process_vehicleDrive_Inputs();
 8000924:	f000 f812 	bl	800094c <Process_vehicleDrive_Inputs>
		Process_ig2_lights();
 8000928:	f000 f842 	bl	80009b0 <Process_ig2_lights>
 800092c:	e00a      	b.n	8000944 <Process_State2_Inputs+0x2c>
	}
	else if(!(Vcu_OutPuts.IGNITION_2_OUT))
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <Process_State2_Inputs+0x30>)
 8000930:	785b      	ldrb	r3, [r3, #1]
 8000932:	f083 0301 	eor.w	r3, r3, #1
 8000936:	b2db      	uxtb	r3, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	d003      	beq.n	8000944 <Process_State2_Inputs+0x2c>
	{
		Process_vehicleDrive_Inputs_off();
 800093c:	f000 f820 	bl	8000980 <Process_vehicleDrive_Inputs_off>
		Process_ig2_lights_off();
 8000940:	f000 f844 	bl	80009cc <Process_ig2_lights_off>
	}

}
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	1fff4988 	.word	0x1fff4988

0800094c <Process_vehicleDrive_Inputs>:

void Process_vehicleDrive_Inputs(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
	Motor_controller_OUT.neutral = Switch_Ios_IN.gear_sw1_IN;//neutral
 8000950:	4b09      	ldr	r3, [pc, #36]	; (8000978 <Process_vehicleDrive_Inputs+0x2c>)
 8000952:	7a5a      	ldrb	r2, [r3, #9]
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <Process_vehicleDrive_Inputs+0x30>)
 8000956:	711a      	strb	r2, [r3, #4]
	Motor_controller_OUT.forward_Relay = Switch_Ios_IN.gear_sw2_IN;//forward
 8000958:	4b07      	ldr	r3, [pc, #28]	; (8000978 <Process_vehicleDrive_Inputs+0x2c>)
 800095a:	7a9a      	ldrb	r2, [r3, #10]
 800095c:	4b07      	ldr	r3, [pc, #28]	; (800097c <Process_vehicleDrive_Inputs+0x30>)
 800095e:	70da      	strb	r2, [r3, #3]
	Motor_controller_OUT.reverse_relay = Switch_Ios_IN.gear_sw3_IN;//reverse
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <Process_vehicleDrive_Inputs+0x2c>)
 8000962:	7ada      	ldrb	r2, [r3, #11]
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <Process_vehicleDrive_Inputs+0x30>)
 8000966:	705a      	strb	r2, [r3, #1]
	Motor_controller_OUT.park_relay = Switch_Ios_IN.gear_sw4_IN;//park
 8000968:	4b03      	ldr	r3, [pc, #12]	; (8000978 <Process_vehicleDrive_Inputs+0x2c>)
 800096a:	7b1a      	ldrb	r2, [r3, #12]
 800096c:	4b03      	ldr	r3, [pc, #12]	; (800097c <Process_vehicleDrive_Inputs+0x30>)
 800096e:	709a      	strb	r2, [r3, #2]
	Motor_controller_OUT.regen_relay;
}
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	1fff4900 	.word	0x1fff4900
 800097c:	1fff48c0 	.word	0x1fff48c0

08000980 <Process_vehicleDrive_Inputs_off>:
void Process_vehicleDrive_Inputs_off(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
	Motor_controller_OUT.neutral = HIGH;// neutral
 8000984:	4b09      	ldr	r3, [pc, #36]	; (80009ac <Process_vehicleDrive_Inputs_off+0x2c>)
 8000986:	2201      	movs	r2, #1
 8000988:	711a      	strb	r2, [r3, #4]
	Motor_controller_OUT.forward_Relay = LOW;//forward
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <Process_vehicleDrive_Inputs_off+0x2c>)
 800098c:	2200      	movs	r2, #0
 800098e:	70da      	strb	r2, [r3, #3]
	Motor_controller_OUT.reverse_relay = LOW;//reverse
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <Process_vehicleDrive_Inputs_off+0x2c>)
 8000992:	2200      	movs	r2, #0
 8000994:	705a      	strb	r2, [r3, #1]
	Motor_controller_OUT.park_relay = LOW;//park
 8000996:	4b05      	ldr	r3, [pc, #20]	; (80009ac <Process_vehicleDrive_Inputs_off+0x2c>)
 8000998:	2200      	movs	r2, #0
 800099a:	709a      	strb	r2, [r3, #2]
	Motor_controller_OUT.regen_relay = LOW;
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <Process_vehicleDrive_Inputs_off+0x2c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]

}
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	1fff48c0 	.word	0x1fff48c0

080009b0 <Process_ig2_lights>:

void Process_ig2_lights(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
	Lights_OUT.reverse_light_out = Switch_Ios_IN.gear_sw3_IN;
 80009b4:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <Process_ig2_lights+0x14>)
 80009b6:	7ada      	ldrb	r2, [r3, #11]
 80009b8:	4b03      	ldr	r3, [pc, #12]	; (80009c8 <Process_ig2_lights+0x18>)
 80009ba:	709a      	strb	r2, [r3, #2]
}
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr
 80009c4:	1fff4900 	.word	0x1fff4900
 80009c8:	1fff4968 	.word	0x1fff4968

080009cc <Process_ig2_lights_off>:

void Process_ig2_lights_off(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
	Lights_OUT.reverse_light_out = LOW;
 80009d0:	4b03      	ldr	r3, [pc, #12]	; (80009e0 <Process_ig2_lights_off+0x14>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	709a      	strb	r2, [r3, #2]
}
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	1fff4968 	.word	0x1fff4968

080009e4 <Process_VcuOutputs_Update>:


int *cluster_door_in = &CAN_MSG_DB[CAN_18FF2121].CAN_Data[0];

void Process_VcuOutputs_Update(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	allFaults_Process();
 80009e8:	f7ff fd36 	bl	8000458 <allFaults_Process>

	Vcu_OutPuts.charger_connect_OUT = charger_on();
 80009ec:	f000 f8dc 	bl	8000ba8 <charger_on>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	bf14      	ite	ne
 80009f6:	2301      	movne	r3, #1
 80009f8:	2300      	moveq	r3, #0
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	4b2a      	ldr	r3, [pc, #168]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 80009fe:	709a      	strb	r2, [r3, #2]
	Vcu_OutPuts.IGNITION_1_OUT = Vcu_InPuts.IGNITION_1_IN;
 8000a00:	4b2a      	ldr	r3, [pc, #168]	; (8000aac <Process_VcuOutputs_Update+0xc8>)
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a06:	701a      	strb	r2, [r3, #0]

	Relay_Control_Switch_OUT.elec_handbrake_pwr_out = (Switch_Ios_IN.handbrake_sw_IN || Switch_Ios_IN.electronic_brake_in_d);
 8000a08:	4b29      	ldr	r3, [pc, #164]	; (8000ab0 <Process_VcuOutputs_Update+0xcc>)
 8000a0a:	7a1b      	ldrb	r3, [r3, #8]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d103      	bne.n	8000a18 <Process_VcuOutputs_Update+0x34>
 8000a10:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <Process_VcuOutputs_Update+0xcc>)
 8000a12:	795b      	ldrb	r3, [r3, #5]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <Process_VcuOutputs_Update+0x38>
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e000      	b.n	8000a1e <Process_VcuOutputs_Update+0x3a>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <Process_VcuOutputs_Update+0xd0>)
 8000a26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if(!Vcu_OutPuts.charger_connect_OUT)
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a2c:	789b      	ldrb	r3, [r3, #2]
 8000a2e:	f083 0301 	eor.w	r3, r3, #1
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d004      	beq.n	8000a42 <Process_VcuOutputs_Update+0x5e>
		Vcu_OutPuts.IGNITION_2_OUT = Vcu_InPuts.IGNITION_2_IN;
 8000a38:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <Process_VcuOutputs_Update+0xc8>)
 8000a3a:	785a      	ldrb	r2, [r3, #1]
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a3e:	705a      	strb	r2, [r3, #1]
 8000a40:	e002      	b.n	8000a48 <Process_VcuOutputs_Update+0x64>
	else
		Vcu_OutPuts.IGNITION_2_OUT = false;
 8000a42:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	705a      	strb	r2, [r3, #1]

	if(Vcu_OutPuts.IGNITION_1_OUT || Vcu_OutPuts.IGNITION_2_OUT)
 8000a48:	4b17      	ldr	r3, [pc, #92]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d103      	bne.n	8000a58 <Process_VcuOutputs_Update+0x74>
 8000a50:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a52:	785b      	ldrb	r3, [r3, #1]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d00f      	beq.n	8000a78 <Process_VcuOutputs_Update+0x94>
	{
		Lights_OUT.brake_switch_out_d = !Switch_Ios_IN.brake_sw_in_d;
 8000a58:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <Process_VcuOutputs_Update+0xcc>)
 8000a5a:	7c9b      	ldrb	r3, [r3, #18]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	bf14      	ite	ne
 8000a60:	2301      	movne	r3, #1
 8000a62:	2300      	moveq	r3, #0
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	f083 0301 	eor.w	r3, r3, #1
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <Process_VcuOutputs_Update+0xd4>)
 8000a74:	705a      	strb	r2, [r3, #1]
 8000a76:	e002      	b.n	8000a7e <Process_VcuOutputs_Update+0x9a>
	}
	else
	{
		Lights_OUT.brake_switch_out_d = false;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <Process_VcuOutputs_Update+0xd4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	705a      	strb	r2, [r3, #1]
	}

	if(Vcu_OutPuts.IGNITION_2_OUT && (Vcu_OutPuts.IGNITION_1_OUT == 0))
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a80:	785b      	ldrb	r3, [r3, #1]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d009      	beq.n	8000a9a <Process_VcuOutputs_Update+0xb6>
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f083 0301 	eor.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d002      	beq.n	8000a9a <Process_VcuOutputs_Update+0xb6>
	{
		Vcu_OutPuts.IGNITION_1_OUT = 1;
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <Process_VcuOutputs_Update+0xc4>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
	}

	all_doors();
 8000a9a:	f000 f80f 	bl	8000abc <all_doors>

	Process_State1_Inputs();
 8000a9e:	f7ff fd03 	bl	80004a8 <Process_State1_Inputs>
	Process_State2_Inputs();
 8000aa2:	f7ff ff39 	bl	8000918 <Process_State2_Inputs>
}
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	1fff4988 	.word	0x1fff4988
 8000aac:	1fff4a60 	.word	0x1fff4a60
 8000ab0:	1fff4900 	.word	0x1fff4900
 8000ab4:	1fff486c 	.word	0x1fff486c
 8000ab8:	1fff4968 	.word	0x1fff4968

08000abc <all_doors>:

void all_doors(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
	int charging = 0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
	Door_Switch_OUT.driver_door_OUT = Door_Switch_IN.driver_door_IN;
 8000ac6:	4b34      	ldr	r3, [pc, #208]	; (8000b98 <all_doors+0xdc>)
 8000ac8:	785a      	ldrb	r2, [r3, #1]
 8000aca:	4b34      	ldr	r3, [pc, #208]	; (8000b9c <all_doors+0xe0>)
 8000acc:	705a      	strb	r2, [r3, #1]
	Door_Switch_OUT.passenger_door_OUT = Door_Switch_IN.passenger_door_IN;
 8000ace:	4b32      	ldr	r3, [pc, #200]	; (8000b98 <all_doors+0xdc>)
 8000ad0:	789a      	ldrb	r2, [r3, #2]
 8000ad2:	4b32      	ldr	r3, [pc, #200]	; (8000b9c <all_doors+0xe0>)
 8000ad4:	709a      	strb	r2, [r3, #2]
	Door_Switch_OUT.bonnet_OUT = 0;//Door_Switch_IN.bonnet_IN;
 8000ad6:	4b31      	ldr	r3, [pc, #196]	; (8000b9c <all_doors+0xe0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	719a      	strb	r2, [r3, #6]
	Door_Switch_OUT.hatch_OUT = Door_Switch_IN.hatch_IN;
 8000adc:	4b2e      	ldr	r3, [pc, #184]	; (8000b98 <all_doors+0xdc>)
 8000ade:	795a      	ldrb	r2, [r3, #5]
 8000ae0:	4b2e      	ldr	r3, [pc, #184]	; (8000b9c <all_doors+0xe0>)
 8000ae2:	715a      	strb	r2, [r3, #5]

	if(!Door_Switch_IN.driver_door_IN)
 8000ae4:	4b2c      	ldr	r3, [pc, #176]	; (8000b98 <all_doors+0xdc>)
 8000ae6:	785b      	ldrb	r3, [r3, #1]
 8000ae8:	f083 0301 	eor.w	r3, r3, #1
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d003      	beq.n	8000afa <all_doors+0x3e>
		instrument_cluster_doorsvar.driver_door_OUT = (uint8_t)right_door;
 8000af2:	4b2b      	ldr	r3, [pc, #172]	; (8000ba0 <all_doors+0xe4>)
 8000af4:	2202      	movs	r2, #2
 8000af6:	705a      	strb	r2, [r3, #1]
 8000af8:	e002      	b.n	8000b00 <all_doors+0x44>
	else
		instrument_cluster_doorsvar.driver_door_OUT = 0;
 8000afa:	4b29      	ldr	r3, [pc, #164]	; (8000ba0 <all_doors+0xe4>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	705a      	strb	r2, [r3, #1]

	if(!Door_Switch_IN.passenger_door_IN)
 8000b00:	4b25      	ldr	r3, [pc, #148]	; (8000b98 <all_doors+0xdc>)
 8000b02:	789b      	ldrb	r3, [r3, #2]
 8000b04:	f083 0301 	eor.w	r3, r3, #1
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <all_doors+0x5a>
		instrument_cluster_doorsvar.passenger_door_OUT = (uint8_t)left_door;
 8000b0e:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <all_doors+0xe4>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	709a      	strb	r2, [r3, #2]
 8000b14:	e002      	b.n	8000b1c <all_doors+0x60>
	else
		instrument_cluster_doorsvar.passenger_door_OUT = 0;
 8000b16:	4b22      	ldr	r3, [pc, #136]	; (8000ba0 <all_doors+0xe4>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	709a      	strb	r2, [r3, #2]

	if(!Door_Switch_IN.bonnet_IN)
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <all_doors+0xdc>)
 8000b1e:	799b      	ldrb	r3, [r3, #6]
 8000b20:	f083 0301 	eor.w	r3, r3, #1
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <all_doors+0x76>
		instrument_cluster_doorsvar.bonnet_OUT = 0;//(uint8_t)hood;
 8000b2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ba0 <all_doors+0xe4>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	719a      	strb	r2, [r3, #6]
 8000b30:	e002      	b.n	8000b38 <all_doors+0x7c>
	else
		instrument_cluster_doorsvar.bonnet_OUT = 0;
 8000b32:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <all_doors+0xe4>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	719a      	strb	r2, [r3, #6]

	if(!Door_Switch_IN.hatch_IN)
 8000b38:	4b17      	ldr	r3, [pc, #92]	; (8000b98 <all_doors+0xdc>)
 8000b3a:	795b      	ldrb	r3, [r3, #5]
 8000b3c:	f083 0301 	eor.w	r3, r3, #1
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <all_doors+0x92>
		instrument_cluster_doorsvar.hatch_OUT = (uint8_t)tailgate;
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <all_doors+0xe4>)
 8000b48:	2208      	movs	r2, #8
 8000b4a:	715a      	strb	r2, [r3, #5]
 8000b4c:	e002      	b.n	8000b54 <all_doors+0x98>
	else
		instrument_cluster_doorsvar.hatch_OUT = 0;
 8000b4e:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <all_doors+0xe4>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	715a      	strb	r2, [r3, #5]

	charging = 0x20;
 8000b54:	2320      	movs	r3, #32
 8000b56:	607b      	str	r3, [r7, #4]

	if(charger_on())
 8000b58:	f000 f826 	bl	8000ba8 <charger_on>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d00c      	beq.n	8000b7c <all_doors+0xc0>
	{
		instrument_cluster_doorsvar.driver_door_OUT = 0;
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <all_doors+0xe4>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	705a      	strb	r2, [r3, #1]
		instrument_cluster_doorsvar.passenger_door_OUT = 0;
 8000b68:	4b0d      	ldr	r3, [pc, #52]	; (8000ba0 <all_doors+0xe4>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	709a      	strb	r2, [r3, #2]
		instrument_cluster_doorsvar.bonnet_OUT = 0;
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <all_doors+0xe4>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	719a      	strb	r2, [r3, #6]
		instrument_cluster_doorsvar.hatch_OUT = 0;
 8000b74:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <all_doors+0xe4>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	715a      	strb	r2, [r3, #5]
 8000b7a:	e004      	b.n	8000b86 <all_doors+0xca>
	}
	else
	{
		charging = 0x00;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
		charge_complete = 0x00;
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <all_doors+0xe8>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
	}

	if(charge_complete)
 8000b86:	4b07      	ldr	r3, [pc, #28]	; (8000ba4 <all_doors+0xe8>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <all_doors+0xd6>
		charging = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	607b      	str	r3, [r7, #4]

	//*cluster_door_in = instrument_cluster_doorsvar.driver_door_OUT + instrument_cluster_doorsvar.passenger_door_OUT + instrument_cluster_doorsvar.bonnet_OUT + instrument_cluster_doorsvar.hatch_OUT + charge_complete + charging;
}
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	1fff4974 	.word	0x1fff4974
 8000b9c:	1fff48ec 	.word	0x1fff48ec
 8000ba0:	1fff4998 	.word	0x1fff4998
 8000ba4:	1fff4915 	.word	0x1fff4915

08000ba8 <charger_on>:


int charger_on(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
	return Vcu_InPuts.charger_connect_IN;
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <charger_on+0x14>)
 8000bae:	789b      	ldrb	r3, [r3, #2]
	//return charging_connected ;
	return 0;
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	1fff4a60 	.word	0x1fff4a60

08000bc0 <init_hw>:
 */

#include "DAVE.h"

void init_hw(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
	DAVE_STATUS_t init_status = DAVE_STATUS_SUCCESS;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	71fb      	strb	r3, [r7, #7]

	if (init_status == DAVE_STATUS_SUCCESS)
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d104      	bne.n	8000bda <init_hw+0x1a>
	{
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0);
 8000bd0:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <init_hw+0x30>)
 8000bd2:	f007 ff2f 	bl	8008a34 <CAN_NODE_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
	}
	if (init_status == DAVE_STATUS_SUCCESS)
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d104      	bne.n	8000bea <init_hw+0x2a>
	{
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_1 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_1);
 8000be0:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <init_hw+0x34>)
 8000be2:	f007 ff27 	bl	8008a34 <CAN_NODE_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
   }

}
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	08013898 	.word	0x08013898
 8000bf4:	08013a80 	.word	0x08013a80

08000bf8 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8000c04:	78fb      	ldrb	r3, [r7, #3]
 8000c06:	2201      	movs	r2, #1
 8000c08:	409a      	lsls	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	605a      	str	r2, [r3, #4]
}
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8000c24:	78fb      	ldrb	r3, [r7, #3]
 8000c26:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c2a:	409a      	lsls	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
}
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	0000      	movs	r0, r0
	...

08000c40 <DROPPED_IN_12_volt>:
#include <math.h>

///**************************** THINGS TO UPDATE FIRST *********************************

void DROPPED_IN_12_volt(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0

		float adc_vout = ((ADS3_avg_receive_data[12] / 50)-2) * (2.5 /256);
 8000c46:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <DROPPED_IN_12_volt+0x78>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a1c      	ldr	r2, [pc, #112]	; (8000cbc <DROPPED_IN_12_volt+0x7c>)
 8000c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c50:	091b      	lsrs	r3, r3, #4
 8000c52:	3b02      	subs	r3, #2
 8000c54:	4618      	mov	r0, r3
 8000c56:	f00f fe6d 	bl	8010934 <__aeabi_ui2d>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	4610      	mov	r0, r2
 8000c60:	4619      	mov	r1, r3
 8000c62:	f04f 0200 	mov.w	r2, #0
 8000c66:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <DROPPED_IN_12_volt+0x80>)
 8000c68:	f00f feda 	bl	8010a20 <__aeabi_dmul>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	460b      	mov	r3, r1
 8000c70:	4610      	mov	r0, r2
 8000c72:	4619      	mov	r1, r3
 8000c74:	f010 f9b6 	bl	8010fe4 <__aeabi_d2f>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	607b      	str	r3, [r7, #4]
		DROPPED_IN_12V = adc_vout / 0.1175;
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f00f fe7b 	bl	8010978 <__aeabi_f2d>
 8000c82:	4602      	mov	r2, r0
 8000c84:	460b      	mov	r3, r1
 8000c86:	4610      	mov	r0, r2
 8000c88:	4619      	mov	r1, r3
 8000c8a:	a309      	add	r3, pc, #36	; (adr r3, 8000cb0 <DROPPED_IN_12_volt+0x70>)
 8000c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c90:	f00f fff0 	bl	8010c74 <__aeabi_ddiv>
 8000c94:	4602      	mov	r2, r0
 8000c96:	460b      	mov	r3, r1
 8000c98:	4610      	mov	r0, r2
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f010 f9a2 	bl	8010fe4 <__aeabi_d2f>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <DROPPED_IN_12_volt+0x84>)
 8000ca4:	601a      	str	r2, [r3, #0]

}
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	f3af 8000 	nop.w
 8000cb0:	e147ae14 	.word	0xe147ae14
 8000cb4:	3fbe147a 	.word	0x3fbe147a
 8000cb8:	1fff441c 	.word	0x1fff441c
 8000cbc:	51eb851f 	.word	0x51eb851f
 8000cc0:	3f840000 	.word	0x3f840000
 8000cc4:	1fff4398 	.word	0x1fff4398

08000cc8 <convert_raw_data_into_current>:

void convert_raw_data_into_current(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
	for(int i=0; i < 16; i++)
 8000cce:	2300      	movs	r3, #0
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	e03f      	b.n	8000d54 <convert_raw_data_into_current+0x8c>
	{
		float adc_vout = (ADS2_avg_receive_data[i] / 50) * (2.5 /256);
 8000cd4:	4a26      	ldr	r2, [pc, #152]	; (8000d70 <convert_raw_data_into_current+0xa8>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cdc:	4a25      	ldr	r2, [pc, #148]	; (8000d74 <convert_raw_data_into_current+0xac>)
 8000cde:	fba2 2303 	umull	r2, r3, r2, r3
 8000ce2:	091b      	lsrs	r3, r3, #4
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f00f fe25 	bl	8010934 <__aeabi_ui2d>
 8000cea:	4602      	mov	r2, r0
 8000cec:	460b      	mov	r3, r1
 8000cee:	4610      	mov	r0, r2
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	f04f 0200 	mov.w	r2, #0
 8000cf6:	4b20      	ldr	r3, [pc, #128]	; (8000d78 <convert_raw_data_into_current+0xb0>)
 8000cf8:	f00f fe92 	bl	8010a20 <__aeabi_dmul>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	460b      	mov	r3, r1
 8000d00:	4610      	mov	r0, r2
 8000d02:	4619      	mov	r1, r3
 8000d04:	f010 f96e 	bl	8010fe4 <__aeabi_d2f>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	603b      	str	r3, [r7, #0]
		adc2_current[i] = (adc_vout / 151.1) / 0.0005;
 8000d0c:	6838      	ldr	r0, [r7, #0]
 8000d0e:	f00f fe33 	bl	8010978 <__aeabi_f2d>
 8000d12:	4602      	mov	r2, r0
 8000d14:	460b      	mov	r3, r1
 8000d16:	4610      	mov	r0, r2
 8000d18:	4619      	mov	r1, r3
 8000d1a:	a311      	add	r3, pc, #68	; (adr r3, 8000d60 <convert_raw_data_into_current+0x98>)
 8000d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d20:	f00f ffa8 	bl	8010c74 <__aeabi_ddiv>
 8000d24:	4602      	mov	r2, r0
 8000d26:	460b      	mov	r3, r1
 8000d28:	4610      	mov	r0, r2
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	a30e      	add	r3, pc, #56	; (adr r3, 8000d68 <convert_raw_data_into_current+0xa0>)
 8000d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d32:	f00f ff9f 	bl	8010c74 <__aeabi_ddiv>
 8000d36:	4602      	mov	r2, r0
 8000d38:	460b      	mov	r3, r1
 8000d3a:	4610      	mov	r0, r2
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f010 f951 	bl	8010fe4 <__aeabi_d2f>
 8000d42:	4601      	mov	r1, r0
 8000d44:	4a0d      	ldr	r2, [pc, #52]	; (8000d7c <convert_raw_data_into_current+0xb4>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	6019      	str	r1, [r3, #0]

}

void convert_raw_data_into_current(void)
{
	for(int i=0; i < 16; i++)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	3301      	adds	r3, #1
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b0f      	cmp	r3, #15
 8000d58:	ddbc      	ble.n	8000cd4 <convert_raw_data_into_current+0xc>
	{
		float adc_vout = (ADS2_avg_receive_data[i] / 50) * (2.5 /256);
		adc2_current[i] = (adc_vout / 151.1) / 0.0005;
	}
}
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	33333333 	.word	0x33333333
 8000d64:	4062e333 	.word	0x4062e333
 8000d68:	d2f1a9fc 	.word	0xd2f1a9fc
 8000d6c:	3f40624d 	.word	0x3f40624d
 8000d70:	1fff43bc 	.word	0x1fff43bc
 8000d74:	51eb851f 	.word	0x51eb851f
 8000d78:	3f840000 	.word	0x3f840000
 8000d7c:	1fff4a1c 	.word	0x1fff4a1c

08000d80 <SPI_ADC_ProcessModeChange>:




void SPI_ADC_ProcessModeChange(uint8_t ADCMode)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
	if(ADC_AUTO1 == ADCMode)
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d011      	beq.n	8000db4 <SPI_ADC_ProcessModeChange+0x34>
	{
		//change operating mode to AUTO1
	}
	else if(ADC_AUTO2 == ADCMode)
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d10a      	bne.n	8000dac <SPI_ADC_ProcessModeChange+0x2c>
	{
		//change operating mode to AUTO2
		SPI_ADS7961_AUTO_MODE2(ADS3_Port2,ADS3_Pin);//pass Ads cs port and pin
 8000d96:	2002      	movs	r0, #2
 8000d98:	2106      	movs	r1, #6
 8000d9a:	f000 f8fd 	bl	8000f98 <SPI_ADS7961_AUTO_MODE2>
		SPI_ADS7961_AUTO_MODE2(ADS2_Port5 ,ADS2_Pin);//pass Ads cs port and pin
 8000d9e:	2005      	movs	r0, #5
 8000da0:	2106      	movs	r1, #6
 8000da2:	f000 f8f9 	bl	8000f98 <SPI_ADS7961_AUTO_MODE2>
		convert_raw_data_into_current();
 8000da6:	f7ff ff8f 	bl	8000cc8 <convert_raw_data_into_current>
 8000daa:	e003      	b.n	8000db4 <SPI_ADC_ProcessModeChange+0x34>

	}
	else //manual mode
	{
		//configure manual mode
		SPI_ADC_MANUAL_MODE();
 8000dac:	f000 f806 	bl	8000dbc <SPI_ADC_MANUAL_MODE>
		DROPPED_IN_12_volt();
 8000db0:	f7ff ff46 	bl	8000c40 <DROPPED_IN_12_volt>

	}
}
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop

08000dbc <SPI_ADC_MANUAL_MODE>:




void SPI_ADC_MANUAL_MODE(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	//ADC_Read_AllChannel(ADS2_Port5 ,ADS2_Pin);//pass Ads cs port and pin
	//ADC_Read_AllChannel(ADS3_Port2,ADS3_Pin);//pass Ads cs port and pin
	ADC_Read_by_Channel(ADS3_Port2,ADS3_Pin,12);//pass Ads cs port , pin and channel
 8000dc0:	2002      	movs	r0, #2
 8000dc2:	2106      	movs	r1, #6
 8000dc4:	220c      	movs	r2, #12
 8000dc6:	f000 f9bd 	bl	8001144 <ADC_Read_by_Channel>

}
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <ADS7861_MANUAL_MODE_PKT>:





uint16_t ADS7861_MANUAL_MODE_PKT(uint16_t channel) {
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]

	ADS7961Frame_t transmitPkt;
	transmitPkt.Bit.operating_mode=1;
 8000dd6:	7b7b      	ldrb	r3, [r7, #13]
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f362 1307 	bfi	r3, r2, #4, #4
 8000dde:	737b      	strb	r3, [r7, #13]
	transmitPkt.Bit.enable_D0_to_D6=0;
 8000de0:	7b7b      	ldrb	r3, [r7, #13]
 8000de2:	f36f 03c3 	bfc	r3, #3, #1
 8000de6:	737b      	strb	r3, [r7, #13]
	transmitPkt.Bit.channel_selection=channel;
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	f003 030f 	and.w	r3, r3, #15
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	f362 13ca 	bfi	r3, r2, #7, #4
 8000df8:	81bb      	strh	r3, [r7, #12]
	transmitPkt.Bit.input_range=0;
 8000dfa:	7b3b      	ldrb	r3, [r7, #12]
 8000dfc:	f36f 1386 	bfc	r3, #6, #1
 8000e00:	733b      	strb	r3, [r7, #12]
	transmitPkt.Bit.device_operation=0;
 8000e02:	7b3b      	ldrb	r3, [r7, #12]
 8000e04:	f36f 1345 	bfc	r3, #5, #1
 8000e08:	733b      	strb	r3, [r7, #12]
	transmitPkt.Bit.output_mode=0;
 8000e0a:	7b3b      	ldrb	r3, [r7, #12]
 8000e0c:	f36f 1304 	bfc	r3, #4, #1
 8000e10:	733b      	strb	r3, [r7, #12]
	transmitPkt.Bit.GPIO_Output=0;
 8000e12:	7b3b      	ldrb	r3, [r7, #12]
 8000e14:	f36f 0303 	bfc	r3, #0, #4
 8000e18:	733b      	strb	r3, [r7, #12]
	return  transmitPkt.F_Data;
 8000e1a:	89bb      	ldrh	r3, [r7, #12]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <SPI_ADS7961_AUTO2_Init>:
}



void SPI_ADS7961_AUTO2_Init(uint8_t temp_port_num ,uint8_t pin_number)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08e      	sub	sp, #56	; 0x38
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]

	XMC_GPIO_PORT_t * temp_ptr;

	if(temp_port_num == 5)
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	2b05      	cmp	r3, #5
 8000e3c:	d110      	bne.n	8000e60 <SPI_ADS7961_AUTO2_Init+0x38>
	{
		temp_ptr = XMC_GPIO_PORT5;
 8000e3e:	4b51      	ldr	r3, [pc, #324]	; (8000f84 <SPI_ADS7961_AUTO2_Init+0x15c>)
 8000e40:	637b      	str	r3, [r7, #52]	; 0x34
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000e42:	2300      	movs	r3, #0
 8000e44:	633b      	str	r3, [r7, #48]	; 0x30
 8000e46:	e007      	b.n	8000e58 <SPI_ADS7961_AUTO2_Init+0x30>
		{
			ADS2_avg_receive_data[re_as_loop]=0;
 8000e48:	4a4f      	ldr	r2, [pc, #316]	; (8000f88 <SPI_ADS7961_AUTO2_Init+0x160>)
 8000e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	XMC_GPIO_PORT_t * temp_ptr;

	if(temp_port_num == 5)
	{
		temp_ptr = XMC_GPIO_PORT5;
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e54:	3301      	adds	r3, #1
 8000e56:	633b      	str	r3, [r7, #48]	; 0x30
 8000e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e5a:	2b0f      	cmp	r3, #15
 8000e5c:	ddf4      	ble.n	8000e48 <SPI_ADS7961_AUTO2_Init+0x20>
 8000e5e:	e012      	b.n	8000e86 <SPI_ADS7961_AUTO2_Init+0x5e>
		{
			ADS2_avg_receive_data[re_as_loop]=0;
		}

	}
	else if(temp_port_num == 2)
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d10f      	bne.n	8000e86 <SPI_ADS7961_AUTO2_Init+0x5e>
	{
		temp_ptr = XMC_GPIO_PORT2;
 8000e66:	4b49      	ldr	r3, [pc, #292]	; (8000f8c <SPI_ADS7961_AUTO2_Init+0x164>)
 8000e68:	637b      	str	r3, [r7, #52]	; 0x34
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e6e:	e007      	b.n	8000e80 <SPI_ADS7961_AUTO2_Init+0x58>
		{
			ADS3_avg_receive_data[re_as_loop]=0;
 8000e70:	4a47      	ldr	r2, [pc, #284]	; (8000f90 <SPI_ADS7961_AUTO2_Init+0x168>)
 8000e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e74:	2100      	movs	r1, #0
 8000e76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	}
	else if(temp_port_num == 2)
	{
		temp_ptr = XMC_GPIO_PORT2;
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e82:	2b0f      	cmp	r3, #15
 8000e84:	ddf4      	ble.n	8000e70 <SPI_ADS7961_AUTO2_Init+0x48>
	{

	}


	uint8_t SendData[2] = { 0x3C, 0x00 }; //{MODE_CONTROL_AUTO2 >> 8, MODE_CONTROL_AUTO2 && 0xFF};
 8000e86:	233c      	movs	r3, #60	; 0x3c
 8000e88:	753b      	strb	r3, [r7, #20]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	757b      	strb	r3, [r7, #21]
	uint8_t SendData1[2];

	if(temp_port_num == 5)
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	2b05      	cmp	r3, #5
 8000e92:	d104      	bne.n	8000e9e <SPI_ADS7961_AUTO2_Init+0x76>
	{
		SendData1[0] = 0x93;   //{PROGRAM_REGISTER_AUTO2 >>8, PROGRAM_REGISTER_AUTO2 && 0xFF};
 8000e94:	2393      	movs	r3, #147	; 0x93
 8000e96:	743b      	strb	r3, [r7, #16]
		SendData1[1] =  0xC0;
 8000e98:	23c0      	movs	r3, #192	; 0xc0
 8000e9a:	747b      	strb	r3, [r7, #17]
 8000e9c:	e006      	b.n	8000eac <SPI_ADS7961_AUTO2_Init+0x84>
	}
	else if(temp_port_num == 2)
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d103      	bne.n	8000eac <SPI_ADS7961_AUTO2_Init+0x84>
	{
		SendData1[0] = 0x93;   //{PROGRAM_REGISTER_AUTO2 >>8, PROGRAM_REGISTER_AUTO2 && 0xFF};
 8000ea4:	2393      	movs	r3, #147	; 0x93
 8000ea6:	743b      	strb	r3, [r7, #16]
		SendData1[1] =  0x00;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	747b      	strb	r3, [r7, #17]
	}
	uint8_t SendData2[2] = {0x00,0x00} ; //{CONTINUE_MODE_PREVIOUS >>8, CONTINUE_MODE_PREVIOUS && 0xFF};
 8000eac:	2300      	movs	r3, #0
 8000eae:	733b      	strb	r3, [r7, #12]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	737b      	strb	r3, [r7, #13]

	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fe9d 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

	XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000ebe:	79bb      	ldrb	r3, [r7, #6]
 8000ec0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	f7ff fea8 	bl	8000c18 <XMC_GPIO_SetOutputLow>
	for (int i = 0; i > 9; i++);
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ecc:	e002      	b.n	8000ed4 <SPI_ADS7961_AUTO2_Init+0xac>
 8000ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed6:	2b09      	cmp	r3, #9
 8000ed8:	dcf9      	bgt.n	8000ece <SPI_ADS7961_AUTO2_Init+0xa6>
	SPI_MASTER_Transmit(&SPI_MASTER_0, SendData1, 2);
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	482d      	ldr	r0, [pc, #180]	; (8000f94 <SPI_ADS7961_AUTO2_Init+0x16c>)
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	f005 fef2 	bl	8006ccc <SPI_MASTER_Transmit>
	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000ee8:	79bb      	ldrb	r3, [r7, #6]
 8000eea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000eec:	4619      	mov	r1, r3
 8000eee:	f7ff fe83 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

    XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000ef2:	79bb      	ldrb	r3, [r7, #6]
 8000ef4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f7ff fe8e 	bl	8000c18 <XMC_GPIO_SetOutputLow>
	for (int i = 0; i > 9; i++);
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
 8000f00:	e002      	b.n	8000f08 <SPI_ADS7961_AUTO2_Init+0xe0>
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	3301      	adds	r3, #1
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
 8000f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0a:	2b09      	cmp	r3, #9
 8000f0c:	dcf9      	bgt.n	8000f02 <SPI_ADS7961_AUTO2_Init+0xda>
	SPI_MASTER_Transmit(&SPI_MASTER_0, SendData, 2);
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4820      	ldr	r0, [pc, #128]	; (8000f94 <SPI_ADS7961_AUTO2_Init+0x16c>)
 8000f14:	4619      	mov	r1, r3
 8000f16:	2202      	movs	r2, #2
 8000f18:	f005 fed8 	bl	8006ccc <SPI_MASTER_Transmit>
	for (int i = 0; i > 9; i++);
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
 8000f20:	e002      	b.n	8000f28 <SPI_ADS7961_AUTO2_Init+0x100>
 8000f22:	6a3b      	ldr	r3, [r7, #32]
 8000f24:	3301      	adds	r3, #1
 8000f26:	623b      	str	r3, [r7, #32]
 8000f28:	6a3b      	ldr	r3, [r7, #32]
 8000f2a:	2b09      	cmp	r3, #9
 8000f2c:	dcf9      	bgt.n	8000f22 <SPI_ADS7961_AUTO2_Init+0xfa>
	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000f2e:	79bb      	ldrb	r3, [r7, #6]
 8000f30:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000f32:	4619      	mov	r1, r3
 8000f34:	f7ff fe60 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

	XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000f38:	79bb      	ldrb	r3, [r7, #6]
 8000f3a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f7ff fe6b 	bl	8000c18 <XMC_GPIO_SetOutputLow>
	for (int i = 0; i > 9; i++);
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	e002      	b.n	8000f4e <SPI_ADS7961_AUTO2_Init+0x126>
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	2b09      	cmp	r3, #9
 8000f52:	dcf9      	bgt.n	8000f48 <SPI_ADS7961_AUTO2_Init+0x120>
	// for CONTINUE MODE PREVIOUS
	SPI_MASTER_Transmit(&SPI_MASTER_0, SendData2, 2);
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	480e      	ldr	r0, [pc, #56]	; (8000f94 <SPI_ADS7961_AUTO2_Init+0x16c>)
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	f005 feb5 	bl	8006ccc <SPI_MASTER_Transmit>
	for (int i = 0; i > 9; i++);
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
 8000f66:	e002      	b.n	8000f6e <SPI_ADS7961_AUTO2_Init+0x146>
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	61bb      	str	r3, [r7, #24]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	2b09      	cmp	r3, #9
 8000f72:	dcf9      	bgt.n	8000f68 <SPI_ADS7961_AUTO2_Init+0x140>

	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8000f74:	79bb      	ldrb	r3, [r7, #6]
 8000f76:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f7ff fe3d 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

}
 8000f7e:	3738      	adds	r7, #56	; 0x38
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	48028500 	.word	0x48028500
 8000f88:	1fff43bc 	.word	0x1fff43bc
 8000f8c:	48028200 	.word	0x48028200
 8000f90:	1fff441c 	.word	0x1fff441c
 8000f94:	1ffe89ac 	.word	0x1ffe89ac

08000f98 <SPI_ADS7961_AUTO_MODE2>:



//
void SPI_ADS7961_AUTO_MODE2(uint8_t temp_port_num ,uint8_t pin_number)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08c      	sub	sp, #48	; 0x30
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	71fb      	strb	r3, [r7, #7]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	71bb      	strb	r3, [r7, #6]
	uint8_t loop=16;
 8000fa8:	2310      	movs	r3, #16
 8000faa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t ReadData[2];
//	if(flag==false)
//	{
	SPI_ADS7961_AUTO2_Init(temp_port_num ,pin_number);
 8000fae:	79fa      	ldrb	r2, [r7, #7]
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff ff37 	bl	8000e28 <SPI_ADS7961_AUTO2_Init>
	flag=true;
 8000fba:	4b58      	ldr	r3, [pc, #352]	; (800111c <SPI_ADS7961_AUTO_MODE2+0x184>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]
//	}

	XMC_GPIO_PORT_t * temp_ptr;

	if(temp_port_num == 5)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	2b05      	cmp	r3, #5
 8000fc4:	d110      	bne.n	8000fe8 <SPI_ADS7961_AUTO_MODE2+0x50>
	{
		temp_ptr = XMC_GPIO_PORT5;
 8000fc6:	4b56      	ldr	r3, [pc, #344]	; (8001120 <SPI_ADS7961_AUTO_MODE2+0x188>)
 8000fc8:	62bb      	str	r3, [r7, #40]	; 0x28
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fce:	e007      	b.n	8000fe0 <SPI_ADS7961_AUTO_MODE2+0x48>
		{
			ADS2_avg_receive_data[re_as_loop]=0;
 8000fd0:	4a54      	ldr	r2, [pc, #336]	; (8001124 <SPI_ADS7961_AUTO_MODE2+0x18c>)
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	XMC_GPIO_PORT_t * temp_ptr;

	if(temp_port_num == 5)
	{
		temp_ptr = XMC_GPIO_PORT5;
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fdc:	3301      	adds	r3, #1
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe2:	2b0f      	cmp	r3, #15
 8000fe4:	ddf4      	ble.n	8000fd0 <SPI_ADS7961_AUTO_MODE2+0x38>
 8000fe6:	e015      	b.n	8001014 <SPI_ADS7961_AUTO_MODE2+0x7c>
		{
			ADS2_avg_receive_data[re_as_loop]=0;
		}

	}
	else if(temp_port_num == 2)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d112      	bne.n	8001014 <SPI_ADS7961_AUTO_MODE2+0x7c>
	{
		temp_ptr = XMC_GPIO_PORT2;
 8000fee:	4b4e      	ldr	r3, [pc, #312]	; (8001128 <SPI_ADS7961_AUTO_MODE2+0x190>)
 8000ff0:	62bb      	str	r3, [r7, #40]	; 0x28
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
 8000ff6:	e007      	b.n	8001008 <SPI_ADS7961_AUTO_MODE2+0x70>
		{
			ADS3_avg_receive_data[re_as_loop]=0;
 8000ff8:	4a4c      	ldr	r2, [pc, #304]	; (800112c <SPI_ADS7961_AUTO_MODE2+0x194>)
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	}
	else if(temp_port_num == 2)
	{
		temp_ptr = XMC_GPIO_PORT2;
		for(int re_as_loop = 0; re_as_loop < 16 ; re_as_loop++)
 8001002:	6a3b      	ldr	r3, [r7, #32]
 8001004:	3301      	adds	r3, #1
 8001006:	623b      	str	r3, [r7, #32]
 8001008:	6a3b      	ldr	r3, [r7, #32]
 800100a:	2b0f      	cmp	r3, #15
 800100c:	ddf4      	ble.n	8000ff8 <SPI_ADS7961_AUTO_MODE2+0x60>
		{
			ADS3_avg_receive_data[re_as_loop]=0;
		}
		loop=13;
 800100e:	230d      	movs	r3, #13
 8001010:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	else if(temp_port_num == 2)
	{

	}

for(int i =0; i<50; i++)
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
 8001018:	e07a      	b.n	8001110 <SPI_ADS7961_AUTO_MODE2+0x178>
{
	for(uint8_t channel_count =0; channel_count<loop; channel_count++)
 800101a:	2300      	movs	r3, #0
 800101c:	76fb      	strb	r3, [r7, #27]
 800101e:	e06f      	b.n	8001100 <SPI_ADS7961_AUTO_MODE2+0x168>
     {

              	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8001020:	79bb      	ldrb	r3, [r7, #6]
 8001022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001024:	4619      	mov	r1, r3
 8001026:	f7ff fde7 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>
         //              	for (int i = 0; i > 9; i++);

                        	XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 800102a:	79bb      	ldrb	r3, [r7, #6]
 800102c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800102e:	4619      	mov	r1, r3
 8001030:	f7ff fdf2 	bl	8000c18 <XMC_GPIO_SetOutputLow>
            	for (int i = 0; i >2; i++);
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	e002      	b.n	8001040 <SPI_ADS7961_AUTO_MODE2+0xa8>
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	2b02      	cmp	r3, #2
 8001044:	dcf9      	bgt.n	800103a <SPI_ADS7961_AUTO_MODE2+0xa2>
                SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 2);
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	4839      	ldr	r0, [pc, #228]	; (8001130 <SPI_ADS7961_AUTO_MODE2+0x198>)
 800104c:	4619      	mov	r1, r3
 800104e:	2202      	movs	r2, #2
 8001050:	f005 fe56 	bl	8006d00 <SPI_MASTER_Receive>
                for (int i = 0; i > 2; i++);
 8001054:	2300      	movs	r3, #0
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	e002      	b.n	8001060 <SPI_ADS7961_AUTO_MODE2+0xc8>
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	3301      	adds	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	2b02      	cmp	r3, #2
 8001064:	dcf9      	bgt.n	800105a <SPI_ADS7961_AUTO_MODE2+0xc2>
            	XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8001066:	79bb      	ldrb	r3, [r7, #6]
 8001068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fdc4 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

				if(temp_port_num == 5)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b05      	cmp	r3, #5
 8001074:	d11f      	bne.n	80010b6 <SPI_ADS7961_AUTO_MODE2+0x11e>
				{
				ADS2_receive_data[channel_count] = ((ReadData[0] & 0x0F) << 4) | ((ReadData[1] & 0xF0) >> 4);
 8001076:	7efb      	ldrb	r3, [r7, #27]
 8001078:	7b3a      	ldrb	r2, [r7, #12]
 800107a:	0112      	lsls	r2, r2, #4
 800107c:	b2d1      	uxtb	r1, r2
 800107e:	7b7a      	ldrb	r2, [r7, #13]
 8001080:	0912      	lsrs	r2, r2, #4
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	430a      	orrs	r2, r1
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	b2d1      	uxtb	r1, r2
 800108c:	4a29      	ldr	r2, [pc, #164]	; (8001134 <SPI_ADS7961_AUTO_MODE2+0x19c>)
 800108e:	54d1      	strb	r1, [r2, r3]
				ADS2_recive_channel[channel_count]=((ReadData[0] & 0xF0) >> 4);
 8001090:	7efb      	ldrb	r3, [r7, #27]
 8001092:	7b3a      	ldrb	r2, [r7, #12]
 8001094:	0912      	lsrs	r2, r2, #4
 8001096:	b2d1      	uxtb	r1, r2
 8001098:	4a27      	ldr	r2, [pc, #156]	; (8001138 <SPI_ADS7961_AUTO_MODE2+0x1a0>)
 800109a:	54d1      	strb	r1, [r2, r3]

				ADS2_avg_receive_data[channel_count]+=ADS2_receive_data[channel_count];
 800109c:	7efb      	ldrb	r3, [r7, #27]
 800109e:	7efa      	ldrb	r2, [r7, #27]
 80010a0:	4920      	ldr	r1, [pc, #128]	; (8001124 <SPI_ADS7961_AUTO_MODE2+0x18c>)
 80010a2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010a6:	7ef9      	ldrb	r1, [r7, #27]
 80010a8:	4822      	ldr	r0, [pc, #136]	; (8001134 <SPI_ADS7961_AUTO_MODE2+0x19c>)
 80010aa:	5c41      	ldrb	r1, [r0, r1]
 80010ac:	440a      	add	r2, r1
 80010ae:	491d      	ldr	r1, [pc, #116]	; (8001124 <SPI_ADS7961_AUTO_MODE2+0x18c>)
 80010b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010b4:	e021      	b.n	80010fa <SPI_ADS7961_AUTO_MODE2+0x162>
				}
				else if(temp_port_num == 2)
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d11e      	bne.n	80010fa <SPI_ADS7961_AUTO_MODE2+0x162>
				{
				ADS3_receive_data[channel_count] = ((ReadData[0] & 0x0F) << 4) | ((ReadData[1] & 0xF0) >> 4);
 80010bc:	7efb      	ldrb	r3, [r7, #27]
 80010be:	7b3a      	ldrb	r2, [r7, #12]
 80010c0:	0112      	lsls	r2, r2, #4
 80010c2:	b2d1      	uxtb	r1, r2
 80010c4:	7b7a      	ldrb	r2, [r7, #13]
 80010c6:	0912      	lsrs	r2, r2, #4
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	430a      	orrs	r2, r1
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	b2d1      	uxtb	r1, r2
 80010d2:	4a1a      	ldr	r2, [pc, #104]	; (800113c <SPI_ADS7961_AUTO_MODE2+0x1a4>)
 80010d4:	54d1      	strb	r1, [r2, r3]
				ADS3_recive_channel[channel_count]=((ReadData[0] & 0xF0) >> 4);
 80010d6:	7efb      	ldrb	r3, [r7, #27]
 80010d8:	7b3a      	ldrb	r2, [r7, #12]
 80010da:	0912      	lsrs	r2, r2, #4
 80010dc:	b2d1      	uxtb	r1, r2
 80010de:	4a18      	ldr	r2, [pc, #96]	; (8001140 <SPI_ADS7961_AUTO_MODE2+0x1a8>)
 80010e0:	54d1      	strb	r1, [r2, r3]

				ADS3_avg_receive_data[channel_count]+=ADS3_receive_data[channel_count];
 80010e2:	7efb      	ldrb	r3, [r7, #27]
 80010e4:	7efa      	ldrb	r2, [r7, #27]
 80010e6:	4911      	ldr	r1, [pc, #68]	; (800112c <SPI_ADS7961_AUTO_MODE2+0x194>)
 80010e8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010ec:	7ef9      	ldrb	r1, [r7, #27]
 80010ee:	4813      	ldr	r0, [pc, #76]	; (800113c <SPI_ADS7961_AUTO_MODE2+0x1a4>)
 80010f0:	5c41      	ldrb	r1, [r0, r1]
 80010f2:	440a      	add	r2, r1
 80010f4:	490d      	ldr	r1, [pc, #52]	; (800112c <SPI_ADS7961_AUTO_MODE2+0x194>)
 80010f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	}

for(int i =0; i<50; i++)
{
	for(uint8_t channel_count =0; channel_count<loop; channel_count++)
 80010fa:	7efb      	ldrb	r3, [r7, #27]
 80010fc:	3301      	adds	r3, #1
 80010fe:	76fb      	strb	r3, [r7, #27]
 8001100:	7efa      	ldrb	r2, [r7, #27]
 8001102:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001106:	429a      	cmp	r2, r3
 8001108:	d38a      	bcc.n	8001020 <SPI_ADS7961_AUTO_MODE2+0x88>
	else if(temp_port_num == 2)
	{

	}

for(int i =0; i<50; i++)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3301      	adds	r3, #1
 800110e:	61fb      	str	r3, [r7, #28]
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	2b31      	cmp	r3, #49	; 0x31
 8001114:	dd81      	ble.n	800101a <SPI_ADS7961_AUTO_MODE2+0x82>
				ADS3_avg_receive_data[channel_count]+=ADS3_receive_data[channel_count];
				}
      }
  }

}
 8001116:	3730      	adds	r7, #48	; 0x30
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	1fff445c 	.word	0x1fff445c
 8001120:	48028500 	.word	0x48028500
 8001124:	1fff43bc 	.word	0x1fff43bc
 8001128:	48028200 	.word	0x48028200
 800112c:	1fff441c 	.word	0x1fff441c
 8001130:	1ffe89ac 	.word	0x1ffe89ac
 8001134:	1fff439c 	.word	0x1fff439c
 8001138:	1fff43ac 	.word	0x1fff43ac
 800113c:	1fff43fc 	.word	0x1fff43fc
 8001140:	1fff440c 	.word	0x1fff440c

08001144 <ADC_Read_by_Channel>:


void ADC_Read_by_Channel(uint8_t temp_port_num ,uint8_t pin_number,uint8_t channel)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08e      	sub	sp, #56	; 0x38
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	460b      	mov	r3, r1
 8001150:	71bb      	strb	r3, [r7, #6]
 8001152:	4613      	mov	r3, r2
 8001154:	717b      	strb	r3, [r7, #5]

	XMC_GPIO_PORT_t * temp_ptr;

	if(temp_port_num == 5)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2b05      	cmp	r3, #5
 800115a:	d107      	bne.n	800116c <ADC_Read_by_Channel+0x28>
	{
		temp_ptr = XMC_GPIO_PORT2;
 800115c:	4b74      	ldr	r3, [pc, #464]	; (8001330 <ADC_Read_by_Channel+0x1ec>)
 800115e:	637b      	str	r3, [r7, #52]	; 0x34
		ADS2_avg_receive_data[channel]=0;
 8001160:	797b      	ldrb	r3, [r7, #5]
 8001162:	4a74      	ldr	r2, [pc, #464]	; (8001334 <ADC_Read_by_Channel+0x1f0>)
 8001164:	2100      	movs	r1, #0
 8001166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800116a:	e009      	b.n	8001180 <ADC_Read_by_Channel+0x3c>
	}
	else if(temp_port_num == 2)
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b02      	cmp	r3, #2
 8001170:	d106      	bne.n	8001180 <ADC_Read_by_Channel+0x3c>
	{
		temp_ptr = XMC_GPIO_PORT2;
 8001172:	4b6f      	ldr	r3, [pc, #444]	; (8001330 <ADC_Read_by_Channel+0x1ec>)
 8001174:	637b      	str	r3, [r7, #52]	; 0x34
		ADS3_avg_receive_data[channel]=0;
 8001176:	797b      	ldrb	r3, [r7, #5]
 8001178:	4a6f      	ldr	r2, [pc, #444]	; (8001338 <ADC_Read_by_Channel+0x1f4>)
 800117a:	2100      	movs	r1, #0
 800117c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	{

	}


for(int i=0; i< 50; i++)
 8001180:	2300      	movs	r3, #0
 8001182:	633b      	str	r3, [r7, #48]	; 0x30
 8001184:	e0cc      	b.n	8001320 <ADC_Read_by_Channel+0x1dc>
	{


			int pkt=ADS7861_MANUAL_MODE_PKT(channel);
 8001186:	797b      	ldrb	r3, [r7, #5]
 8001188:	b29b      	uxth	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fe1e 	bl	8000dcc <ADS7861_MANUAL_MODE_PKT>
 8001190:	4603      	mov	r3, r0
 8001192:	613b      	str	r3, [r7, #16]
			uint8_t SendData[2] = {(pkt >> 8), (pkt & 0xFF)};
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	121b      	asrs	r3, r3, #8
 8001198:	b2db      	uxtb	r3, r3
 800119a:	733b      	strb	r3, [r7, #12]
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	737b      	strb	r3, [r7, #13]
			uint8_t ReadData[2];
			XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 80011a2:	79bb      	ldrb	r3, [r7, #6]
 80011a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011a6:	4619      	mov	r1, r3
 80011a8:	f7ff fd26 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>
			XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 80011ac:	79bb      	ldrb	r3, [r7, #6]
 80011ae:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fd31 	bl	8000c18 <XMC_GPIO_SetOutputLow>
			for(int i=0; i>16; i++);
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011ba:	e002      	b.n	80011c2 <ADC_Read_by_Channel+0x7e>
 80011bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011be:	3301      	adds	r3, #1
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c4:	2b10      	cmp	r3, #16
 80011c6:	dcf9      	bgt.n	80011bc <ADC_Read_by_Channel+0x78>
			SPI_MASTER_Transmit(&SPI_MASTER_0, SendData,2);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	485b      	ldr	r0, [pc, #364]	; (800133c <ADC_Read_by_Channel+0x1f8>)
 80011ce:	4619      	mov	r1, r3
 80011d0:	2202      	movs	r2, #2
 80011d2:	f005 fd7b 	bl	8006ccc <SPI_MASTER_Transmit>
			for(int i=0; i>9; i++);
 80011d6:	2300      	movs	r3, #0
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80011da:	e002      	b.n	80011e2 <ADC_Read_by_Channel+0x9e>
 80011dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011de:	3301      	adds	r3, #1
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e4:	2b09      	cmp	r3, #9
 80011e6:	dcf9      	bgt.n	80011dc <ADC_Read_by_Channel+0x98>
			XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);;
 80011e8:	79bb      	ldrb	r3, [r7, #6]
 80011ea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fd03 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>
	    	for(int i=0; i>2; i++);
 80011f2:	2300      	movs	r3, #0
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
 80011f6:	e002      	b.n	80011fe <ADC_Read_by_Channel+0xba>
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	3301      	adds	r3, #1
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
 80011fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001200:	2b02      	cmp	r3, #2
 8001202:	dcf9      	bgt.n	80011f8 <ADC_Read_by_Channel+0xb4>
			XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fd05 	bl	8000c18 <XMC_GPIO_SetOutputLow>
			for(int i=0; i>9; i++);
 800120e:	2300      	movs	r3, #0
 8001210:	623b      	str	r3, [r7, #32]
 8001212:	e002      	b.n	800121a <ADC_Read_by_Channel+0xd6>
 8001214:	6a3b      	ldr	r3, [r7, #32]
 8001216:	3301      	adds	r3, #1
 8001218:	623b      	str	r3, [r7, #32]
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	2b09      	cmp	r3, #9
 800121e:	dcf9      	bgt.n	8001214 <ADC_Read_by_Channel+0xd0>
			SPI_MASTER_Receive(&SPI_MASTER_0,ReadData, 2);
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	4845      	ldr	r0, [pc, #276]	; (800133c <ADC_Read_by_Channel+0x1f8>)
 8001226:	4619      	mov	r1, r3
 8001228:	2202      	movs	r2, #2
 800122a:	f005 fd69 	bl	8006d00 <SPI_MASTER_Receive>
			for(int i=0; i>2; i++);
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
 8001232:	e002      	b.n	800123a <ADC_Read_by_Channel+0xf6>
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	3301      	adds	r3, #1
 8001238:	61fb      	str	r3, [r7, #28]
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	2b02      	cmp	r3, #2
 800123e:	dcf9      	bgt.n	8001234 <ADC_Read_by_Channel+0xf0>
			XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);;
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001244:	4619      	mov	r1, r3
 8001246:	f7ff fcd7 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>
			for(int i=0; i>9; i++);
 800124a:	2300      	movs	r3, #0
 800124c:	61bb      	str	r3, [r7, #24]
 800124e:	e002      	b.n	8001256 <ADC_Read_by_Channel+0x112>
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	3301      	adds	r3, #1
 8001254:	61bb      	str	r3, [r7, #24]
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	2b09      	cmp	r3, #9
 800125a:	dcf9      	bgt.n	8001250 <ADC_Read_by_Channel+0x10c>

			XMC_GPIO_SetOutputLow((XMC_GPIO_PORT_t *)temp_ptr,pin_number);
 800125c:	79bb      	ldrb	r3, [r7, #6]
 800125e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001260:	4619      	mov	r1, r3
 8001262:	f7ff fcd9 	bl	8000c18 <XMC_GPIO_SetOutputLow>
			for(int i=0; i>9; i++);
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
 800126a:	e002      	b.n	8001272 <ADC_Read_by_Channel+0x12e>
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	3301      	adds	r3, #1
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	2b09      	cmp	r3, #9
 8001276:	dcf9      	bgt.n	800126c <ADC_Read_by_Channel+0x128>
			SPI_MASTER_Receive(&SPI_MASTER_0,ReadData, 2);
 8001278:	f107 0308 	add.w	r3, r7, #8
 800127c:	482f      	ldr	r0, [pc, #188]	; (800133c <ADC_Read_by_Channel+0x1f8>)
 800127e:	4619      	mov	r1, r3
 8001280:	2202      	movs	r2, #2
 8001282:	f005 fd3d 	bl	8006d00 <SPI_MASTER_Receive>

			XMC_GPIO_SetOutputHigh((XMC_GPIO_PORT_t *)temp_ptr,pin_number);;
 8001286:	79bb      	ldrb	r3, [r7, #6]
 8001288:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fcb4 	bl	8000bf8 <XMC_GPIO_SetOutputHigh>

			if(temp_port_num == 5)
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2b05      	cmp	r3, #5
 8001294:	d11f      	bne.n	80012d6 <ADC_Read_by_Channel+0x192>
					{
						ADS2_receive_data[channel] = ((ReadData[0] & 0x0F) << 4) | ((ReadData[1] & 0xF0) >> 4);
 8001296:	797b      	ldrb	r3, [r7, #5]
 8001298:	7a3a      	ldrb	r2, [r7, #8]
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	b2d1      	uxtb	r1, r2
 800129e:	7a7a      	ldrb	r2, [r7, #9]
 80012a0:	0912      	lsrs	r2, r2, #4
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	430a      	orrs	r2, r1
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	b2d1      	uxtb	r1, r2
 80012ac:	4a24      	ldr	r2, [pc, #144]	; (8001340 <ADC_Read_by_Channel+0x1fc>)
 80012ae:	54d1      	strb	r1, [r2, r3]
						ADS2_recive_channel[channel]=((ReadData[0] & 0xF0) >> 4);
 80012b0:	797b      	ldrb	r3, [r7, #5]
 80012b2:	7a3a      	ldrb	r2, [r7, #8]
 80012b4:	0912      	lsrs	r2, r2, #4
 80012b6:	b2d1      	uxtb	r1, r2
 80012b8:	4a22      	ldr	r2, [pc, #136]	; (8001344 <ADC_Read_by_Channel+0x200>)
 80012ba:	54d1      	strb	r1, [r2, r3]

						ADS2_avg_receive_data[channel]+=ADS2_receive_data[channel];
 80012bc:	797b      	ldrb	r3, [r7, #5]
 80012be:	797a      	ldrb	r2, [r7, #5]
 80012c0:	491c      	ldr	r1, [pc, #112]	; (8001334 <ADC_Read_by_Channel+0x1f0>)
 80012c2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80012c6:	7979      	ldrb	r1, [r7, #5]
 80012c8:	481d      	ldr	r0, [pc, #116]	; (8001340 <ADC_Read_by_Channel+0x1fc>)
 80012ca:	5c41      	ldrb	r1, [r0, r1]
 80012cc:	440a      	add	r2, r1
 80012ce:	4919      	ldr	r1, [pc, #100]	; (8001334 <ADC_Read_by_Channel+0x1f0>)
 80012d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80012d4:	e021      	b.n	800131a <ADC_Read_by_Channel+0x1d6>
					}
					else if(temp_port_num == 2)
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d11e      	bne.n	800131a <ADC_Read_by_Channel+0x1d6>
					{
						ADS3_receive_data[channel] = ((ReadData[0] & 0x0F) << 4) | ((ReadData[1] & 0xF0) >> 4);
 80012dc:	797b      	ldrb	r3, [r7, #5]
 80012de:	7a3a      	ldrb	r2, [r7, #8]
 80012e0:	0112      	lsls	r2, r2, #4
 80012e2:	b2d1      	uxtb	r1, r2
 80012e4:	7a7a      	ldrb	r2, [r7, #9]
 80012e6:	0912      	lsrs	r2, r2, #4
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	430a      	orrs	r2, r1
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	b2d1      	uxtb	r1, r2
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <ADC_Read_by_Channel+0x204>)
 80012f4:	54d1      	strb	r1, [r2, r3]
						ADS3_recive_channel[channel]=((ReadData[0] & 0xF0) >> 4);
 80012f6:	797b      	ldrb	r3, [r7, #5]
 80012f8:	7a3a      	ldrb	r2, [r7, #8]
 80012fa:	0912      	lsrs	r2, r2, #4
 80012fc:	b2d1      	uxtb	r1, r2
 80012fe:	4a13      	ldr	r2, [pc, #76]	; (800134c <ADC_Read_by_Channel+0x208>)
 8001300:	54d1      	strb	r1, [r2, r3]

						ADS3_avg_receive_data[channel]+=ADS3_receive_data[channel];
 8001302:	797b      	ldrb	r3, [r7, #5]
 8001304:	797a      	ldrb	r2, [r7, #5]
 8001306:	490c      	ldr	r1, [pc, #48]	; (8001338 <ADC_Read_by_Channel+0x1f4>)
 8001308:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800130c:	7979      	ldrb	r1, [r7, #5]
 800130e:	480e      	ldr	r0, [pc, #56]	; (8001348 <ADC_Read_by_Channel+0x204>)
 8001310:	5c41      	ldrb	r1, [r0, r1]
 8001312:	440a      	add	r2, r1
 8001314:	4908      	ldr	r1, [pc, #32]	; (8001338 <ADC_Read_by_Channel+0x1f4>)
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	{

	}


for(int i=0; i< 50; i++)
 800131a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800131c:	3301      	adds	r3, #1
 800131e:	633b      	str	r3, [r7, #48]	; 0x30
 8001320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001322:	2b31      	cmp	r3, #49	; 0x31
 8001324:	f77f af2f 	ble.w	8001186 <ADC_Read_by_Channel+0x42>

						ADS3_avg_receive_data[channel]+=ADS3_receive_data[channel];
					}

	}
}
 8001328:	3738      	adds	r7, #56	; 0x38
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	48028200 	.word	0x48028200
 8001334:	1fff43bc 	.word	0x1fff43bc
 8001338:	1fff441c 	.word	0x1fff441c
 800133c:	1ffe89ac 	.word	0x1ffe89ac
 8001340:	1fff439c 	.word	0x1fff439c
 8001344:	1fff43ac 	.word	0x1fff43ac
 8001348:	1fff43fc 	.word	0x1fff43fc
 800134c:	1fff440c 	.word	0x1fff440c

08001350 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	2201      	movs	r2, #1
 8001360:	409a      	lsls	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	605a      	str	r2, [r3, #4]
}
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800137c:	78fb      	ldrb	r3, [r7, #3]
 800137e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001382:	409a      	lsls	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	605a      	str	r2, [r3, #4]
}
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7c1b      	ldrb	r3, [r3, #16]
 80013a4:	4610      	mov	r0, r2
 80013a6:	4619      	mov	r1, r3
 80013a8:	f7ff ffd2 	bl	8001350 <XMC_GPIO_SetOutputHigh>
}
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop

080013b4 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	7c1b      	ldrb	r3, [r3, #16]
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f7ff ffd2 	bl	8001370 <XMC_GPIO_SetOutputLow>
}
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop

080013d4 <State_1>:

/*instrument_clustor_indicators_t *instrument_clustor_indicators = &CAN_MSG_DB[CAN_18FFB632];*/


void State_1(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	if(Vcu_OutPuts.IGNITION_1_OUT)
 80013d8:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <State_1+0x40>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d008      	beq.n	80013f2 <State_1+0x1e>
	{
		/* ignition 1 on state */
		ignition1_d_on();
 80013e0:	f000 f81a 	bl	8001418 <ignition1_d_on>
		faciaaswitches();
 80013e4:	f000 f960 	bl	80016a8 <faciaaswitches>
		Can_Outputs_State1();
 80013e8:	f000 f88c 	bl	8001504 <Can_Outputs_State1>
		cluster_indicators_Out();
 80013ec:	f000 f892 	bl	8001514 <cluster_indicators_Out>
 80013f0:	e00a      	b.n	8001408 <State_1+0x34>
	}
	else if(!(Vcu_OutPuts.IGNITION_1_OUT))
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <State_1+0x40>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	f083 0301 	eor.w	r3, r3, #1
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <State_1+0x34>
	{
		/* ignition 1 off state */
		ignition1_d_off();
 8001400:	f000 f840 	bl	8001484 <ignition1_d_off>
		all_direct_controlled_relay_off();
 8001404:	f000 f876 	bl	80014f4 <all_direct_controlled_relay_off>
	}

	VcuOut_IoExp_U24();
 8001408:	f000 f8f8 	bl	80015fc <VcuOut_IoExp_U24>
	VcuOut_IoExp_U25();
 800140c:	f000 f946 	bl	800169c <VcuOut_IoExp_U25>

}
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	1fff4988 	.word	0x1fff4988

08001418 <ignition1_d_on>:
void ignition1_d_on()
 {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	uart_debugg("in ig1_d_on");
 800141c:	480f      	ldr	r0, [pc, #60]	; (800145c <ignition1_d_on+0x44>)
 800141e:	f00e fc03 	bl	800fc28 <uart_debugg>
	CAN_MSG_DB[CAN_18FF0921].CAN_Data[6] = 0x0c;

	CAN_MSG_DB[CAN_0CF00400].CAN_Data[3] = 0x48;
	CAN_MSG_DB[CAN_0CF00400].CAN_Data[4] = 0x71;*/

 	DIGITAL_IO_SetOutputHigh(&CIGARETTE_LIGHTER_PWR_OUT_D);//
 8001422:	480f      	ldr	r0, [pc, #60]	; (8001460 <ignition1_d_on+0x48>)
 8001424:	f7ff ffb6 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 	DIGITAL_IO_SetOutputHigh(&INFOTAINMENT_PWR_OUT_D); // check infotainment port & pin
 8001428:	480e      	ldr	r0, [pc, #56]	; (8001464 <ignition1_d_on+0x4c>)
 800142a:	f7ff ffb3 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 	DIGITAL_IO_SetOutputHigh(&INSTRUMENT_CON_PWR_OUT_D);
 800142e:	480e      	ldr	r0, [pc, #56]	; (8001468 <ignition1_d_on+0x50>)
 8001430:	f7ff ffb0 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 	DIGITAL_IO_SetOutputHigh(&WIPER_PWR_OUT_D);
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <ignition1_d_on+0x54>)
 8001436:	f7ff ffad 	bl	8001394 <DIGITAL_IO_SetOutputHigh>

 	DIGITAL_IO_SetOutputHigh(&CABIN_LIGHT_OUT_D);
 800143a:	480d      	ldr	r0, [pc, #52]	; (8001470 <ignition1_d_on+0x58>)
 800143c:	f7ff ffaa 	bl	8001394 <DIGITAL_IO_SetOutputHigh>

 	//IOExp_SetPIN_LOW(&I2C_MASTER_1, 0x40, 0, 0);
 	digital_io_setoutputhigh(&AC_BLOWER_SPEED1_OUT_D); /// turn on HVAC(CPIS)
 8001440:	480c      	ldr	r0, [pc, #48]	; (8001474 <ignition1_d_on+0x5c>)
 8001442:	f00e fcf1 	bl	800fe28 <digital_io_setoutputhigh>
 	digital_io_setoutputhigh(&AC_BLOWER_SPEED2_OUT_D); /// turn on COMPRESSOR PWR.
 8001446:	480c      	ldr	r0, [pc, #48]	; (8001478 <ignition1_d_on+0x60>)
 8001448:	f00e fcee 	bl	800fe28 <digital_io_setoutputhigh>

 	DIGITAL_IO_SetOutputHigh(&PWR_WINDOW_OUT_D);
 800144c:	480b      	ldr	r0, [pc, #44]	; (800147c <ignition1_d_on+0x64>)
 800144e:	f7ff ffa1 	bl	8001394 <DIGITAL_IO_SetOutputHigh>

 	//digital_io_setoutputhigh(&SUNROOF_PWR_OUT_D);//irp_12v supply
 	/*  active low */
 	//digital_io_setoutputlow(&AUX_EFUSE_4_OUT_D);

 	uart_debugg("exit ig1_d_on");
 8001452:	480b      	ldr	r0, [pc, #44]	; (8001480 <ignition1_d_on+0x68>)
 8001454:	f00e fbe8 	bl	800fc28 <uart_debugg>
 }
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	08012f00 	.word	0x08012f00
 8001460:	080133e8 	.word	0x080133e8
 8001464:	080132e4 	.word	0x080132e4
 8001468:	080131b8 	.word	0x080131b8
 800146c:	080132a8 	.word	0x080132a8
 8001470:	080134ec 	.word	0x080134ec
 8001474:	1fff42b4 	.word	0x1fff42b4
 8001478:	1fff42b8 	.word	0x1fff42b8
 800147c:	08013460 	.word	0x08013460
 8001480:	08012f0c 	.word	0x08012f0c

08001484 <ignition1_d_off>:

 void ignition1_d_off()
 {
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	 /*CAN_MSG_DB[CAN_18FF0921].CAN_Data[5] = 0x00;
	  CAN_MSG_DB[CAN_18FF0921].CAN_Data[6] = 0x00;*/
//for(volatile int i = 0; i<0xffff*80; i++);
	  /*CAN_MSG_DB[CAN_0CF00400].CAN_Data[3] = 0x38;
	  CAN_MSG_DB[CAN_0CF00400].CAN_Data[4] = 0x18;*/
	 uart_debugg("in ig1_d_off");
 8001488:	4810      	ldr	r0, [pc, #64]	; (80014cc <ignition1_d_off+0x48>)
 800148a:	f00e fbcd 	bl	800fc28 <uart_debugg>
 	DIGITAL_IO_SetOutputLow(&CIGARETTE_LIGHTER_PWR_OUT_D);//
 800148e:	4810      	ldr	r0, [pc, #64]	; (80014d0 <ignition1_d_off+0x4c>)
 8001490:	f7ff ff90 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
 	DIGITAL_IO_SetOutputLow(&INFOTAINMENT_PWR_OUT_D);
 8001494:	480f      	ldr	r0, [pc, #60]	; (80014d4 <ignition1_d_off+0x50>)
 8001496:	f7ff ff8d 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
 	DIGITAL_IO_SetOutputLow(&INSTRUMENT_CON_PWR_OUT_D);
 800149a:	480f      	ldr	r0, [pc, #60]	; (80014d8 <ignition1_d_off+0x54>)
 800149c:	f7ff ff8a 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
 	DIGITAL_IO_SetOutputLow(&WIPER_PWR_OUT_D);
 80014a0:	480e      	ldr	r0, [pc, #56]	; (80014dc <ignition1_d_off+0x58>)
 80014a2:	f7ff ff87 	bl	80013b4 <DIGITAL_IO_SetOutputLow>

 	//DIGITAL_IO_SetOutputLow(&CABIN_LIGHT_OUT_D);

 	DIGITAL_IO_SetOutputLow(&PWR_WINDOW_OUT_D);
 80014a6:	480e      	ldr	r0, [pc, #56]	; (80014e0 <ignition1_d_off+0x5c>)
 80014a8:	f7ff ff84 	bl	80013b4 <DIGITAL_IO_SetOutputLow>

 	digital_io_setoutputlow(&AC_BLOWER_SPEED1_OUT_D); /// turn off HVAC(CPIS)
 80014ac:	480d      	ldr	r0, [pc, #52]	; (80014e4 <ignition1_d_off+0x60>)
 80014ae:	f00e fc7f 	bl	800fdb0 <digital_io_setoutputlow>
 	digital_io_setoutputlow(&AC_BLOWER_SPEED2_OUT_D); /// turn off COMPRESSOR PWR.
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <ignition1_d_off+0x64>)
 80014b4:	f00e fc7c 	bl	800fdb0 <digital_io_setoutputlow>
 	DIGITAL_IO_SetOutputLow(&AC_RADIATOR_OUT_D);
 80014b8:	480c      	ldr	r0, [pc, #48]	; (80014ec <ignition1_d_off+0x68>)
 80014ba:	f7ff ff7b 	bl	80013b4 <DIGITAL_IO_SetOutputLow>

 	/* active low */
 	digital_io_setoutputlow(&AUX_EFUSE_4_OUT_D);
 80014be:	480c      	ldr	r0, [pc, #48]	; (80014f0 <ignition1_d_off+0x6c>)
 80014c0:	f00e fc76 	bl	800fdb0 <digital_io_setoutputlow>

 	//digital_io_setoutputlow(&SUNROOF_PWR_OUT_D);//irp_12v supply

 	uart_debugg("in ig1_d_off");
 80014c4:	4801      	ldr	r0, [pc, #4]	; (80014cc <ignition1_d_off+0x48>)
 80014c6:	f00e fbaf 	bl	800fc28 <uart_debugg>

 }
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	08012f1c 	.word	0x08012f1c
 80014d0:	080133e8 	.word	0x080133e8
 80014d4:	080132e4 	.word	0x080132e4
 80014d8:	080131b8 	.word	0x080131b8
 80014dc:	080132a8 	.word	0x080132a8
 80014e0:	08013460 	.word	0x08013460
 80014e4:	1fff42b4 	.word	0x1fff42b4
 80014e8:	1fff42b8 	.word	0x1fff42b8
 80014ec:	080131a4 	.word	0x080131a4
 80014f0:	1fff42bc 	.word	0x1fff42bc

080014f4 <all_direct_controlled_relay_off>:

 void all_direct_controlled_relay_off(void)
 {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	 DIGITAL_IO_SetOutputLow(&MC_CONTACTOR_RELAY_OUT_D);
 80014f8:	4801      	ldr	r0, [pc, #4]	; (8001500 <all_direct_controlled_relay_off+0xc>)
 80014fa:	f7ff ff5b 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
 }
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	080131f4 	.word	0x080131f4

08001504 <Can_Outputs_State1>:

  void Can_Outputs_State1(void)
 {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
 	CAN_OUTPUT_COMPRESSOR();
 8001508:	f009 f8b8 	bl	800a67c <CAN_OUTPUT_COMPRESSOR>
 	CAN_OUTPUT_CLUSTER();
 800150c:	f008 fd5c 	bl	8009fc8 <CAN_OUTPUT_CLUSTER>
 	//CAN_OUTPUT_EPS();
 }
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop

08001514 <cluster_indicators_Out>:

 void cluster_indicators_Out(void)
 {
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	instrument_clustor_indicators-> left_indicator = Instrument_Cluster_OUT.set_left_indicator;
 8001518:	4b34      	ldr	r3, [pc, #208]	; (80015ec <cluster_indicators_Out+0xd8>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b34      	ldr	r3, [pc, #208]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800151e:	7999      	ldrb	r1, [r3, #6]
 8001520:	78d3      	ldrb	r3, [r2, #3]
 8001522:	f361 0300 	bfi	r3, r1, #0, #1
 8001526:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> right_indicator = Instrument_Cluster_OUT.set_right_indicator;
 8001528:	4b30      	ldr	r3, [pc, #192]	; (80015ec <cluster_indicators_Out+0xd8>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b30      	ldr	r3, [pc, #192]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800152e:	79d9      	ldrb	r1, [r3, #7]
 8001530:	78d3      	ldrb	r3, [r2, #3]
 8001532:	f361 0341 	bfi	r3, r1, #1, #1
 8001536:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> low_beam = Instrument_Cluster_OUT.set_low_beam;
 8001538:	4b2c      	ldr	r3, [pc, #176]	; (80015ec <cluster_indicators_Out+0xd8>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4b2c      	ldr	r3, [pc, #176]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800153e:	7a19      	ldrb	r1, [r3, #8]
 8001540:	78d3      	ldrb	r3, [r2, #3]
 8001542:	f361 0382 	bfi	r3, r1, #2, #1
 8001546:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> high_beam = Instrument_Cluster_OUT.set_high_beam;
 8001548:	4b28      	ldr	r3, [pc, #160]	; (80015ec <cluster_indicators_Out+0xd8>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b28      	ldr	r3, [pc, #160]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800154e:	7a59      	ldrb	r1, [r3, #9]
 8001550:	78d3      	ldrb	r3, [r2, #3]
 8001552:	f361 03c3 	bfi	r3, r1, #3, #1
 8001556:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> brake_fluid_flow = Instrument_Cluster_OUT.set_brake_oil;
 8001558:	4b24      	ldr	r3, [pc, #144]	; (80015ec <cluster_indicators_Out+0xd8>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b24      	ldr	r3, [pc, #144]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800155e:	7a99      	ldrb	r1, [r3, #10]
 8001560:	78d3      	ldrb	r3, [r2, #3]
 8001562:	f361 1304 	bfi	r3, r1, #4, #1
 8001566:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> eps_failure = Instrument_Cluster_OUT.eps_status;///////
 8001568:	4b20      	ldr	r3, [pc, #128]	; (80015ec <cluster_indicators_Out+0xd8>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b20      	ldr	r3, [pc, #128]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800156e:	7b19      	ldrb	r1, [r3, #12]
 8001570:	78d3      	ldrb	r3, [r2, #3]
 8001572:	f361 1345 	bfi	r3, r1, #5, #1
 8001576:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> aux_battery_low = Instrument_Cluster_OUT.aux_vtg_critical;
 8001578:	4b1c      	ldr	r3, [pc, #112]	; (80015ec <cluster_indicators_Out+0xd8>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800157e:	7ad9      	ldrb	r1, [r3, #11]
 8001580:	78d3      	ldrb	r3, [r2, #3]
 8001582:	f361 1386 	bfi	r3, r1, #6, #1
 8001586:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> battery_high_temp = Instrument_Cluster_OUT.battery_temp_exceeded;
 8001588:	4b18      	ldr	r3, [pc, #96]	; (80015ec <cluster_indicators_Out+0xd8>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800158e:	7b59      	ldrb	r1, [r3, #13]
 8001590:	78d3      	ldrb	r3, [r2, #3]
 8001592:	f361 13c7 	bfi	r3, r1, #7, #1
 8001596:	70d3      	strb	r3, [r2, #3]
  	instrument_clustor_indicators-> charging_on = Instrument_Cluster_OUT.charging_connected;
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <cluster_indicators_Out+0xd8>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <cluster_indicators_Out+0xdc>)
 800159e:	7b99      	ldrb	r1, [r3, #14]
 80015a0:	7953      	ldrb	r3, [r2, #5]
 80015a2:	f361 0300 	bfi	r3, r1, #0, #1
 80015a6:	7153      	strb	r3, [r2, #5]
  	instrument_clustor_indicators-> generic_alarm;/////////
  	instrument_clustor_indicators-> regen = Instrument_Cluster_OUT.regen_enabled;///////////
 80015a8:	4b10      	ldr	r3, [pc, #64]	; (80015ec <cluster_indicators_Out+0xd8>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <cluster_indicators_Out+0xdc>)
 80015ae:	7bd9      	ldrb	r1, [r3, #15]
 80015b0:	7953      	ldrb	r3, [r2, #5]
 80015b2:	f361 0382 	bfi	r3, r1, #2, #1
 80015b6:	7153      	strb	r3, [r2, #5]
  	instrument_clustor_indicators-> parking_brake_light = !Switch_Ios_IN.handbrake_sw_IN;
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <cluster_indicators_Out+0xd8>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <cluster_indicators_Out+0xe0>)
 80015be:	7a1b      	ldrb	r3, [r3, #8]
 80015c0:	f083 0301 	eor.w	r3, r3, #1
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	b2d9      	uxtb	r1, r3
 80015cc:	7953      	ldrb	r3, [r2, #5]
 80015ce:	f361 03c3 	bfi	r3, r1, #3, #1
 80015d2:	7153      	strb	r3, [r2, #5]
  	instrument_clustor_indicators-> seat_belt = Seat_Belt_OUT.seat_occupied;
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <cluster_indicators_Out+0xd8>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <cluster_indicators_Out+0xe4>)
 80015da:	7899      	ldrb	r1, [r3, #2]
 80015dc:	7953      	ldrb	r3, [r2, #5]
 80015de:	f361 1304 	bfi	r3, r1, #4, #1
 80015e2:	7153      	strb	r3, [r2, #5]
  }
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	1ffe8808 	.word	0x1ffe8808
 80015f0:	1fff4930 	.word	0x1fff4930
 80015f4:	1fff4900 	.word	0x1fff4900
 80015f8:	1fff48e4 	.word	0x1fff48e4

080015fc <VcuOut_IoExp_U24>:

 void VcuOut_IoExp_U24(void)
 {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	 uart_debugg("in U24");
 8001600:	481e      	ldr	r0, [pc, #120]	; (800167c <VcuOut_IoExp_U24+0x80>)
 8001602:	f00e fb11 	bl	800fc28 <uart_debugg>
	 if(Relay_Control_Switch_OUT.low_beam_OUT)
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <VcuOut_IoExp_U24+0x84>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <VcuOut_IoExp_U24+0x1a>
	 {
		 DIGITAL_IO_SetOutputHigh(&LOW_BEAM_OUT_D);
 800160e:	481d      	ldr	r0, [pc, #116]	; (8001684 <VcuOut_IoExp_U24+0x88>)
 8001610:	f7ff fec0 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 8001614:	e002      	b.n	800161c <VcuOut_IoExp_U24+0x20>
		// Gtake_Mcu_drive_states_additional_29bit->Hill_hold_assist = 1;
	 }
	 else
	 {
		 DIGITAL_IO_SetOutputLow(&LOW_BEAM_OUT_D);
 8001616:	481b      	ldr	r0, [pc, #108]	; (8001684 <VcuOut_IoExp_U24+0x88>)
 8001618:	f7ff fecc 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
		// Gtake_Mcu_drive_states_additional_29bit->Hill_hold_assist = 0;
	 }

	 if(Relay_Control_Switch_OUT.high_beam_OUT)
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <VcuOut_IoExp_U24+0x84>)
 800161e:	785b      	ldrb	r3, [r3, #1]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <VcuOut_IoExp_U24+0x30>
	 {
		 DIGITAL_IO_SetOutputHigh(&HIGH_BEAM_OUT_D);
 8001624:	4818      	ldr	r0, [pc, #96]	; (8001688 <VcuOut_IoExp_U24+0x8c>)
 8001626:	f7ff feb5 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 800162a:	e002      	b.n	8001632 <VcuOut_IoExp_U24+0x36>
	 }
	 else
	 {
		 DIGITAL_IO_SetOutputLow(&HIGH_BEAM_OUT_D);
 800162c:	4816      	ldr	r0, [pc, #88]	; (8001688 <VcuOut_IoExp_U24+0x8c>)
 800162e:	f7ff fec1 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
	 }

	 if(Relay_Control_Switch_OUT.pos_light_OUT) /// pos light
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <VcuOut_IoExp_U24+0x84>)
 8001634:	789b      	ldrb	r3, [r3, #2]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <VcuOut_IoExp_U24+0x46>
	 {
		 DIGITAL_IO_SetOutputHigh(&POS_OUT_D);
 800163a:	4814      	ldr	r0, [pc, #80]	; (800168c <VcuOut_IoExp_U24+0x90>)
 800163c:	f7ff feaa 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 8001640:	e002      	b.n	8001648 <VcuOut_IoExp_U24+0x4c>
		 //digital_io_setoutputhigh(&AUX_EFUSE_4_OUT_D);
	 }
	 else
	 {
		 DIGITAL_IO_SetOutputLow(&POS_OUT_D);
 8001642:	4812      	ldr	r0, [pc, #72]	; (800168c <VcuOut_IoExp_U24+0x90>)
 8001644:	f7ff feb6 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
		// digital_io_setoutputlow(&AUX_EFUSE_4_OUT_D);
	 }

	 if(Relay_Control_Switch_OUT.left_indicator_OUT)
 8001648:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <VcuOut_IoExp_U24+0x84>)
 800164a:	78db      	ldrb	r3, [r3, #3]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <VcuOut_IoExp_U24+0x5c>
	 {
		 DIGITAL_IO_SetOutputHigh(&LEFT_INDICATOR_OUT_D);
 8001650:	480f      	ldr	r0, [pc, #60]	; (8001690 <VcuOut_IoExp_U24+0x94>)
 8001652:	f7ff fe9f 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 8001656:	e002      	b.n	800165e <VcuOut_IoExp_U24+0x62>
	 }
	 else
	 {
		 DIGITAL_IO_SetOutputLow(&LEFT_INDICATOR_OUT_D);
 8001658:	480d      	ldr	r0, [pc, #52]	; (8001690 <VcuOut_IoExp_U24+0x94>)
 800165a:	f7ff feab 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
	 }

	 if(Relay_Control_Switch_OUT.right_indicator_OUT)
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <VcuOut_IoExp_U24+0x84>)
 8001660:	791b      	ldrb	r3, [r3, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <VcuOut_IoExp_U24+0x72>
	 {
		 DIGITAL_IO_SetOutputHigh(&RIGHT_INDICATOR_OUT_D);
 8001666:	480b      	ldr	r0, [pc, #44]	; (8001694 <VcuOut_IoExp_U24+0x98>)
 8001668:	f7ff fe94 	bl	8001394 <DIGITAL_IO_SetOutputHigh>
 800166c:	e002      	b.n	8001674 <VcuOut_IoExp_U24+0x78>
	 }
	 else
	 {
		 DIGITAL_IO_SetOutputLow(&RIGHT_INDICATOR_OUT_D);
 800166e:	4809      	ldr	r0, [pc, #36]	; (8001694 <VcuOut_IoExp_U24+0x98>)
 8001670:	f7ff fea0 	bl	80013b4 <DIGITAL_IO_SetOutputLow>
	 }

	 uart_debugg("exit U24");
 8001674:	4808      	ldr	r0, [pc, #32]	; (8001698 <VcuOut_IoExp_U24+0x9c>)
 8001676:	f00e fad7 	bl	800fc28 <uart_debugg>
 }
 800167a:	bd80      	pop	{r7, pc}
 800167c:	08012f2c 	.word	0x08012f2c
 8001680:	1fff486c 	.word	0x1fff486c
 8001684:	08013384 	.word	0x08013384
 8001688:	08013370 	.word	0x08013370
 800168c:	0801326c 	.word	0x0801326c
 8001690:	08013488 	.word	0x08013488
 8001694:	0801335c 	.word	0x0801335c
 8001698:	08012f34 	.word	0x08012f34

0800169c <VcuOut_IoExp_U25>:

 void VcuOut_IoExp_U25(void)
  {
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
 	 else
 	 {
 		// DIGITAL_IO_SetOutputLow(&HIGH_BEAM_OUT_D);
 	 }

 }
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <faciaaswitches>:
 {

 }

 void faciaaswitches(void)
 {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	 if(Relay_Control_Switch_OUT.pos_light_OUT) /// pos light
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <faciaaswitches+0x1c>)
 80016ae:	789b      	ldrb	r3, [r3, #2]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <faciaaswitches+0x14>
	{
		digital_io_setoutputhigh(&AUX_EFUSE_4_OUT_D);
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <faciaaswitches+0x20>)
 80016b6:	f00e fbb7 	bl	800fe28 <digital_io_setoutputhigh>
 80016ba:	e002      	b.n	80016c2 <faciaaswitches+0x1a>
	}
	else
	{
		digital_io_setoutputlow(&AUX_EFUSE_4_OUT_D);
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <faciaaswitches+0x20>)
 80016be:	f00e fb77 	bl	800fdb0 <digital_io_setoutputlow>
	}

 }
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	1fff486c 	.word	0x1fff486c
 80016c8:	1fff42bc 	.word	0x1fff42bc

080016cc <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 80016d8:	78fb      	ldrb	r3, [r7, #3]
 80016da:	2201      	movs	r2, #1
 80016dc:	409a      	lsls	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	605a      	str	r2, [r3, #4]
}
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016fe:	409a      	lsls	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	605a      	str	r2, [r3, #4]
}
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop

08001710 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7c1b      	ldrb	r3, [r3, #16]
 8001720:	4610      	mov	r0, r2
 8001722:	4619      	mov	r1, r3
 8001724:	f7ff ffd2 	bl	80016cc <XMC_GPIO_SetOutputHigh>
}
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop

08001730 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	7c1b      	ldrb	r3, [r3, #16]
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff ffd2 	bl	80016ec <XMC_GPIO_SetOutputLow>
}
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop

08001750 <State_2>:

enum Gearchange_Sequence_forHzaard_t{not_allowed, allowed };


void State_2(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	if(Vcu_OutPuts.IGNITION_2_OUT)
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <State_2+0x38>)
 8001756:	785b      	ldrb	r3, [r3, #1]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d006      	beq.n	800176a <State_2+0x1a>
	{

		/* ignition 2 on state */
		ignition2_d_on();
 800175c:	f000 f816 	bl	800178c <ignition2_d_on>
		VcuOut_MotorController();
 8001760:	f000 f892 	bl	8001888 <VcuOut_MotorController>

		Can_Outputs_State2();
 8001764:	f000 f888 	bl	8001878 <Can_Outputs_State2>
 8001768:	e00a      	b.n	8001780 <State_2+0x30>


		//State2_Lights();

	}
	else if(!(Vcu_OutPuts.IGNITION_2_OUT))
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <State_2+0x38>)
 800176c:	785b      	ldrb	r3, [r3, #1]
 800176e:	f083 0301 	eor.w	r3, r3, #1
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <State_2+0x30>
	{

		/* ignition 2 off state */
		ignition2_d_off();
 8001778:	f000 f840 	bl	80017fc <ignition2_d_off>


		VcuOut_MotorController_off();
 800177c:	f000 f8f8 	bl	8001970 <VcuOut_MotorController_off>
	}

	State2_Lights();
 8001780:	f000 f9ca 	bl	8001b18 <State2_Lights>
}
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	1fff4988 	.word	0x1fff4988

0800178c <ignition2_d_on>:


void ignition2_d_on()
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	/* ignition 2 by default on */
	digital_io_setoutputhigh(&SUNROOF_PWR_OUT_D);//irp_12v supply
 8001790:	4810      	ldr	r0, [pc, #64]	; (80017d4 <ignition2_d_on+0x48>)
 8001792:	f00e fb49 	bl	800fe28 <digital_io_setoutputhigh>
	//ignition_default_state_MC();
	DIGITAL_IO_SetOutputHigh(&PWR_STEERING_OUT_D);/// power steering// check
 8001796:	4810      	ldr	r0, [pc, #64]	; (80017d8 <ignition2_d_on+0x4c>)
 8001798:	f7ff ffba 	bl	8001710 <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputHigh(&VACUUM_PUMP_OUT_D); // check
 800179c:	480f      	ldr	r0, [pc, #60]	; (80017dc <ignition2_d_on+0x50>)
 800179e:	f7ff ffb7 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	//DIGITAL_IO_SetOutputHigh(&MC_RELAY_PWR_OUT_D); // common for everything giving 12v to mc every relay IN VCU13(IN 14 DIRCTLY GOES TO OCNTROLLER FAN)
	DIGITAL_IO_SetOutputHigh(&MC_RELAY_PWR_OUT_D);
 80017a2:	480f      	ldr	r0, [pc, #60]	; (80017e0 <ignition2_d_on+0x54>)
 80017a4:	f7ff ffb4 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	DIGITAL_IO_SetOutputHigh(&AUX_EFUSE_1_OUT_D); // common for everything giving 12v to mc every relay IN VCU14
 80017a8:	480e      	ldr	r0, [pc, #56]	; (80017e4 <ignition2_d_on+0x58>)
 80017aa:	f7ff ffb1 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	DIGITAL_IO_SetOutputHigh(&MC_REGEN_RELAY_OUT_D); // on relay, relay_driver_pin as output
 80017ae:	480e      	ldr	r0, [pc, #56]	; (80017e8 <ignition2_d_on+0x5c>)
 80017b0:	f7ff ffae 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	DIGITAL_IO_SetOutputHigh(&MC_ELOCK_RELAY_OUT_D); // start relay , relay_driver_pin as output
 80017b4:	480d      	ldr	r0, [pc, #52]	; (80017ec <ignition2_d_on+0x60>)
 80017b6:	f7ff ffab 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	DIGITAL_IO_SetOutputHigh(&MC_FAN_PWR_OUT_D);  // start, on, fwd, rev relay output side
 80017ba:	480d      	ldr	r0, [pc, #52]	; (80017f0 <ignition2_d_on+0x64>)
 80017bc:	f7ff ffa8 	bl	8001710 <DIGITAL_IO_SetOutputHigh>

	DIGITAL_IO_SetOutputHigh(&MC_REV_RELAY_OUT_D);//in irp contactor +ve is coming from harness and -ve controlled by rev
 80017c0:	480c      	ldr	r0, [pc, #48]	; (80017f4 <ignition2_d_on+0x68>)
 80017c2:	f7ff ffa5 	bl	8001710 <DIGITAL_IO_SetOutputHigh>
	//digital_io_setoutputhigh(&SUNROOF_PWR_OUT_D);//irp_12v supply
	Irp_Mcu_drive_states_29bit->Ignition_Key_indicator = 1;
 80017c6:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <ignition2_d_on+0x6c>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	7813      	ldrb	r3, [r2, #0]
 80017cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d0:	7013      	strb	r3, [r2, #0]
}
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	1fff42c0 	.word	0x1fff42c0
 80017d8:	08013474 	.word	0x08013474
 80017dc:	0801317c 	.word	0x0801317c
 80017e0:	08013410 	.word	0x08013410
 80017e4:	08013294 	.word	0x08013294
 80017e8:	08013244 	.word	0x08013244
 80017ec:	08013258 	.word	0x08013258
 80017f0:	08013424 	.word	0x08013424
 80017f4:	0801321c 	.word	0x0801321c
 80017f8:	1ffe8818 	.word	0x1ffe8818

080017fc <ignition2_d_off>:

void ignition2_d_off()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	DIGITAL_IO_SetOutputLow(&PWR_STEERING_OUT_D);/// power steering
 8001800:	4812      	ldr	r0, [pc, #72]	; (800184c <ignition2_d_off+0x50>)
 8001802:	f7ff ff95 	bl	8001730 <DIGITAL_IO_SetOutputLow>
	DIGITAL_IO_SetOutputLow(&VACUUM_PUMP_OUT_D);
 8001806:	4812      	ldr	r0, [pc, #72]	; (8001850 <ignition2_d_off+0x54>)
 8001808:	f7ff ff92 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	//DIGITAL_IO_SetOutputLow(&MC_RELAY_PWR_OUT_D);

	DIGITAL_IO_SetOutputLow(&MC_ELOCK_RELAY_OUT_D);
 800180c:	4811      	ldr	r0, [pc, #68]	; (8001854 <ignition2_d_off+0x58>)
 800180e:	f7ff ff8f 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&MC_REGEN_RELAY_OUT_D);
 8001812:	4811      	ldr	r0, [pc, #68]	; (8001858 <ignition2_d_off+0x5c>)
 8001814:	f7ff ff8c 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&MC_FAN_PWR_OUT_D);
 8001818:	4810      	ldr	r0, [pc, #64]	; (800185c <ignition2_d_off+0x60>)
 800181a:	f7ff ff89 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&AUX_EFUSE_1_OUT_D); // common for everything giving 12v to mc every relay IN VCU14
 800181e:	4810      	ldr	r0, [pc, #64]	; (8001860 <ignition2_d_off+0x64>)
 8001820:	f7ff ff86 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&MC_RELAY_PWR_OUT_D);
 8001824:	480f      	ldr	r0, [pc, #60]	; (8001864 <ignition2_d_off+0x68>)
 8001826:	f7ff ff83 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&REV_LIGHT_OUT_D);
 800182a:	480f      	ldr	r0, [pc, #60]	; (8001868 <ignition2_d_off+0x6c>)
 800182c:	f7ff ff80 	bl	8001730 <DIGITAL_IO_SetOutputLow>

	DIGITAL_IO_SetOutputLow(&MC_REV_RELAY_OUT_D);//in irp contactor +ve is coming from harness and -ve controlled by rev
 8001830:	480e      	ldr	r0, [pc, #56]	; (800186c <ignition2_d_off+0x70>)
 8001832:	f7ff ff7d 	bl	8001730 <DIGITAL_IO_SetOutputLow>
	digital_io_setoutputlow(&SUNROOF_PWR_OUT_D);//irp_12v supply
 8001836:	480e      	ldr	r0, [pc, #56]	; (8001870 <ignition2_d_off+0x74>)
 8001838:	f00e faba 	bl	800fdb0 <digital_io_setoutputlow>
	Irp_Mcu_drive_states_29bit->Ignition_Key_indicator = 0;
 800183c:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <ignition2_d_off+0x78>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	7813      	ldrb	r3, [r2, #0]
 8001842:	f36f 13c7 	bfc	r3, #7, #1
 8001846:	7013      	strb	r3, [r2, #0]
}
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	08013474 	.word	0x08013474
 8001850:	0801317c 	.word	0x0801317c
 8001854:	08013258 	.word	0x08013258
 8001858:	08013244 	.word	0x08013244
 800185c:	08013424 	.word	0x08013424
 8001860:	08013294 	.word	0x08013294
 8001864:	08013410 	.word	0x08013410
 8001868:	08013398 	.word	0x08013398
 800186c:	0801321c 	.word	0x0801321c
 8001870:	1fff42c0 	.word	0x1fff42c0
 8001874:	1ffe8818 	.word	0x1ffe8818

08001878 <Can_Outputs_State2>:
{

}

void Can_Outputs_State2(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	CAN_OUTPUT_EPS();
 800187c:	f008 fd0a 	bl	800a294 <CAN_OUTPUT_EPS>
	//Gtake_Tx_29bit();

	Irp_Tx_29bit();
 8001880:	f009 fa98 	bl	800adb4 <Irp_Tx_29bit>

	//Tx_CAN_0x121();
}
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop

08001888 <VcuOut_MotorController>:

void VcuOut_MotorController(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	//VcuOut_MotorController_Gtake();
	VcuOut_MotorController_IRP();
 800188c:	f000 f802 	bl	8001894 <VcuOut_MotorController_IRP>
}
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop

08001894 <VcuOut_MotorController_IRP>:
	//limphome_Mode();
}


void VcuOut_MotorController_IRP(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0

	static enum Gearchange_Sequence_forHzaard_t Gearchange_Sequence_forHzaard = not_allowed;

	VcuOut_MotorController_IRP_BMS_Status();
 8001898:	f000 f8a0 	bl	80019dc <VcuOut_MotorController_IRP_BMS_Status>

	if(Lights_OUT.brake_switch_out_d && (!VehicleSpeedglb)/*&& (limphome_Mode_IRP())*/)
 800189c:	4b2e      	ldr	r3, [pc, #184]	; (8001958 <VcuOut_MotorController_IRP+0xc4>)
 800189e:	785b      	ldrb	r3, [r3, #1]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d053      	beq.n	800194c <VcuOut_MotorController_IRP+0xb8>
 80018a4:	4b2d      	ldr	r3, [pc, #180]	; (800195c <VcuOut_MotorController_IRP+0xc8>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d14f      	bne.n	800194c <VcuOut_MotorController_IRP+0xb8>
	{
		//Gearchange_Sequence_forHzaard = not_allowed;
		if(Motor_controller_OUT.forward_Relay )
 80018ac:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <VcuOut_MotorController_IRP+0xcc>)
 80018ae:	78db      	ldrb	r3, [r3, #3]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d012      	beq.n	80018da <VcuOut_MotorController_IRP+0x46>
		{
			if(Gearchange_Sequence_forHzaard)
 80018b4:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00a      	beq.n	80018d2 <VcuOut_MotorController_IRP+0x3e>
			{
				Irp_Mcu_drive_states_29bit->FNR = Forward_Irp;
 80018bc:	4b2a      	ldr	r3, [pc, #168]	; (8001968 <VcuOut_MotorController_IRP+0xd4>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	7813      	ldrb	r3, [r2, #0]
 80018c2:	2101      	movs	r1, #1
 80018c4:	f361 0301 	bfi	r3, r1, #0, #2
 80018c8:	7013      	strb	r3, [r2, #0]
				Gear_OUT-> forward = 0x00;
 80018ca:	4b28      	ldr	r3, [pc, #160]	; (800196c <VcuOut_MotorController_IRP+0xd8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
			}
			Gearchange_Sequence_forHzaard = not_allowed;
 80018d2:	4b24      	ldr	r3, [pc, #144]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
 80018d8:	e037      	b.n	800194a <VcuOut_MotorController_IRP+0xb6>
		}
		else if (Motor_controller_OUT.reverse_relay)
 80018da:	4b21      	ldr	r3, [pc, #132]	; (8001960 <VcuOut_MotorController_IRP+0xcc>)
 80018dc:	785b      	ldrb	r3, [r3, #1]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d012      	beq.n	8001908 <VcuOut_MotorController_IRP+0x74>
		{
			if(Gearchange_Sequence_forHzaard)
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00a      	beq.n	8001900 <VcuOut_MotorController_IRP+0x6c>
			{
				Irp_Mcu_drive_states_29bit->FNR = Reverse_Irp;
 80018ea:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <VcuOut_MotorController_IRP+0xd4>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	7813      	ldrb	r3, [r2, #0]
 80018f0:	2102      	movs	r1, #2
 80018f2:	f361 0301 	bfi	r3, r1, #0, #2
 80018f6:	7013      	strb	r3, [r2, #0]
				Gear_OUT-> reverse = 0x03;
 80018f8:	4b1c      	ldr	r3, [pc, #112]	; (800196c <VcuOut_MotorController_IRP+0xd8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2203      	movs	r2, #3
 80018fe:	701a      	strb	r2, [r3, #0]
			}
			Gearchange_Sequence_forHzaard = not_allowed;
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 8001902:	2200      	movs	r2, #0
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e020      	b.n	800194a <VcuOut_MotorController_IRP+0xb6>
		}
		else if (Motor_controller_OUT.park_relay)
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <VcuOut_MotorController_IRP+0xcc>)
 800190a:	789b      	ldrb	r3, [r3, #2]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00a      	beq.n	8001926 <VcuOut_MotorController_IRP+0x92>
		{
			Irp_Mcu_drive_states_29bit->FNR = Neutral_Irp; //there is no option for irp
 8001910:	4b15      	ldr	r3, [pc, #84]	; (8001968 <VcuOut_MotorController_IRP+0xd4>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	7813      	ldrb	r3, [r2, #0]
 8001916:	f36f 0301 	bfc	r3, #0, #2
 800191a:	7013      	strb	r3, [r2, #0]
			Gear_OUT-> park = 0x02;
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <VcuOut_MotorController_IRP+0xd8>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2202      	movs	r2, #2
 8001922:	701a      	strb	r2, [r3, #0]
 8001924:	e011      	b.n	800194a <VcuOut_MotorController_IRP+0xb6>
		}
		else if(Motor_controller_OUT.neutral)
 8001926:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <VcuOut_MotorController_IRP+0xcc>)
 8001928:	791b      	ldrb	r3, [r3, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00d      	beq.n	800194a <VcuOut_MotorController_IRP+0xb6>
		{
			Irp_Mcu_drive_states_29bit->FNR = Neutral_Irp;
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <VcuOut_MotorController_IRP+0xd4>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	7813      	ldrb	r3, [r2, #0]
 8001934:	f36f 0301 	bfc	r3, #0, #2
 8001938:	7013      	strb	r3, [r2, #0]
			Gear_OUT-> neutral = 0x01;
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <VcuOut_MotorController_IRP+0xd8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
			Gearchange_Sequence_forHzaard = allowed;
 8001942:	4b08      	ldr	r3, [pc, #32]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
	VcuOut_MotorController_IRP_BMS_Status();

	if(Lights_OUT.brake_switch_out_d && (!VehicleSpeedglb)/*&& (limphome_Mode_IRP())*/)
	{
		//Gearchange_Sequence_forHzaard = not_allowed;
		if(Motor_controller_OUT.forward_Relay )
 8001948:	e003      	b.n	8001952 <VcuOut_MotorController_IRP+0xbe>
 800194a:	e002      	b.n	8001952 <VcuOut_MotorController_IRP+0xbe>
			Gearchange_Sequence_forHzaard = allowed;
		}
	}
	else
	{
		Gearchange_Sequence_forHzaard = not_allowed;
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <VcuOut_MotorController_IRP+0xd0>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
	}

	limphome_Mode_IRP();
 8001952:	f000 f9e9 	bl	8001d28 <limphome_Mode_IRP>

}
 8001956:	bd80      	pop	{r7, pc}
 8001958:	1fff4968 	.word	0x1fff4968
 800195c:	1fff48ce 	.word	0x1fff48ce
 8001960:	1fff48c0 	.word	0x1fff48c0
 8001964:	1fff445d 	.word	0x1fff445d
 8001968:	1ffe8818 	.word	0x1ffe8818
 800196c:	1ffe8814 	.word	0x1ffe8814

08001970 <VcuOut_MotorController_off>:

void VcuOut_MotorController_off(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	//VcuOut_MotorController_off_gtake();
	VcuOut_MotorController_off_IRP();
 8001974:	f000 f802 	bl	800197c <VcuOut_MotorController_off_IRP>

}
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop

0800197c <VcuOut_MotorController_off_IRP>:
	Gtake_Mcu_drive_states_29bit ->Drive_mode_cmd = 0;
	Gear_OUT-> neutral = 0x01;

}
void VcuOut_MotorController_off_IRP(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
	Irp_Mcu_drive_states_29bit->FNR = Neutral_Irp;
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <VcuOut_MotorController_off_IRP+0x58>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	7813      	ldrb	r3, [r2, #0]
 8001986:	f36f 0301 	bfc	r3, #0, #2
 800198a:	7013      	strb	r3, [r2, #0]
	Irp_Mcu_drive_states_29bit->Throttle_Command = 1023;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <VcuOut_MotorController_off_IRP+0x58>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f04f 32ff 	mov.w	r2, #4294967295
 8001994:	705a      	strb	r2, [r3, #1]
 8001996:	789a      	ldrb	r2, [r3, #2]
 8001998:	f042 0203 	orr.w	r2, r2, #3
 800199c:	709a      	strb	r2, [r3, #2]
	Irp_Mcu_drive_states_29bit->Torque_Command = 0;
 800199e:	4b0d      	ldr	r3, [pc, #52]	; (80019d4 <VcuOut_MotorController_off_IRP+0x58>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	789a      	ldrb	r2, [r3, #2]
 80019a4:	f002 020f 	and.w	r2, r2, #15
 80019a8:	709a      	strb	r2, [r3, #2]
 80019aa:	2200      	movs	r2, #0
 80019ac:	70da      	strb	r2, [r3, #3]
 80019ae:	791a      	ldrb	r2, [r3, #4]
 80019b0:	f022 0201 	bic.w	r2, r2, #1
 80019b4:	711a      	strb	r2, [r3, #4]
	Irp_Mcu_drive_states_29bit->Ignition_Key_indicator = 0;
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <VcuOut_MotorController_off_IRP+0x58>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	7813      	ldrb	r3, [r2, #0]
 80019bc:	f36f 13c7 	bfc	r3, #7, #1
 80019c0:	7013      	strb	r3, [r2, #0]

	Gear_OUT-> neutral = 0x01;
 80019c2:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <VcuOut_MotorController_off_IRP+0x5c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
	//Irp_Mcu_drive_states_29bit-> Regen_On_Brake = 0;//(uint8_t )Relay_Control_Switch_OUT.ac_blower3_OUT;
	//Irp_Mcu_drive_states_29bit-> Regen_On_Throttle_Realese = 0;//(uint8_t)Relay_Control_Switch_OUT.ac_blower3_OUT;


	//DIGITAL_IO_SetOutputLow(&MC_REV_RELAY_OUT_D); //in irp contactor +ve is coming from harness and -ve controlled by rev
}
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	1ffe8818 	.word	0x1ffe8818
 80019d8:	1ffe8814 	.word	0x1ffe8814

080019dc <VcuOut_MotorController_IRP_BMS_Status>:

void VcuOut_MotorController_IRP_BMS_Status(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
	//Irp_Mcu_drive_states_29bit -> Driving_Profile = 3;

	Irp_Mcu_BMS_states_29bit->BMS_OperationMode = 5;
 80019e0:	4b46      	ldr	r3, [pc, #280]	; (8001afc <VcuOut_MotorController_IRP_BMS_Status+0x120>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2205      	movs	r2, #5
 80019e6:	701a      	strb	r2, [r3, #0]
	Irp_Mcu_BMS_states_29bit->BMS_Contactor_Status = 1;
 80019e8:	4b44      	ldr	r3, [pc, #272]	; (8001afc <VcuOut_MotorController_IRP_BMS_Status+0x120>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	7853      	ldrb	r3, [r2, #1]
 80019ee:	2101      	movs	r1, #1
 80019f0:	f361 0301 	bfi	r3, r1, #0, #2
 80019f4:	7053      	strb	r3, [r2, #1]
	Irp_Mcu_BMS_states_29bit->SOH = Bms_SOH;
 80019f6:	4b41      	ldr	r3, [pc, #260]	; (8001afc <VcuOut_MotorController_IRP_BMS_Status+0x120>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b41      	ldr	r3, [pc, #260]	; (8001b00 <VcuOut_MotorController_IRP_BMS_Status+0x124>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a04:	b2d9      	uxtb	r1, r3
 8001a06:	7893      	ldrb	r3, [r2, #2]
 8001a08:	f361 0306 	bfi	r3, r1, #0, #7
 8001a0c:	7093      	strb	r3, [r2, #2]
	Irp_Mcu_BMS_states_29bit->BMS_SOC = Bms_SOC;
 8001a0e:	4b3b      	ldr	r3, [pc, #236]	; (8001afc <VcuOut_MotorController_IRP_BMS_Status+0x120>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a3c      	ldr	r2, [pc, #240]	; (8001b04 <VcuOut_MotorController_IRP_BMS_Status+0x128>)
 8001a14:	8812      	ldrh	r2, [r2, #0]
 8001a16:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001a1a:	b292      	uxth	r2, r2
 8001a1c:	b2d1      	uxtb	r1, r2
 8001a1e:	2000      	movs	r0, #0
 8001a20:	4301      	orrs	r1, r0
 8001a22:	70d9      	strb	r1, [r3, #3]
 8001a24:	0a12      	lsrs	r2, r2, #8
 8001a26:	b292      	uxth	r2, r2
 8001a28:	f002 0203 	and.w	r2, r2, #3
 8001a2c:	f002 0003 	and.w	r0, r2, #3
 8001a30:	791a      	ldrb	r2, [r3, #4]
 8001a32:	f022 0203 	bic.w	r2, r2, #3
 8001a36:	4611      	mov	r1, r2
 8001a38:	4602      	mov	r2, r0
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	711a      	strb	r2, [r3, #4]

	Irp_Mcu_BMS_Currents_29bit->Battery_Voltage = PackVoltage;//50
 8001a3e:	4b32      	ldr	r3, [pc, #200]	; (8001b08 <VcuOut_MotorController_IRP_BMS_Status+0x12c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a32      	ldr	r2, [pc, #200]	; (8001b0c <VcuOut_MotorController_IRP_BMS_Status+0x130>)
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	b292      	uxth	r2, r2
 8001a48:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001a4c:	b292      	uxth	r2, r2
 8001a4e:	b2d1      	uxtb	r1, r2
 8001a50:	2000      	movs	r0, #0
 8001a52:	4301      	orrs	r1, r0
 8001a54:	7019      	strb	r1, [r3, #0]
 8001a56:	0a12      	lsrs	r2, r2, #8
 8001a58:	b292      	uxth	r2, r2
 8001a5a:	f002 021f 	and.w	r2, r2, #31
 8001a5e:	f002 001f 	and.w	r0, r2, #31
 8001a62:	785a      	ldrb	r2, [r3, #1]
 8001a64:	f022 021f 	bic.w	r2, r2, #31
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	705a      	strb	r2, [r3, #1]
	Irp_Mcu_BMS_Currents_29bit->Battery_Current = PackCurrent;//20
 8001a70:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <VcuOut_MotorController_IRP_BMS_Status+0x12c>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a26      	ldr	r2, [pc, #152]	; (8001b10 <VcuOut_MotorController_IRP_BMS_Status+0x134>)
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	b292      	uxth	r2, r2
 8001a7a:	0152      	lsls	r2, r2, #5
 8001a7c:	b212      	sxth	r2, r2
 8001a7e:	1152      	asrs	r2, r2, #5
 8001a80:	b292      	uxth	r2, r2
 8001a82:	b2d1      	uxtb	r1, r2
 8001a84:	2000      	movs	r0, #0
 8001a86:	4301      	orrs	r1, r0
 8001a88:	7099      	strb	r1, [r3, #2]
 8001a8a:	0a12      	lsrs	r2, r2, #8
 8001a8c:	b292      	uxth	r2, r2
 8001a8e:	f002 0207 	and.w	r2, r2, #7
 8001a92:	f002 0007 	and.w	r0, r2, #7
 8001a96:	78da      	ldrb	r2, [r3, #3]
 8001a98:	f022 0207 	bic.w	r2, r2, #7
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	70da      	strb	r2, [r3, #3]
	Irp_Mcu_BMS_Currents_29bit->MaxDischargeCurrent = 450;//DischargeCurrentLimit * -1;//20;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <VcuOut_MotorController_IRP_BMS_Status+0x12c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f062 023d 	orn	r2, r2, #61	; 0x3d
 8001aae:	711a      	strb	r2, [r3, #4]
 8001ab0:	795a      	ldrb	r2, [r3, #5]
 8001ab2:	f022 0207 	bic.w	r2, r2, #7
 8001ab6:	f042 0201 	orr.w	r2, r2, #1
 8001aba:	715a      	strb	r2, [r3, #5]
	Irp_Mcu_BMS_Currents_29bit->MaxRechargeCurrent = -1 * RegenerativeCurrentLimit;//ChargeCurrentLimit;//0;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <VcuOut_MotorController_IRP_BMS_Status+0x12c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <VcuOut_MotorController_IRP_BMS_Status+0x138>)
 8001ac2:	8812      	ldrh	r2, [r2, #0]
 8001ac4:	4252      	negs	r2, r2
 8001ac6:	b292      	uxth	r2, r2
 8001ac8:	b292      	uxth	r2, r2
 8001aca:	0152      	lsls	r2, r2, #5
 8001acc:	b212      	sxth	r2, r2
 8001ace:	1152      	asrs	r2, r2, #5
 8001ad0:	b292      	uxth	r2, r2
 8001ad2:	b2d1      	uxtb	r1, r2
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	4301      	orrs	r1, r0
 8001ad8:	7199      	strb	r1, [r3, #6]
 8001ada:	0a12      	lsrs	r2, r2, #8
 8001adc:	b292      	uxth	r2, r2
 8001ade:	f002 0207 	and.w	r2, r2, #7
 8001ae2:	f002 0007 	and.w	r0, r2, #7
 8001ae6:	79da      	ldrb	r2, [r3, #7]
 8001ae8:	f022 0207 	bic.w	r2, r2, #7
 8001aec:	4611      	mov	r1, r2
 8001aee:	4602      	mov	r2, r0
 8001af0:	430a      	orrs	r2, r1
 8001af2:	71da      	strb	r2, [r3, #7]

}
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	1ffe881c 	.word	0x1ffe881c
 8001b00:	1fff4984 	.word	0x1fff4984
 8001b04:	1fff497c 	.word	0x1fff497c
 8001b08:	1ffe8824 	.word	0x1ffe8824
 8001b0c:	1fff4994 	.word	0x1fff4994
 8001b10:	1fff48d4 	.word	0x1fff48d4
 8001b14:	1fff48dc 	.word	0x1fff48dc

08001b18 <State2_Lights>:

void State2_Lights(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	if((Lights_OUT.brake_switch_out_d))
 8001b1c:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <State2_Lights+0x24>)
 8001b1e:	785b      	ldrb	r3, [r3, #1]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00a      	beq.n	8001b3a <State2_Lights+0x22>
	{
		if((Lights_OUT.reverse_light_out))
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <State2_Lights+0x24>)
 8001b26:	789b      	ldrb	r3, [r3, #2]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <State2_Lights+0x1c>
		{
			DIGITAL_IO_SetOutputHigh(&REV_LIGHT_OUT_D);
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <State2_Lights+0x28>)
 8001b2e:	f7ff fdef 	bl	8001710 <DIGITAL_IO_SetOutputHigh>
 8001b32:	e002      	b.n	8001b3a <State2_Lights+0x22>
		}
		else
		{
			DIGITAL_IO_SetOutputLow(&REV_LIGHT_OUT_D);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <State2_Lights+0x28>)
 8001b36:	f7ff fdfb 	bl	8001730 <DIGITAL_IO_SetOutputLow>
		}
	}
}
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	1fff4968 	.word	0x1fff4968
 8001b40:	08013398 	.word	0x08013398

08001b44 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8001b50:	78fb      	ldrb	r3, [r7, #3]
 8001b52:	2201      	movs	r2, #1
 8001b54:	409a      	lsls	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	605a      	str	r2, [r3, #4]
}
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8001b70:	78fb      	ldrb	r3, [r7, #3]
 8001b72:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b76:	409a      	lsls	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	605a      	str	r2, [r3, #4]
}
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop

08001b88 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	7c1b      	ldrb	r3, [r3, #16]
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7ff ffd2 	bl	8001b44 <XMC_GPIO_SetOutputHigh>
}
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop

08001ba8 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7c1b      	ldrb	r3, [r3, #16]
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7ff ffd2 	bl	8001b64 <XMC_GPIO_SetOutputLow>
}
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop

08001bc8 <OutPutAction_Update>:
#include "Vcu_Init.h"
#include "can_matrix.h"


void OutPutAction_Update(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
	ALL_CONDITION_ON();
 8001bcc:	f000 f878 	bl	8001cc0 <ALL_CONDITION_ON>

	can_outputs_allState();
 8001bd0:	f000 f8a2 	bl	8001d18 <can_outputs_allState>

	State_1();
 8001bd4:	f7ff fbfe 	bl	80013d4 <State_1>
	State_2();
 8001bd8:	f7ff fdba 	bl	8001750 <State_2>
	//Can_Outputs_State1();

	/* light */
	Lights_on_off();
 8001bdc:	f000 f808 	bl	8001bf0 <Lights_on_off>



	VcuOut_MotorController_IRPbrakes();
 8001be0:	f000 f826 	bl	8001c30 <VcuOut_MotorController_IRPbrakes>

	door_en_cabin_light();
 8001be4:	f000 f848 	bl	8001c78 <door_en_cabin_light>
	 SPI_ADC_ProcessModeChange(1);
 8001be8:	2001      	movs	r0, #1
 8001bea:	f7ff f8c9 	bl	8000d80 <SPI_ADC_ProcessModeChange>
}
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <Lights_on_off>:
	/*  obc set v and i */
	Update_CAN_id0x1806E5F4();
}

void Lights_on_off()
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	/* light */
	if(Lights_OUT.brake_switch_out_d)
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <Lights_on_off+0x34>)
 8001bf6:	785b      	ldrb	r3, [r3, #1]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d009      	beq.n	8001c10 <Lights_on_off+0x20>
	{
		DIGITAL_IO_SetOutputHigh(&BRAKE_LIGHT_OUT_D);
 8001bfc:	480a      	ldr	r0, [pc, #40]	; (8001c28 <Lights_on_off+0x38>)
 8001bfe:	f7ff ffc3 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
		Gtake_Mcu_drive_states_additional_29bit->Brake_cmd = 1;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <Lights_on_off+0x3c>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	7813      	ldrb	r3, [r2, #0]
 8001c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c0c:	7013      	strb	r3, [r2, #0]
 8001c0e:	e008      	b.n	8001c22 <Lights_on_off+0x32>
	}
	else
	{
		DIGITAL_IO_SetOutputLow(&BRAKE_LIGHT_OUT_D);
 8001c10:	4805      	ldr	r0, [pc, #20]	; (8001c28 <Lights_on_off+0x38>)
 8001c12:	f7ff ffc9 	bl	8001ba8 <DIGITAL_IO_SetOutputLow>
		Gtake_Mcu_drive_states_additional_29bit->Brake_cmd = 0;
 8001c16:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <Lights_on_off+0x3c>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	7813      	ldrb	r3, [r2, #0]
 8001c1c:	f36f 1386 	bfc	r3, #6, #1
 8001c20:	7013      	strb	r3, [r2, #0]
	}
}
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	1fff4968 	.word	0x1fff4968
 8001c28:	08013320 	.word	0x08013320
 8001c2c:	1ffe882c 	.word	0x1ffe882c

08001c30 <VcuOut_MotorController_IRPbrakes>:

void VcuOut_MotorController_IRPbrakes(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
	Irp_Mcu_drive_states_29bit->Brake_Command = Lights_OUT.brake_switch_out_d;
 8001c34:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <VcuOut_MotorController_IRPbrakes+0x3c>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <VcuOut_MotorController_IRPbrakes+0x40>)
 8001c3a:	7859      	ldrb	r1, [r3, #1]
 8001c3c:	7813      	ldrb	r3, [r2, #0]
 8001c3e:	f361 1345 	bfi	r3, r1, #5, #1
 8001c42:	7013      	strb	r3, [r2, #0]

	Irp_Mcu_drive_states_29bit->Handbrake_Command = !Relay_Control_Switch_OUT.elec_handbrake_pwr_out;
 8001c44:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <VcuOut_MotorController_IRPbrakes+0x3c>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <VcuOut_MotorController_IRPbrakes+0x44>)
 8001c4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c4e:	f083 0301 	eor.w	r3, r3, #1
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	b2d9      	uxtb	r1, r3
 8001c5a:	7813      	ldrb	r3, [r2, #0]
 8001c5c:	f361 1386 	bfi	r3, r1, #6, #1
 8001c60:	7013      	strb	r3, [r2, #0]
}
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	1ffe8818 	.word	0x1ffe8818
 8001c70:	1fff4968 	.word	0x1fff4968
 8001c74:	1fff486c 	.word	0x1fff486c

08001c78 <door_en_cabin_light>:

void door_en_cabin_light(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	if((!Door_Switch_OUT.passenger_door_OUT) || (!Door_Switch_OUT.driver_door_OUT) || /*(!Door_Switch_OUT.bonnet_OUT) ||*/ (!Door_Switch_OUT.hatch_OUT))
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <door_en_cabin_light+0x40>)
 8001c7e:	789b      	ldrb	r3, [r3, #2]
 8001c80:	f083 0301 	eor.w	r3, r3, #1
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10d      	bne.n	8001ca6 <door_en_cabin_light+0x2e>
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <door_en_cabin_light+0x40>)
 8001c8c:	785b      	ldrb	r3, [r3, #1]
 8001c8e:	f083 0301 	eor.w	r3, r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d106      	bne.n	8001ca6 <door_en_cabin_light+0x2e>
 8001c98:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <door_en_cabin_light+0x40>)
 8001c9a:	795b      	ldrb	r3, [r3, #5]
 8001c9c:	f083 0301 	eor.w	r3, r3, #1
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <door_en_cabin_light+0x36>
	{
		digital_io_setoutputhigh(&AC_COMPRESSOR_OUT_D); // for cabin light on doors on/off
 8001ca6:	4805      	ldr	r0, [pc, #20]	; (8001cbc <door_en_cabin_light+0x44>)
 8001ca8:	f00e f8be 	bl	800fe28 <digital_io_setoutputhigh>
 8001cac:	e002      	b.n	8001cb4 <door_en_cabin_light+0x3c>
	}
	else
	{
		digital_io_setoutputlow(&AC_COMPRESSOR_OUT_D);
 8001cae:	4803      	ldr	r0, [pc, #12]	; (8001cbc <door_en_cabin_light+0x44>)
 8001cb0:	f00e f87e 	bl	800fdb0 <digital_io_setoutputlow>
	}

}
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	1fff48ec 	.word	0x1fff48ec
 8001cbc:	1fff42c4 	.word	0x1fff42c4

08001cc0 <ALL_CONDITION_ON>:
{
	//cluster_door_out = cluster_door_in;
}
*/
void ALL_CONDITION_ON()
 {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	 DIGITAL_IO_SetOutputHigh(&DOOR_LOCK_PWR_OUT_D);//check j4 -> f1
 8001cc4:	4809      	ldr	r0, [pc, #36]	; (8001cec <ALL_CONDITION_ON+0x2c>)
 8001cc6:	f7ff ff5f 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
	 DIGITAL_IO_SetOutputHigh(&LIGHTS_PWR_OUT_D); // Check j4 -> k1
 8001cca:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <ALL_CONDITION_ON+0x30>)
 8001ccc:	f7ff ff5c 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
	 DIGITAL_IO_SetOutputHigh(&HORN_PWR_OUT_D);
 8001cd0:	4808      	ldr	r0, [pc, #32]	; (8001cf4 <ALL_CONDITION_ON+0x34>)
 8001cd2:	f7ff ff59 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
	 DIGITAL_IO_SetOutputHigh(&DC_DC_EN_OUT_D);
 8001cd6:	4808      	ldr	r0, [pc, #32]	; (8001cf8 <ALL_CONDITION_ON+0x38>)
 8001cd8:	f7ff ff56 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
	 DIGITAL_IO_SetOutputHigh(&HEADLAMPS_ADJ_PWR_OUT_D);
 8001cdc:	4807      	ldr	r0, [pc, #28]	; (8001cfc <ALL_CONDITION_ON+0x3c>)
 8001cde:	f7ff ff53 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>
	 DIGITAL_IO_SetOutputHigh(&CABIN_LIGHT_OUT_D);
 8001ce2:	4807      	ldr	r0, [pc, #28]	; (8001d00 <ALL_CONDITION_ON+0x40>)
 8001ce4:	f7ff ff50 	bl	8001b88 <DIGITAL_IO_SetOutputHigh>

	// DIGITAL_IO_SetOutputHigh(&AUX_EFUSE_1_OUT_D);//instrument cluster 12v as battery(constant 12v)
	 //digital_io_setoutputhigh(&AUX_EFUSE_3_OUT_D);//bms 12v
	 //digital_io_setoutputhigh(&AUX_EFUSE_2_OUT_D);//GB/T that is for super charge charging connector
	 //digital_io_setoutputhigh(&AUX_EFUSE_5_OUT_D);//obc 12v
 }
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	080135f0 	.word	0x080135f0
 8001cf0:	080132d0 	.word	0x080132d0
 8001cf4:	08013334 	.word	0x08013334
 8001cf8:	08013168 	.word	0x08013168
 8001cfc:	08013190 	.word	0x08013190
 8001d00:	080134ec 	.word	0x080134ec

08001d04 <charger_connected_inVoff>:
	 //digital_io_setoutputlow(&AUX_EFUSE_2_OUT_D);//GB/T that is for super charge charging connector
	 //digital_io_setoutputlow(&AUX_EFUSE_5_OUT_D);//obc 12v
 }

void charger_connected_inVoff(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
	if(charger_on())
 8001d08:	f7fe ff4e 	bl	8000ba8 <charger_on>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <charger_connected_inVoff+0x12>
	{
		Update_CAN_0x18FFB632();
 8001d12:	f008 f88f 	bl	8009e34 <Update_CAN_0x18FFB632>
	}
}
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <can_outputs_allState>:

void can_outputs_allState(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
	//charger_tx(); // charger can tx
	charger_connected_inVoff();
 8001d1c:	f7ff fff2 	bl	8001d04 <charger_connected_inVoff>
	OBDII_CAN_Tx();
 8001d20:	f007 fa74 	bl	800920c <OBDII_CAN_Tx>
}
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop

08001d28 <limphome_Mode_IRP>:

	return 0;
}

int limphome_Mode_IRP(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
	if((Mapped_BMS_SOC < 10) /*|| (Mcu_Temp_Irp > 90)*/)
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <limphome_Mode_IRP+0x2c>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	d808      	bhi.n	8001d46 <limphome_Mode_IRP+0x1e>
	{
		Irp_Mcu_drive_states_29bit ->Driving_Profile = Limp_Crawl_irp;
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <limphome_Mode_IRP+0x30>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	7813      	ldrb	r3, [r2, #0]
 8001d3a:	2103      	movs	r1, #3
 8001d3c:	f361 0384 	bfi	r3, r1, #2, #3
 8001d40:	7013      	strb	r3, [r2, #0]
		return 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	e000      	b.n	8001d48 <limphome_Mode_IRP+0x20>
	}
	else
	{
		return 1;
 8001d46:	2301      	movs	r3, #1
	}

	return 0;
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	1fff48bc 	.word	0x1fff48bc
 8001d58:	1ffe8818 	.word	0x1ffe8818

08001d5c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8001d5c:	b598      	push	{r3, r4, r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8001d60:	4a05      	ldr	r2, [pc, #20]	; (8001d78 <SystemInit+0x1c>)
 8001d62:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001d66:	4614      	mov	r4, r2
 8001d68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  SystemCoreSetup();
 8001d6e:	f006 fbf1 	bl	8008554 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8001d72:	f006 fc59 	bl	8008628 <SystemCoreClockSetup>
}
 8001d76:	bd98      	pop	{r3, r4, r7, pc}
 8001d78:	2003ffc4 	.word	0x2003ffc4

08001d7c <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8001d82:	4b2f      	ldr	r3, [pc, #188]	; (8001e40 <SystemCoreClockUpdate+0xc4>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d03e      	beq.n	8001e0c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d002      	beq.n	8001da0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8001d9a:	4b2b      	ldr	r3, [pc, #172]	; (8001e48 <SystemCoreClockUpdate+0xcc>)
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	e002      	b.n	8001da6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8001da0:	f006 fc38 	bl	8008614 <OSCHP_GetFrequency>
 8001da4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001da6:	4b27      	ldr	r3, [pc, #156]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d020      	beq.n	8001df4 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8001db2:	4b24      	ldr	r3, [pc, #144]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001dba:	0e1b      	lsrs	r3, r3, #24
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8001dc0:	4b20      	ldr	r3, [pc, #128]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001dc8:	0a1b      	lsrs	r3, r3, #8
 8001dca:	3301      	adds	r3, #1
 8001dcc:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8001dce:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001dd6:	0c1b      	lsrs	r3, r3, #16
 8001dd8:	3301      	adds	r3, #1
 8001dda:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	fb02 f303 	mul.w	r3, r2, r3
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	e00d      	b.n	8001e10 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8001df4:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <SystemCoreClockUpdate+0xc8>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	e001      	b.n	8001e10 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <SystemCoreClockUpdate+0xcc>)
 8001e0e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <SystemCoreClockUpdate+0xc4>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	3301      	adds	r3, #1
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <SystemCoreClockUpdate+0xc4>)
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	3301      	adds	r3, #1
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8001e32:	4a06      	ldr	r2, [pc, #24]	; (8001e4c <SystemCoreClockUpdate+0xd0>)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	50004600 	.word	0x50004600
 8001e44:	50004710 	.word	0x50004710
 8001e48:	016e3600 	.word	0x016e3600
 8001e4c:	2003ffc0 	.word	0x2003ffc0

08001e50 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8001e5e:	7afb      	ldrb	r3, [r7, #11]
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	4618      	mov	r0, r3
 8001e66:	7afb      	ldrb	r3, [r7, #11]
 8001e68:	089b      	lsrs	r3, r3, #2
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	3204      	adds	r2, #4
 8001e72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e76:	7afb      	ldrb	r3, [r7, #11]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	4619      	mov	r1, r3
 8001e80:	23f8      	movs	r3, #248	; 0xf8
 8001e82:	408b      	lsls	r3, r1
 8001e84:	43db      	mvns	r3, r3
 8001e86:	ea02 0103 	and.w	r1, r2, r3
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1d02      	adds	r2, r0, #4
 8001e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001e96:	7afb      	ldrb	r3, [r7, #11]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	408b      	lsls	r3, r1
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4a3a      	ldr	r2, [pc, #232]	; (8001f94 <XMC_GPIO_Init+0x144>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d003      	beq.n	8001eb8 <XMC_GPIO_Init+0x68>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4a39      	ldr	r2, [pc, #228]	; (8001f98 <XMC_GPIO_Init+0x148>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d10a      	bne.n	8001ece <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ebc:	7afb      	ldrb	r3, [r7, #11]
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	661a      	str	r2, [r3, #96]	; 0x60
 8001ecc:	e042      	b.n	8001f54 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	b25b      	sxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	da3c      	bge.n	8001f54 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	7afb      	ldrb	r3, [r7, #11]
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8001ee6:	7afb      	ldrb	r3, [r7, #11]
 8001ee8:	08db      	lsrs	r3, r3, #3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	7afb      	ldrb	r3, [r7, #11]
 8001ef0:	08db      	lsrs	r3, r3, #3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	3210      	adds	r2, #16
 8001efa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001efe:	7afb      	ldrb	r3, [r7, #11]
 8001f00:	f003 0307 	and.w	r3, r3, #7
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4619      	mov	r1, r3
 8001f08:	2307      	movs	r3, #7
 8001f0a:	408b      	lsls	r3, r1
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	ea02 0103 	and.w	r1, r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f100 0210 	add.w	r2, r0, #16
 8001f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8001f1c:	7afb      	ldrb	r3, [r7, #11]
 8001f1e:	08db      	lsrs	r3, r3, #3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	4618      	mov	r0, r3
 8001f24:	7afb      	ldrb	r3, [r7, #11]
 8001f26:	08db      	lsrs	r3, r3, #3
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	3210      	adds	r2, #16
 8001f30:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7a1b      	ldrb	r3, [r3, #8]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	7afb      	ldrb	r3, [r7, #11]
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	ea42 0103 	orr.w	r1, r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f100 0210 	add.w	r2, r0, #16
 8001f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8001f54:	7afb      	ldrb	r3, [r7, #11]
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	7afb      	ldrb	r3, [r7, #11]
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	461a      	mov	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	3204      	adds	r2, #4
 8001f68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	7afb      	ldrb	r3, [r7, #11]
 8001f74:	f003 0303 	and.w	r3, r3, #3
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	ea42 0103 	orr.w	r1, r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1d02      	adds	r2, r0, #4
 8001f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	48028e00 	.word	0x48028e00
 8001f98:	48028f00 	.word	0x48028f00

08001f9c <XMC_RTC_IsRunning>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_RTC_Start(), XMC_RTC_Stop()
 */
__STATIC_INLINE bool XMC_RTC_IsRunning(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return (bool)(RTC->CTR & RTC_CTR_ENB_Msk);
 8001fa0:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <XMC_RTC_IsRunning+0x20>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	bf14      	ite	ne
 8001fac:	2301      	movne	r3, #1
 8001fae:	2300      	moveq	r3, #0
 8001fb0:	b2db      	uxtb	r3, r3
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	50004a00 	.word	0x50004a00

08001fc0 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 8001fc4:	4b03      	ldr	r3, [pc, #12]	; (8001fd4 <XMC_SCU_GetMirrorStatus+0x14>)
 8001fc6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	50004000 	.word	0x50004000

08001fd8 <XMC_RTC_Init>:

/*
 * Initialize the RTC peripheral
 */
XMC_RTC_STATUS_t XMC_RTC_Init(const XMC_RTC_CONFIG_t *const config)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if (XMC_RTC_IsRunning() == false)
 8001fe0:	f7ff ffdc 	bl	8001f9c <XMC_RTC_IsRunning>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	f083 0301 	eor.w	r3, r3, #1
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d03e      	beq.n	800206e <XMC_RTC_Init+0x96>
  {
    if (XMC_SCU_HIB_IsHibernateDomainEnabled() == false)
 8001ff0:	f000 fbd0 	bl	8002794 <XMC_SCU_HIB_IsHibernateDomainEnabled>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f083 0301 	eor.w	r3, r3, #1
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <XMC_RTC_Init+0x2c>
    {
      XMC_SCU_HIB_EnableHibernateDomain();
 8002000:	f000 fb9c 	bl	800273c <XMC_SCU_HIB_EnableHibernateDomain>
    }

    XMC_RTC_SetPrescaler(config->prescaler);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	8a1b      	ldrh	r3, [r3, #16]
 8002008:	4618      	mov	r0, r3
 800200a:	f002 fa7d 	bl	8004508 <XMC_RTC_SetPrescaler>

    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk) != 0U)
 800200e:	bf00      	nop
 8002010:	f7ff ffd6 	bl	8001fc0 <XMC_SCU_GetMirrorStatus>
 8002014:	4603      	mov	r3, r0
 8002016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f8      	bne.n	8002010 <XMC_RTC_Init+0x38>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM0 = config->time.raw0;
 800201e:	4a16      	ldr	r2, [pc, #88]	; (8002078 <XMC_RTC_Init+0xa0>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6213      	str	r3, [r2, #32]

    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk) != 0U)
 8002026:	bf00      	nop
 8002028:	f7ff ffca 	bl	8001fc0 <XMC_SCU_GetMirrorStatus>
 800202c:	4603      	mov	r3, r0
 800202e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f8      	bne.n	8002028 <XMC_RTC_Init+0x50>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM1 = config->time.raw1;
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <XMC_RTC_Init+0xa0>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	6253      	str	r3, [r2, #36]	; 0x24

    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk) != 0U)
 800203e:	bf00      	nop
 8002040:	f7ff ffbe 	bl	8001fc0 <XMC_SCU_GetMirrorStatus>
 8002044:	4603      	mov	r3, r0
 8002046:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f8      	bne.n	8002040 <XMC_RTC_Init+0x68>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM0 = config->alarm.raw0;
 800204e:	4a0a      	ldr	r2, [pc, #40]	; (8002078 <XMC_RTC_Init+0xa0>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	6193      	str	r3, [r2, #24]

    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk) != 0U)
 8002056:	bf00      	nop
 8002058:	f7ff ffb2 	bl	8001fc0 <XMC_SCU_GetMirrorStatus>
 800205c:	4603      	mov	r3, r0
 800205e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f8      	bne.n	8002058 <XMC_RTC_Init+0x80>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM1 = config->alarm.raw1;
 8002066:	4a04      	ldr	r2, [pc, #16]	; (8002078 <XMC_RTC_Init+0xa0>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	61d3      	str	r3, [r2, #28]
  }
  return XMC_RTC_STATUS_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	50004a00 	.word	0x50004a00

0800207c <XMC_RTC_EnableEvent>:

/*
 * Enable RTC periodic and alarm event(s)
 */
void XMC_RTC_EnableEvent(const uint32_t event)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_MSKSR_Msk) != 0U)
 8002084:	bf00      	nop
 8002086:	f7ff ff9b 	bl	8001fc0 <XMC_SCU_GetMirrorStatus>
 800208a:	4603      	mov	r3, r0
 800208c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f8      	bne.n	8002086 <XMC_RTC_EnableEvent+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->MSKSR |= event;
 8002094:	4904      	ldr	r1, [pc, #16]	; (80020a8 <XMC_RTC_EnableEvent+0x2c>)
 8002096:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <XMC_RTC_EnableEvent+0x2c>)
 8002098:	691a      	ldr	r2, [r3, #16]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4313      	orrs	r3, r2
 800209e:	610b      	str	r3, [r1, #16]
}
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	50004a00 	.word	0x50004a00

080020ac <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020b0:	4b03      	ldr	r3, [pc, #12]	; (80020c0 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80020b2:	681b      	ldr	r3, [r3, #0]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	2003ffc0 	.word	0x2003ffc0

080020c4 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <XMC_SCU_GetMirrorStatus+0x14>)
 80020ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	50004000 	.word	0x50004000

080020dc <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80020e4:	f7ff fe4a 	bl	8001d7c <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <XMC_SCU_lDelay+0x3c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0b      	ldr	r2, [pc, #44]	; (800211c <XMC_SCU_lDelay+0x40>)
 80020ee:	fba2 2303 	umull	r2, r3, r2, r3
 80020f2:	0c9a      	lsrs	r2, r3, #18
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	fb02 f303 	mul.w	r3, r2, r3
 80020fa:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	e003      	b.n	800210a <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8002102:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3301      	adds	r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	429a      	cmp	r2, r3
 8002110:	d3f7      	bcc.n	8002102 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	2003ffc0 	.word	0x2003ffc0
 800211c:	431bde83 	.word	0x431bde83

08002120 <XMC_SCU_INTERRUPT_EnableEvent>:

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8002128:	4905      	ldr	r1, [pc, #20]	; (8002140 <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4313      	orrs	r3, r2
 8002132:	608b      	str	r3, [r1, #8]
}
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	50004074 	.word	0x50004074

08002144 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 800214a:	685b      	ldr	r3, [r3, #4]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	50004074 	.word	0x50004074

0800215c <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8002164:	4a03      	ldr	r2, [pc, #12]	; (8002174 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	60d3      	str	r3, [r2, #12]
}
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	50004074 	.word	0x50004074

08002178 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8002178:	b5b0      	push	{r4, r5, r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af02      	add	r7, sp, #8
 800217e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8002180:	2000      	movs	r0, #0
 8002182:	f000 f8d7 	bl	8002334 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8002186:	f000 fad9 	bl	800273c <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	79db      	ldrb	r3, [r3, #7]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00a      	beq.n	80021a8 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8002192:	f000 fb2f 	bl	80027f4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8002196:	bf00      	nop
 8002198:	f000 fb1a 	bl	80027d0 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 800219c:	4603      	mov	r3, r0
 800219e:	f083 0301 	eor.w	r3, r3, #1
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f7      	bne.n	8002198 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7a5b      	ldrb	r3, [r3, #9]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 f93b 	bl	8002428 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80021b2:	bf00      	nop
 80021b4:	f7ff ff86 	bl	80020c4 <XMC_SCU_GetMirrorStatus>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1fa      	bne.n	80021b4 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	7a1b      	ldrb	r3, [r3, #8]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fa94 	bl	80026f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	7c1b      	ldrb	r3, [r3, #16]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 f949 	bl	8002464 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	7c5b      	ldrb	r3, [r3, #17]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 f96c 	bl	80024b4 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	7c9b      	ldrb	r3, [r3, #18]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 f953 	bl	800248c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	7cdb      	ldrb	r3, [r3, #19]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 f976 	bl	80024dc <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	799b      	ldrb	r3, [r3, #6]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80021f8:	f000 fb34 	bl	8002864 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80021fc:	bf00      	nop
 80021fe:	f000 fb59 	bl	80028b4 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8002202:	4603      	mov	r3, r0
 8002204:	f083 0301 	eor.w	r3, r3, #1
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f7      	bne.n	80021fe <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	78db      	ldrb	r3, [r3, #3]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d109      	bne.n	800222a <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	799b      	ldrb	r3, [r3, #6]
 800221a:	f083 0301 	eor.w	r3, r3, #1
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	d017      	beq.n	8002254 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8002224:	f000 fb6a 	bl	80028fc <XMC_SCU_CLOCK_DisableSystemPll>
 8002228:	e014      	b.n	8002254 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 800222a:	f000 fb57 	bl	80028dc <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	8899      	ldrh	r1, [r3, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800223a:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8002240:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	4608      	mov	r0, r1
 800224a:	4611      	mov	r1, r2
 800224c:	462a      	mov	r2, r5
 800224e:	4623      	mov	r3, r4
 8002250:	f000 fb64 	bl	800291c <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800225c:	d103      	bne.n	8002266 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 800225e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002262:	f000 f867 	bl	8002334 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8002266:	f7ff fd89 	bl	8001d7c <SystemCoreClockUpdate>
}
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bdb0      	pop	{r4, r5, r7, pc}

08002270 <XMC_SCU_INTERRUPT_EnableNmiRequest>:
  SCU_PARITY->PETE &= (uint32_t)~memory;
}

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8002278:	4905      	ldr	r1, [pc, #20]	; (8002290 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 800227a:	4b05      	ldr	r3, [pc, #20]	; (8002290 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4313      	orrs	r3, r2
 8002282:	614b      	str	r3, [r1, #20]
}
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	50004074 	.word	0x50004074

08002294 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	0f1b      	lsrs	r3, r3, #28
 80022a0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80022a8:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 80022b8:	4413      	add	r3, r2
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	601a      	str	r2, [r3, #0]
}
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	50004414 	.word	0x50004414

080022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	0f1b      	lsrs	r3, r3, #28
 80022d8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80022e0:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	4613      	mov	r3, r2
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	4413      	add	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 80022f0:	4413      	add	r3, r2
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4013      	ands	r3, r2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	bf14      	ite	ne
 80022fc:	2301      	movne	r3, #1
 80022fe:	2300      	moveq	r3, #0
 8002300:	b2db      	uxtb	r3, r3
}
 8002302:	4618      	mov	r0, r3
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	5000440c 	.word	0x5000440c

08002314 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8002318:	f7ff fec8 	bl	80020ac <XMC_SCU_CLOCK_GetCpuClockFrequency>
 800231c:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8002320:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 800232a:	4618      	mov	r0, r3
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	50004600 	.word	0x50004600

08002334 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 800233c:	4906      	ldr	r1, [pc, #24]	; (8002358 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4313      	orrs	r3, r2
 800234a:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	50004600 	.word	0x50004600

0800235c <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8002364:	4906      	ldr	r1, [pc, #24]	; (8002380 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4313      	orrs	r3, r2
 8002372:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	50004600 	.word	0x50004600

08002384 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 800238c:	4906      	ldr	r1, [pc, #24]	; (80023a8 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4313      	orrs	r3, r2
 800239a:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	50004600 	.word	0x50004600

080023ac <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d108      	bne.n	80023ce <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80023bc:	4a0a      	ldr	r2, [pc, #40]	; (80023e8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80023be:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c6:	f023 0301 	bic.w	r3, r3, #1
 80023ca:	60d3      	str	r3, [r2, #12]
 80023cc:	e007      	b.n	80023de <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80023ce:	4a06      	ldr	r2, [pc, #24]	; (80023e8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	60d3      	str	r3, [r2, #12]
  }
}
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	50004710 	.word	0x50004710

080023ec <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80023f6:	bf00      	nop
 80023f8:	4b09      	ldr	r3, [pc, #36]	; (8002420 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 80023fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80023fe:	f003 0308 	and.w	r3, r3, #8
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f8      	bne.n	80023f8 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8002406:	4907      	ldr	r1, [pc, #28]	; (8002424 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8002410:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8002412:	4313      	orrs	r3, r2
 8002414:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	50004000 	.word	0x50004000
 8002424:	50004300 	.word	0x50004300

08002428 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002432:	bf00      	nop
 8002434:	4b09      	ldr	r3, [pc, #36]	; (800245c <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 8002436:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f8      	bne.n	8002434 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8002442:	4907      	ldr	r1, [pc, #28]	; (8002460 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 800244c:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 800244e:	4313      	orrs	r3, r2
 8002450:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	50004000 	.word	0x50004000
 8002460:	50004300 	.word	0x50004300

08002464 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800247a:	4313      	orrs	r3, r2
 800247c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	50004600 	.word	0x50004600

0800248c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8002494:	4906      	ldr	r1, [pc, #24]	; (80024b0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8002496:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80024a2:	4313      	orrs	r3, r2
 80024a4:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	50004600 	.word	0x50004600

080024b4 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80024bc:	4906      	ldr	r1, [pc, #24]	; (80024d8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80024ca:	4313      	orrs	r3, r2
 80024cc:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	50004600 	.word	0x50004600

080024dc <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80024e4:	4906      	ldr	r1, [pc, #24]	; (8002500 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80024e6:	4b06      	ldr	r3, [pc, #24]	; (8002500 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80024f2:	4313      	orrs	r3, r2
 80024f4:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	50004600 	.word	0x50004600

08002504 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800250c:	4906      	ldr	r1, [pc, #24]	; (8002528 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800251a:	4313      	orrs	r3, r2
 800251c:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	50004600 	.word	0x50004600

0800252c <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8002534:	4906      	ldr	r1, [pc, #24]	; (8002550 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8002536:	4b06      	ldr	r3, [pc, #24]	; (8002550 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8002542:	4313      	orrs	r3, r2
 8002544:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	50004600 	.word	0x50004600

08002554 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800255c:	4906      	ldr	r1, [pc, #24]	; (8002578 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 800255e:	4b06      	ldr	r3, [pc, #24]	; (8002578 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800256a:	4313      	orrs	r3, r2
 800256c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	50004600 	.word	0x50004600

0800257c <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8002586:	4a04      	ldr	r2, [pc, #16]	; (8002598 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	6053      	str	r3, [r2, #4]
}
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	50004600 	.word	0x50004600

0800259c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	0f1b      	lsrs	r3, r3, #28
 80025a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80025b0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	461a      	mov	r2, r3
 80025be:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 80025c0:	4413      	add	r3, r2
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	601a      	str	r2, [r3, #0]
}
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	50004648 	.word	0x50004648

080025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* API to ungate a given module clock */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	0f1b      	lsrs	r3, r3, #28
 80025e0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80025e8:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b08      	ldr	r3, [pc, #32]	; (8002618 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x44>)
 80025f8:	4413      	add	r3, r2
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4013      	ands	r3, r2
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf14      	ite	ne
 8002604:	2301      	movne	r3, #1
 8002606:	2300      	moveq	r3, #0
 8002608:	b2db      	uxtb	r3, r3
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	50004640 	.word	0x50004640

0800261c <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8002620:	4a05      	ldr	r2, [pc, #20]	; (8002638 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8002622:	4b05      	ldr	r3, [pc, #20]	; (8002638 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800262a:	f023 0302 	bic.w	r3, r3, #2
 800262e:	6153      	str	r3, [r2, #20]
}
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	50004710 	.word	0x50004710

0800263c <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8002646:	4a28      	ldr	r2, [pc, #160]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002648:	4b27      	ldr	r3, [pc, #156]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8002652:	bf00      	nop
 8002654:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0f9      	beq.n	8002654 <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8002660:	4a21      	ldr	r2, [pc, #132]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002662:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f043 0310 	orr.w	r3, r3, #16
 800266a:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800266c:	491e      	ldr	r1, [pc, #120]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	3b01      	subs	r3, #1
 8002672:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800267a:	4313      	orrs	r3, r2
 800267c:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 800267e:	4a1a      	ldr	r2, [pc, #104]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002682:	695b      	ldr	r3, [r3, #20]
 8002684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002688:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 800268a:	4a17      	ldr	r2, [pc, #92]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800268c:	4b16      	ldr	r3, [pc, #88]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	f023 0310 	bic.w	r3, r3, #16
 8002694:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8002696:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8002698:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026a0:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 80026a2:	bf00      	nop
 80026a4:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f9      	beq.n	80026a4 <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80026b0:	4a0d      	ldr	r2, [pc, #52]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026b2:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 80026bc:	bf00      	nop
 80026be:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f9      	bne.n	80026be <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80026ca:	4a07      	ldr	r2, [pc, #28]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026d4:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 80026d8:	2208      	movs	r2, #8
 80026da:	60da      	str	r2, [r3, #12]
}
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	50004710 	.word	0x50004710
 80026ec:	50004160 	.word	0x50004160

080026f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 80026fa:	4a0f      	ldr	r2, [pc, #60]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002704:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d10e      	bne.n	800272a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002716:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8002718:	2064      	movs	r0, #100	; 0x64
 800271a:	f7ff fcdf 	bl	80020dc <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 800271e:	4a06      	ldr	r2, [pc, #24]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002728:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 800272a:	2064      	movs	r0, #100	; 0x64
 800272c:	f7ff fcd6 	bl	80020dc <XMC_SCU_lDelay>
}
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	50004710 	.word	0x50004710

0800273c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8002740:	4b12      	ldr	r3, [pc, #72]	; (800278c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d109      	bne.n	8002760 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 800274c:	4b0f      	ldr	r3, [pc, #60]	; (800278c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 800274e:	2201      	movs	r2, #1
 8002750:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8002752:	bf00      	nop
 8002754:	4b0d      	ldr	r3, [pc, #52]	; (800278c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f9      	beq.n	8002754 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00a      	beq.n	8002782 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 800276c:	4b08      	ldr	r3, [pc, #32]	; (8002790 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 800276e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002772:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8002774:	bf00      	nop
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f9      	bne.n	8002776 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	50004200 	.word	0x50004200
 8002790:	50004400 	.word	0x50004400

08002794 <XMC_SCU_HIB_IsHibernateDomainEnabled>:
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
}

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) &&
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x34>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d007      	beq.n	80027b4 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 80027a4:	4b09      	ldr	r3, [pc, #36]	; (80027cc <XMC_SCU_HIB_IsHibernateDomainEnabled+0x38>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
}

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) &&
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x22>
 80027b4:	2300      	movs	r3, #0
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	b2db      	uxtb	r3, r3
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	50004200 	.word	0x50004200
 80027cc:	50004400 	.word	0x50004400

080027d0 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 80027d4:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b00      	cmp	r3, #0
 80027de:	bf0c      	ite	eq
 80027e0:	2301      	moveq	r3, #1
 80027e2:	2300      	movne	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	50004300 	.word	0x50004300

080027f4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 80027f8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80027fc:	f7ff fcae 	bl	800215c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002800:	4a17      	ldr	r2, [pc, #92]	; (8002860 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800280a:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 800280c:	bf00      	nop
 800280e:	f7ff fc99 	bl	8002144 <XMC_SCU_INTERUPT_GetEventStatus>
 8002812:	4603      	mov	r3, r0
 8002814:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f8      	beq.n	800280e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 800281c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002820:	f7ff fc9c 	bl	800215c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8002824:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8002826:	2208      	movs	r2, #8
 8002828:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 800282a:	bf00      	nop
 800282c:	f7ff fc8a 	bl	8002144 <XMC_SCU_INTERUPT_GetEventStatus>
 8002830:	4603      	mov	r3, r0
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f8      	beq.n	800282c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 800283a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800283e:	f7ff fc8d 	bl	800215c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8002842:	4a07      	ldr	r2, [pc, #28]	; (8002860 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	f043 0308 	orr.w	r3, r3, #8
 800284c:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 800284e:	bf00      	nop
 8002850:	f7ff fc78 	bl	8002144 <XMC_SCU_INTERUPT_GetEventStatus>
 8002854:	4603      	mov	r3, r0
 8002856:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f8      	beq.n	8002850 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 800285e:	bd80      	pop	{r7, pc}
 8002860:	50004300 	.word	0x50004300

08002864 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8002864:	b5b0      	push	{r4, r5, r7, lr}
 8002866:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8002868:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800286a:	4b0f      	ldr	r3, [pc, #60]	; (80028a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002872:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002874:	4d0d      	ldr	r5, [pc, #52]	; (80028ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 800287e:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8002882:	f005 fec7 	bl	8008614 <OSCHP_GetFrequency>
 8002886:	4602      	mov	r2, r0
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 800288a:	fba3 2302 	umull	r2, r3, r3, r2
 800288e:	0d1b      	lsrs	r3, r3, #20
 8002890:	3b01      	subs	r3, #1
 8002892:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002894:	4323      	orrs	r3, r4
 8002896:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8002898:	4a03      	ldr	r2, [pc, #12]	; (80028a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800289a:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80028a2:	6053      	str	r3, [r2, #4]
}
 80028a4:	bdb0      	pop	{r4, r5, r7, pc}
 80028a6:	bf00      	nop
 80028a8:	50004710 	.word	0x50004710
 80028ac:	50004700 	.word	0x50004700
 80028b0:	6b5fca6b 	.word	0x6b5fca6b

080028b4 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 80028b8:	4b07      	ldr	r3, [pc, #28]	; (80028d8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80028c0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80028c4:	bf0c      	ite	eq
 80028c6:	2301      	moveq	r3, #1
 80028c8:	2300      	movne	r3, #0
 80028ca:	b2db      	uxtb	r3, r3
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	50004710 	.word	0x50004710

080028dc <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80028e0:	4a05      	ldr	r2, [pc, #20]	; (80028f8 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ea:	f023 0302 	bic.w	r3, r3, #2
 80028ee:	6053      	str	r3, [r2, #4]
}
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	50004710 	.word	0x50004710

080028fc <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8002900:	4a05      	ldr	r2, [pc, #20]	; (8002918 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8002902:	4b05      	ldr	r3, [pc, #20]	; (8002918 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800290a:	f043 0302 	orr.w	r3, r3, #2
 800290e:	6053      	str	r3, [r2, #4]
}
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	50004710 	.word	0x50004710

0800291c <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60ba      	str	r2, [r7, #8]
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	4603      	mov	r3, r0
 8002928:	81fb      	strh	r3, [r7, #14]
 800292a:	460b      	mov	r3, r1
 800292c:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 800292e:	89fb      	ldrh	r3, [r7, #14]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff fd3b 	bl	80023ac <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8002936:	7b7b      	ldrb	r3, [r7, #13]
 8002938:	2b01      	cmp	r3, #1
 800293a:	f040 808b 	bne.w	8002a54 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 800293e:	89fb      	ldrh	r3, [r7, #14]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d109      	bne.n	8002958 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8002944:	f005 fe66 	bl	8008614 <OSCHP_GetFrequency>
 8002948:	4602      	mov	r2, r0
 800294a:	4b54      	ldr	r3, [pc, #336]	; (8002a9c <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 800294c:	fba3 2302 	umull	r2, r3, r3, r2
 8002950:	0c9b      	lsrs	r3, r3, #18
 8002952:	059b      	lsls	r3, r3, #22
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	e002      	b.n	800295e <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8002958:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800295c:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	fb02 f203 	mul.w	r2, r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	fbb2 f3f3 	udiv	r3, r2, r3
 800296c:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	4a4b      	ldr	r2, [pc, #300]	; (8002aa0 <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	0d9b      	lsrs	r3, r3, #22
 800297a:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800297c:	4a49      	ldr	r2, [pc, #292]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800297e:	4b49      	ldr	r3, [pc, #292]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8002988:	bf00      	nop
 800298a:	4b46      	ldr	r3, [pc, #280]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0f9      	beq.n	800298a <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8002996:	4a43      	ldr	r2, [pc, #268]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002998:	4b42      	ldr	r3, [pc, #264]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f043 0310 	orr.w	r3, r3, #16
 80029a0:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80029a2:	4940      	ldr	r1, [pc, #256]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029a4:	4b3f      	ldr	r3, [pc, #252]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	4b3f      	ldr	r3, [pc, #252]	; (8002aa8 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 80029aa:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	3a01      	subs	r2, #1
 80029b0:	0212      	lsls	r2, r2, #8
 80029b2:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80029ba:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	3b01      	subs	r3, #1
 80029c0:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80029c6:	4a37      	ldr	r2, [pc, #220]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029c8:	4b36      	ldr	r3, [pc, #216]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029d0:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80029d2:	4a34      	ldr	r2, [pc, #208]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029d4:	4b33      	ldr	r3, [pc, #204]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f023 0310 	bic.w	r3, r3, #16
 80029dc:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80029de:	4a31      	ldr	r2, [pc, #196]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029e0:	4b30      	ldr	r3, [pc, #192]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029e8:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80029ea:	bf00      	nop
 80029ec:	4b2d      	ldr	r3, [pc, #180]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0f9      	beq.n	80029ec <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80029f8:	4a2a      	ldr	r2, [pc, #168]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029fa:	4b2a      	ldr	r3, [pc, #168]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f023 0301 	bic.w	r3, r3, #1
 8002a02:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8002a04:	bf00      	nop
 8002a06:	4b27      	ldr	r3, [pc, #156]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f9      	bne.n	8002a06 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	4a25      	ldr	r2, [pc, #148]	; (8002aac <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	0d9b      	lsrs	r3, r3, #22
 8002a1e:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8002a20:	6a3a      	ldr	r2, [r7, #32]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d202      	bcs.n	8002a2e <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8002a28:	6938      	ldr	r0, [r7, #16]
 8002a2a:	f000 f845 	bl	8002ab8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	085b      	lsrs	r3, r3, #1
 8002a32:	4a1f      	ldr	r2, [pc, #124]	; (8002ab0 <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	095b      	lsrs	r3, r3, #5
 8002a3a:	0d9b      	lsrs	r3, r3, #22
 8002a3c:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d202      	bcs.n	8002a4c <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8002a46:	6938      	ldr	r0, [r7, #16]
 8002a48:	f000 f836 	bl	8002ab8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8002a4c:	6a38      	ldr	r0, [r7, #32]
 8002a4e:	f000 f833 	bl	8002ab8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8002a52:	e01c      	b.n	8002a8e <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8002a54:	4913      	ldr	r1, [pc, #76]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a56:	4b13      	ldr	r3, [pc, #76]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8002a62:	4313      	orrs	r3, r2
 8002a64:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8002a66:	bf00      	nop
 8002a68:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0310 	and.w	r3, r3, #16
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f9      	beq.n	8002a68 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8002a74:	4a0b      	ldr	r2, [pc, #44]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a76:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8002a80:	bf00      	nop
 8002a82:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0f9      	beq.n	8002a82 <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8002a90:	2205      	movs	r2, #5
 8002a92:	60da      	str	r2, [r3, #12]
}
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	431bde83 	.word	0x431bde83
 8002aa0:	aaaaaaab 	.word	0xaaaaaaab
 8002aa4:	50004710 	.word	0x50004710
 8002aa8:	f08080ff 	.word	0xf08080ff
 8002aac:	88888889 	.word	0x88888889
 8002ab0:	b60b60b7 	.word	0xb60b60b7
 8002ab4:	50004160 	.word	0x50004160

08002ab8 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8002ac0:	490b      	ldr	r1, [pc, #44]	; (8002af0 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8002ad4:	bf00      	nop
 8002ad6:	4b06      	ldr	r3, [pc, #24]	; (8002af0 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0f9      	beq.n	8002ad6 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8002ae2:	2032      	movs	r0, #50	; 0x32
 8002ae4:	f7ff fafa 	bl	80020dc <XMC_SCU_lDelay>
}
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	50004710 	.word	0x50004710

08002af4 <XMC_CAN_IsPanelControlReady>:
 * \par<b>Related APIs:</b><BR>
 *  XMC_CAN_PanelControl()
 *
 */
__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  return (bool)((obj->PANCTR & (CAN_PANCTR_BUSY_Msk | CAN_PANCTR_RBUSY_Msk)) == 0);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8002b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	bf0c      	ite	eq
 8002b0a:	2301      	moveq	r3, #1
 8002b0c:	2300      	movne	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <XMC_CAN_PanelControl>:

__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	4608      	mov	r0, r1
 8002b26:	4611      	mov	r1, r2
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	70fb      	strb	r3, [r7, #3]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	70bb      	strb	r3, [r7, #2]
 8002b32:	4613      	mov	r3, r2
 8002b34:	707b      	strb	r3, [r7, #1]
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8002b36:	78fa      	ldrb	r2, [r7, #3]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
 8002b38:	78bb      	ldrb	r3, [r7, #2]
 8002b3a:	041b      	lsls	r3, r3, #16
 8002b3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8002b40:	431a      	orrs	r2, r3
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
 8002b42:	787b      	ldrb	r3, [r7, #1]
 8002b44:	061b      	lsls	r3, r3, #24
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
 8002b46:	431a      	orrs	r2, r3
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
}
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	601a      	str	r2, [r3, #0]
}
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop

08002b78 <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	601a      	str	r2, [r3, #0]
}
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop

08002b98 <max>:

#if defined(CAN)
#include "xmc_scu.h"

__STATIC_INLINE uint32_t max(uint32_t a, uint32_t b)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  return (a > b) ? a : b;
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	bf38      	it	cc
 8002baa:	4613      	movcc	r3, r2
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <min>:

__STATIC_INLINE uint32_t min(uint32_t a, uint32_t b)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  return (a < b) ? a : b;
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	bf28      	it	cs
 8002bca:	4613      	movcs	r3, r2
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <XMC_CAN_NODE_NominalBitTimeConfigureEx>:
#define XMC_CAN_NODE_MAX_TSEG2 7


int32_t XMC_CAN_NODE_NominalBitTimeConfigureEx(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *const bit_time_config)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  /* Check that the CAN frequency is a multiple of the required baudrate */
  if ((bit_time_config->can_frequency % bit_time_config->baudrate) == 0)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	6852      	ldr	r2, [r2, #4]
 8002bea:	fbb3 f1f2 	udiv	r1, r3, r2
 8002bee:	fb02 f201 	mul.w	r2, r2, r1
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f040 8090 	bne.w	8002d1a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x142>
  {
    uint32_t prescaler = 0;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
    uint32_t div8 = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	61bb      	str	r3, [r7, #24]

    /* Calculate the factor between can frequency and required baudrate, this is equal to (prescaler x ntq) */
    uint32_t fcan_div = bit_time_config->can_frequency / bit_time_config->baudrate;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0e:	60bb      	str	r3, [r7, #8]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
 8002c10:	2319      	movs	r3, #25
 8002c12:	617b      	str	r3, [r7, #20]
    uint32_t tseg1 = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
    uint32_t tseg2 = 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
 8002c1c:	e04b      	b.n	8002cb6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
    {
      /* consider this ntq, only if fcan_div is multiple of ntq */
      if ((fcan_div % ntq) == 0)
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	fbb3 f2f2 	udiv	r2, r3, r2
 8002c26:	6979      	ldr	r1, [r7, #20]
 8002c28:	fb01 f202 	mul.w	r2, r1, r2
 8002c2c:	1a9b      	subs	r3, r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d13e      	bne.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
      {
        div8 = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61bb      	str	r3, [r7, #24]
        prescaler = fcan_div / ntq;
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	61fb      	str	r3, [r7, #28]
        if ((prescaler > 0) && (prescaler <= XMC_CAN_NODE_MAX_PRESCALER))
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d034      	beq.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c4c:	d830      	bhi.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
        {
          if (prescaler >= 64)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	2b3f      	cmp	r3, #63	; 0x3f
 8002c52:	d90a      	bls.n	8002c6a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x92>
          {
            /* consider prescaler >=64, if it is integer divisible by 8*/
            if ((prescaler & 0x7U) != 0)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x8e>
            {
              --ntq;
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	3b01      	subs	r3, #1
 8002c62:	617b      	str	r3, [r7, #20]
              continue;
 8002c64:	e027      	b.n	8002cb6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
            }
            else
            {
              div8 = 1;
 8002c66:	2301      	movs	r3, #1
 8002c68:	61bb      	str	r3, [r7, #24]
            }
          }

          tseg1 = ((ntq - 1) * bit_time_config->sample_point) / 10000;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	8912      	ldrh	r2, [r2, #8]
 8002c72:	fb02 f303 	mul.w	r3, r2, r3
 8002c76:	4a2b      	ldr	r2, [pc, #172]	; (8002d24 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14c>)
 8002c78:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7c:	0b5b      	lsrs	r3, r3, #13
 8002c7e:	613b      	str	r3, [r7, #16]
          tseg2 = ntq - tseg1 - 1;
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	3b01      	subs	r3, #1
 8002c88:	60fb      	str	r3, [r7, #12]

          if ((XMC_CAN_NODE_MIN_TSEG1 <= tseg1) && (tseg1 <= XMC_CAN_NODE_MAX_TSEG1) &&
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d90f      	bls.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	2b0f      	cmp	r3, #15
 8002c94:	d80c      	bhi.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d909      	bls.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
              (XMC_CAN_NODE_MIN_TSEG2 <= tseg2) && (tseg2 < XMC_CAN_NODE_MAX_TSEG2) && (tseg2 >= bit_time_config->sjw))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b06      	cmp	r3, #6
 8002ca0:	d806      	bhi.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	895b      	ldrh	r3, [r3, #10]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d800      	bhi.n	8002cb0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
          {
            break;
 8002cae:	e005      	b.n	8002cbc <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xe4>
          }


        }
      }
      --ntq;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	617b      	str	r3, [r7, #20]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
    uint32_t tseg1 = 0;
    uint32_t tseg2 = 0;
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2b07      	cmp	r3, #7
 8002cba:	d8b0      	bhi.n	8002c1e <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x46>
        }
      }
      --ntq;
    }

    if (ntq >= XMC_CAN_NODE_MIN_NTQ)
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2b07      	cmp	r3, #7
 8002cc0:	d92b      	bls.n	8002d1a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x142>

      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: prescaler", (prescaler != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg1", (tseg1 != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff ff48 	bl	8002b58 <XMC_CAN_NODE_EnableConfigurationChange>

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	031b      	lsls	r3, r3, #12
 8002cce:	f403 42e0 	and.w	r2, r3, #28672	; 0x7000
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	895b      	ldrh	r3, [r3, #10]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	019b      	lsls	r3, r3, #6
 8002cda:	b2db      	uxtb	r3, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 8002cdc:	431a      	orrs	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	021b      	lsls	r3, r3, #8
 8002ce4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
 8002ce8:	ea42 0103 	orr.w	r1, r2, r3
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	4413      	add	r3, r2
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	40d3      	lsrs	r3, r2
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
 8002d00:	ea41 0203 	orr.w	r2, r1, r3
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	03db      	lsls	r3, r3, #15
 8002d08:	b29b      	uxth	r3, r3

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
 8002d0a:	431a      	orrs	r2, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	611a      	str	r2, [r3, #16]
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);

      XMC_CAN_NODE_DisableConfigurationChange(can_node);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff ff31 	bl	8002b78 <XMC_CAN_NODE_DisableConfigurationChange>

      return XMC_CAN_STATUS_SUCCESS;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e000      	b.n	8002d1c <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x144>
    }
  }

  return XMC_CAN_STATUS_ERROR;
 8002d1a:	2301      	movs	r3, #1
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3720      	adds	r7, #32
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	d1b71759 	.word	0xd1b71759

08002d28 <XMC_CAN_AllocateMOtoNodeList>:
                   (((uint32_t)0U << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
  XMC_CAN_NODE_DisableConfigurationChange(can_node);
}
/* Function to allocate message object from free list to node list */
void XMC_CAN_AllocateMOtoNodeList(XMC_CAN_t *const obj, const uint8_t node_num, const uint8_t mo_num)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	70fb      	strb	r3, [r7, #3]
 8002d34:	4613      	mov	r3, r2
 8002d36:	70bb      	strb	r3, [r7, #2]
  /* wait while panel operation is in progress. */
  while (XMC_CAN_IsPanelControlReady(obj) == false)
 8002d38:	bf00      	nop
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff feda 	bl	8002af4 <XMC_CAN_IsPanelControlReady>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f083 0301 	eor.w	r3, r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f6      	bne.n	8002d3a <XMC_CAN_AllocateMOtoNodeList+0x12>
  {
    /*Do nothing*/
  };

  /* Panel Command for  allocation of MO to node list */
  XMC_CAN_PanelControl(obj, XMC_CAN_PANCMD_STATIC_ALLOCATE, mo_num, (node_num + 1U));
 8002d4c:	78fb      	ldrb	r3, [r7, #3]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	78ba      	ldrb	r2, [r7, #2]
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	2102      	movs	r1, #2
 8002d58:	f7ff fee0 	bl	8002b1c <XMC_CAN_PanelControl>
}
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop

08002d64 <XMC_CAN_Enable>:
#endif
}

/* Enable XMC_CAN Peripheral */
void XMC_CAN_Enable(XMC_CAN_t *const obj)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_MCAN);
 8002d6c:	480a      	ldr	r0, [pc, #40]	; (8002d98 <XMC_CAN_Enable+0x34>)
 8002d6e:	f7ff fc15 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_MCAN);
 8002d72:	4809      	ldr	r0, [pc, #36]	; (8002d98 <XMC_CAN_Enable+0x34>)
 8002d74:	f7ff fa8e 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  /* Enable CAN Module */
  obj->CLC &= ~(uint32_t)CAN_CLC_DISR_Msk;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f023 0201 	bic.w	r2, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	601a      	str	r2, [r3, #0]
  while (obj->CLC & CAN_CLC_DISS_Msk)
 8002d84:	bf00      	nop
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f9      	bne.n	8002d86 <XMC_CAN_Enable+0x22>
  {
    /*Do nothing*/
  };
}
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	10000010 	.word	0x10000010

08002d9c <XMC_CAN_SetBaudrateClockSource>:
  obj->FDR |= ((uint32_t)can_divider_mode << CAN_FDR_DM_Pos) | ((uint32_t)step << CAN_FDR_STEP_Pos);
}
#endif

void XMC_CAN_SetBaudrateClockSource(XMC_CAN_t *const obj, const XMC_CAN_CANCLKSRC_t source)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	70fb      	strb	r3, [r7, #3]
#if defined(MULTICAN_PLUS)
  obj->MCR = (obj->MCR & ~CAN_MCR_CLKSEL_Msk) | source ;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8002dae:	f023 020f 	bic.w	r2, r3, #15
 8002db2:	78fb      	ldrb	r3, [r7, #3]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
#else
  XMC_UNUSED_ARG(obj);
  XMC_UNUSED_ARG(source);
#endif
}
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop

08002dc8 <XMC_CAN_GetBaudrateClockSource>:

XMC_CAN_CANCLKSRC_t XMC_CAN_GetBaudrateClockSource(XMC_CAN_t *const obj)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
#if defined(MULTICAN_PLUS)
  return ((XMC_CAN_CANCLKSRC_t)((obj->MCR & CAN_MCR_CLKSEL_Msk) >> CAN_MCR_CLKSEL_Pos));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	f003 030f 	and.w	r3, r3, #15
 8002ddc:	b2db      	uxtb	r3, r3
#elif (UC_FAMILY == XMC4)
  XMC_UNUSED_ARG(obj);
  return XMC_CAN_CANCLKSRC_FPERI;
#endif
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop

08002dec <XMC_CAN_GetBaudrateClockFrequency>:

uint32_t XMC_CAN_GetBaudrateClockFrequency(XMC_CAN_t *const obj)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	60fb      	str	r3, [r7, #12]

#if defined(MULTICAN_PLUS)
  switch (XMC_CAN_GetBaudrateClockSource(obj))
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f7ff ffe5 	bl	8002dc8 <XMC_CAN_GetBaudrateClockSource>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d002      	beq.n	8002e0a <XMC_CAN_GetBaudrateClockFrequency+0x1e>
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d004      	beq.n	8002e12 <XMC_CAN_GetBaudrateClockFrequency+0x26>
 8002e08:	e007      	b.n	8002e1a <XMC_CAN_GetBaudrateClockFrequency+0x2e>
  {
#if UC_FAMILY == XMC4
    case XMC_CAN_CANCLKSRC_FPERI:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 8002e0a:	f7ff fa83 	bl	8002314 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8002e0e:	60f8      	str	r0, [r7, #12]
      break;
 8002e10:	e003      	b.n	8002e1a <XMC_CAN_GetBaudrateClockFrequency+0x2e>
    case XMC_CAN_CANCLKSRC_MCLK:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
      break;
#endif
    case XMC_CAN_CANCLKSRC_FOHP:
      frequency = OSCHP_GetFrequency();
 8002e12:	f005 fbff 	bl	8008614 <OSCHP_GetFrequency>
 8002e16:	60f8      	str	r0, [r7, #12]
      break;
 8002e18:	bf00      	nop
#else
  XMC_UNUSED_ARG(obj);
  frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
#endif

  return frequency;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <XMC_CAN_InitEx>:

uint32_t XMC_CAN_InitEx(XMC_CAN_t *const obj, XMC_CAN_CANCLKSRC_t clksrc, uint32_t can_frequency)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	72fb      	strb	r3, [r7, #11]
  uint32_t step_n;
  uint32_t freq_n;
  uint32_t peripheral_frequency;

  /*Enabling the module*/
  XMC_CAN_Enable(obj);
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f7ff ff96 	bl	8002d64 <XMC_CAN_Enable>

  XMC_CAN_SetBaudrateClockSource(obj, clksrc);
 8002e38:	7afb      	ldrb	r3, [r7, #11]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f7ff ffad 	bl	8002d9c <XMC_CAN_SetBaudrateClockSource>
  peripheral_frequency = XMC_CAN_GetBaudrateClockFrequency(obj);
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7ff ffd2 	bl	8002dec <XMC_CAN_GetBaudrateClockFrequency>
 8002e48:	61f8      	str	r0, [r7, #28]
  XMC_ASSERT("XMC_CAN_Init: frequency not supported", can_frequency <= peripheral_frequency);

  /* Normal divider mode */
  step_n = (uint32_t)min(max(0U, (1024U - (peripheral_frequency / can_frequency))), 1023U);
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8002e56:	2000      	movs	r0, #0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f7ff fe9d 	bl	8002b98 <max>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	4618      	mov	r0, r3
 8002e62:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002e66:	f7ff fea7 	bl	8002bb8 <min>
 8002e6a:	61b8      	str	r0, [r7, #24]
  freq_n = (uint32_t)(peripheral_frequency / (1024U - step_n));
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]

  obj->FDR &= (uint32_t) ~(CAN_FDR_DM_Msk | CAN_FDR_STEP_Msk);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8002e82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	60d3      	str	r3, [r2, #12]
  obj->FDR |= ((uint32_t)XMC_CAN_DM_NORMAL << CAN_FDR_DM_Pos) | ((uint32_t)step_n << CAN_FDR_STEP_Pos);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	68da      	ldr	r2, [r3, #12]
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	60da      	str	r2, [r3, #12]

  return freq_n;
 8002e9a:	697b      	ldr	r3, [r7, #20]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3720      	adds	r7, #32
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <XMC_CAN_MO_Config>:
  can_mo->can_id_mask = can_id_mask;
}

/* Initialization of XMC_CAN MO Object */
void XMC_CAN_MO_Config(const XMC_CAN_MO_t *const can_mo)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg;

  /* Configure MPN */
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f103 4338 	add.w	r3, r3, #3087007744	; 0xb8000000
 8002eb4:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 8002eb8:	095b      	lsrs	r3, r3, #5
 8002eba:	617b      	str	r3, [r7, #20]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	035a      	lsls	r2, r3, #13
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	021b      	lsls	r3, r3, #8
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	6892      	ldr	r2, [r2, #8]
 8002ed8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002edc:	609a      	str	r2, [r3, #8]
  can_mo->can_mo_ptr->MOIPR |= set;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	6891      	ldr	r1, [r2, #8]
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	609a      	str	r2, [r3, #8]

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	79db      	ldrb	r3, [r3, #7]
 8002ef2:	f003 0320 	and.w	r3, r3, #32
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <XMC_CAN_MO_Config+0x68>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	79db      	ldrb	r3, [r3, #7]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	b2db      	uxtb	r3, r3
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d100      	bne.n	8002f0c <XMC_CAN_MO_Config+0x68>
 8002f0a:	e060      	b.n	8002fce <XMC_CAN_MO_Config+0x12a>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7e1b      	ldrb	r3, [r3, #24]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d004      	beq.n	8002f1e <XMC_CAN_MO_Config+0x7a>
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
       (can_mo->can_mo_type != XMC_CAN_MO_TYPE_TRANSMSGOBJ)))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7e1b      	ldrb	r3, [r3, #24]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d000      	beq.n	8002f1e <XMC_CAN_MO_Config+0x7a>
 8002f1c:	e057      	b.n	8002fce <XMC_CAN_MO_Config+0x12a>
  }
  else
  {

    /* Disable Message object */
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2220      	movs	r2, #32
 8002f24:	61da      	str	r2, [r3, #28]
    if (can_mo->can_id_mode == (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	79db      	ldrb	r3, [r3, #7]
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d128      	bne.n	8002f86 <XMC_CAN_MO_Config+0xe2>
    {
      reg = can_mo->mo_ar;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAR_ID_Msk);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8002f40:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_identifier << XMC_CAN_MO_MOAR_STDID_Pos);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8002f4a:	049b      	lsls	r3, r3, #18
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAR = reg;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	619a      	str	r2, [r3, #24]

      reg = can_mo->mo_amr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAMR_AM_Msk);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8002f68:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_id_mask << XMC_CAN_MO_MOAR_STDID_Pos);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8002f72:	049b      	lsls	r3, r3, #18
 8002f74:	461a      	mov	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAMR = reg;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	60da      	str	r2, [r3, #12]
 8002f84:	e009      	b.n	8002f9a <XMC_CAN_MO_Config+0xf6>
    }
    else
    {
      can_mo->can_mo_ptr->MOAR = can_mo->mo_ar;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6852      	ldr	r2, [r2, #4]
 8002f8e:	619a      	str	r2, [r3, #24]
      can_mo->can_mo_ptr->MOAMR = can_mo->mo_amr;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6892      	ldr	r2, [r2, #8]
 8002f98:	60da      	str	r2, [r3, #12]
    }
    /* Check whether message object is transmit message object */
    if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	7e1b      	ldrb	r3, [r3, #24]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10c      	bne.n	8002fbc <XMC_CAN_MO_Config+0x118>
    {
      /* Set MO as Transmit message object  */
      XMC_CAN_MO_UpdateData(can_mo);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f81a 	bl	8002fdc <XMC_CAN_MO_UpdateData>
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_SETDIR_Msk;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002fb0:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL and Set MSGVAL, TXEN0 and TXEN1 bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a07      	ldr	r2, [pc, #28]	; (8002fd4 <XMC_CAN_MO_Config+0x130>)
 8002fb8:	61da      	str	r2, [r3, #28]
 8002fba:	e008      	b.n	8002fce <XMC_CAN_MO_Config+0x12a>
                                   CAN_MO_MOCTR_RESRXEN_Msk  | CAN_MO_MOCTR_RESRTSEL_Msk);
    }
    else
    {
      /* Set MO as Receive message object and set RXEN bit */
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fc4:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL, TXEN1 and TXEN2 and Set MSGVAL and RXEN bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_RESTXEN0_Msk | CAN_MO_MOCTR_RESTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a03      	ldr	r2, [pc, #12]	; (8002fd8 <XMC_CAN_MO_Config+0x134>)
 8002fcc:	61da      	str	r2, [r3, #28]
                                   CAN_MO_MOCTR_SETRXEN_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
    }

  }
}
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	062000c0 	.word	0x062000c0
 8002fd8:	00a00640 	.word	0x00a00640

08002fdc <XMC_CAN_MO_UpdateData>:

/* Update of XMC_CAN Object */
XMC_CAN_STATUS_t XMC_CAN_MO_UpdateData(const XMC_CAN_MO_t *const can_mo)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	73fb      	strb	r3, [r7, #15]
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	7e1b      	ldrb	r3, [r3, #24]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d122      	bne.n	8003036 <XMC_CAN_MO_UpdateData+0x5a>
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	7b12      	ldrb	r2, [r2, #12]
 800300a:	0612      	lsls	r2, r2, #24
 800300c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
 8003010:	430a      	orrs	r2, r1
 8003012:	601a      	str	r2, [r3, #0]
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
    /* Configure Data registers*/
    can_mo->can_mo_ptr->MODATAL = can_mo->can_data[0];
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6912      	ldr	r2, [r2, #16]
 800301c:	611a      	str	r2, [r3, #16]
    can_mo->can_mo_ptr->MODATAH = can_mo->can_data[1];
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6952      	ldr	r2, [r2, #20]
 8003026:	615a      	str	r2, [r3, #20]
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
    can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETNEWDAT_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a06      	ldr	r2, [pc, #24]	; (8003048 <XMC_CAN_MO_UpdateData+0x6c>)
 800302e:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
 8003030:	2300      	movs	r3, #0
 8003032:	73fb      	strb	r3, [r7, #15]
 8003034:	e001      	b.n	800303a <XMC_CAN_MO_UpdateData+0x5e>
  }
  else
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
 8003036:	2303      	movs	r3, #3
 8003038:	73fb      	strb	r3, [r7, #15]
  }
  return error;
 800303a:	7bfb      	ldrb	r3, [r7, #15]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	00280040 	.word	0x00280040

0800304c <XMC_CAN_MO_Transmit>:

/* This function is will put a transmit request to transmit message object */
XMC_CAN_STATUS_t XMC_CAN_MO_Transmit(const XMC_CAN_MO_t *const can_mo)
{
 800304c:	b480      	push	{r7}
 800304e:	b087      	sub	sp, #28
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	75fb      	strb	r3, [r7, #23]
  uint32_t mo_type = (uint32_t)(((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_MSGVAL_Msk) >> CAN_MO_MOSTAT_MSGVAL_Pos);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	613b      	str	r3, [r7, #16]
  uint32_t mo_transmission_ongoing = (uint32_t) ((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_TXRQ_Msk) >> CAN_MO_MOSTAT_TXRQ_Pos;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003070:	0a1b      	lsrs	r3, r3, #8
 8003072:	60fb      	str	r3, [r7, #12]
  /* check if message is disabled */
  if (mo_type == 0U)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d102      	bne.n	8003080 <XMC_CAN_MO_Transmit+0x34>
  {
    error = XMC_CAN_STATUS_MO_DISABLED;
 800307a:	2304      	movs	r3, #4
 800307c:	75fb      	strb	r3, [r7, #23]
 800307e:	e00c      	b.n	800309a <XMC_CAN_MO_Transmit+0x4e>
  }
  /* check if transmission is ongoing on message object */
  else if (mo_transmission_ongoing == 1U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d102      	bne.n	800308c <XMC_CAN_MO_Transmit+0x40>
  {
    error = XMC_CAN_STATUS_BUSY;
 8003086:	2302      	movs	r3, #2
 8003088:	75fb      	strb	r3, [r7, #23]
 800308a:	e006      	b.n	800309a <XMC_CAN_MO_Transmit+0x4e>
  }
  else
  {
    /* set TXRQ bit */
    can_mo->can_mo_ptr-> MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk | CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 8003094:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
 8003096:	2300      	movs	r3, #0
 8003098:	75fb      	strb	r3, [r7, #23]
  }
  return error;
 800309a:	7dfb      	ldrb	r3, [r7, #23]
}
 800309c:	4618      	mov	r0, r3
 800309e:	371c      	adds	r7, #28
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <XMC_CAN_MO_Receive>:
}


/* This function is will read the message object data bytes */
XMC_CAN_STATUS_t XMC_CAN_MO_Receive (XMC_CAN_MO_t *can_mo)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b087      	sub	sp, #28
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	75fb      	strb	r3, [r7, #23]
  uint8_t rx_pnd = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	75bb      	strb	r3, [r7, #22]
  uint8_t new_data = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	757b      	strb	r3, [r7, #21]
  uint32_t mo_type = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_DIR_Msk) >> CAN_MO_MOSTAT_DIR_Pos;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c6:	0adb      	lsrs	r3, r3, #11
 80030c8:	613b      	str	r3, [r7, #16]
  uint32_t mo_recepcion_ongoing = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	089b      	lsrs	r3, r3, #2
 80030d6:	60fb      	str	r3, [r7, #12]
  /* check if message object is a receive message object */
  if (mo_type != (uint32_t)XMC_CAN_MO_TYPE_RECMSGOBJ)
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <XMC_CAN_MO_Receive+0x3c>
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
 80030de:	2303      	movs	r3, #3
 80030e0:	75fb      	strb	r3, [r7, #23]
 80030e2:	e0a7      	b.n	8003234 <XMC_CAN_MO_Receive+0x18c>
  }
  /* check if reception is ongoing on message object */
  else if (mo_recepcion_ongoing == 1U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d102      	bne.n	80030f0 <XMC_CAN_MO_Receive+0x48>
  {
    error = XMC_CAN_STATUS_BUSY;
 80030ea:	2302      	movs	r3, #2
 80030ec:	75fb      	strb	r3, [r7, #23]
 80030ee:	e0a1      	b.n	8003234 <XMC_CAN_MO_Receive+0x18c>
  else
  {
    /* read message parameters */
    do
    {
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2208      	movs	r2, #8
 80030f6:	61da      	str	r2, [r3, #28]
      if ((((can_mo->can_mo_ptr->MOAR) & CAN_MO_MOAR_IDE_Msk) >> CAN_MO_MOAR_IDE_Pos) == 0U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003102:	0f5b      	lsrs	r3, r3, #29
 8003104:	2b00      	cmp	r3, #0
 8003106:	d140      	bne.n	800318a <XMC_CAN_MO_Receive+0xe2>
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS;
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	79d3      	ldrb	r3, [r2, #7]
 800310c:	f36f 1345 	bfc	r3, #5, #1
 8003110:	71d3      	strb	r3, [r2, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699a      	ldr	r2, [r3, #24]
 8003118:	4b4a      	ldr	r3, [pc, #296]	; (8003244 <XMC_CAN_MO_Receive+0x19c>)
 800311a:	4013      	ands	r3, r2
 800311c:	0c9b      	lsrs	r3, r3, #18
 800311e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6853      	ldr	r3, [r2, #4]
 8003126:	f361 031c 	bfi	r3, r1, #0, #29
 800312a:	6053      	str	r3, [r2, #4]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003136:	0f5b      	lsrs	r3, r3, #29
 8003138:	b2db      	uxtb	r3, r3
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	b2d9      	uxtb	r1, r3
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	7ad3      	ldrb	r3, [r2, #11]
 8003144:	f361 1345 	bfi	r3, r1, #5, #1
 8003148:	72d3      	strb	r3, [r2, #11]
        if (can_mo->can_ide_mask == 1U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	7adb      	ldrb	r3, [r3, #11]
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00d      	beq.n	8003174 <XMC_CAN_MO_Receive+0xcc>
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68da      	ldr	r2, [r3, #12]
 800315e:	4b39      	ldr	r3, [pc, #228]	; (8003244 <XMC_CAN_MO_Receive+0x19c>)
 8003160:	4013      	ands	r3, r2
 8003162:	0c9b      	lsrs	r3, r3, #18
 8003164:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6893      	ldr	r3, [r2, #8]
 800316c:	f361 031c 	bfi	r3, r1, #0, #29
 8003170:	6093      	str	r3, [r2, #8]
 8003172:	e032      	b.n	80031da <XMC_CAN_MO_Receive+0x132>
        }
        else
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6893      	ldr	r3, [r2, #8]
 8003182:	f361 031c 	bfi	r3, r1, #0, #29
 8003186:	6093      	str	r3, [r2, #8]
 8003188:	e027      	b.n	80031da <XMC_CAN_MO_Receive+0x132>
        }
      }
      else
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_EXTENDED_29BITS;
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	79d3      	ldrb	r3, [r2, #7]
 800318e:	f043 0320 	orr.w	r3, r3, #32
 8003192:	71d3      	strb	r3, [r2, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & CAN_MO_MOAR_ID_Msk);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6853      	ldr	r3, [r2, #4]
 80031a2:	f361 031c 	bfi	r3, r1, #0, #29
 80031a6:	6053      	str	r3, [r2, #4]
        can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6893      	ldr	r3, [r2, #8]
 80031b6:	f361 031c 	bfi	r3, r1, #0, #29
 80031ba:	6093      	str	r3, [r2, #8]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031c6:	0f5b      	lsrs	r3, r3, #29
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	b2d9      	uxtb	r1, r3
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	7ad3      	ldrb	r3, [r2, #11]
 80031d4:	f361 1345 	bfi	r3, r1, #5, #1
 80031d8:	72d3      	strb	r3, [r2, #11]
      }
      can_mo->can_data_length = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOFCR) & CAN_MO_MOFCR_DLC_Msk) >> CAN_MO_MOFCR_DLC_Pos);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80031e4:	0e1b      	lsrs	r3, r3, #24
 80031e6:	b2da      	uxtb	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	731a      	strb	r2, [r3, #12]

      can_mo->can_data[0] = can_mo->can_mo_ptr->MODATAL;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	611a      	str	r2, [r3, #16]
      can_mo->can_data[1] = can_mo->can_mo_ptr->MODATAH;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	615a      	str	r2, [r3, #20]

      rx_pnd = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	089b      	lsrs	r3, r3, #2
 800320c:	75bb      	strb	r3, [r7, #22]
      new_data = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_NEWDAT_Msk) >> CAN_MO_MOSTAT_NEWDAT_Pos);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	08db      	lsrs	r3, r3, #3
 800321a:	757b      	strb	r3, [r7, #21]
    }
    while ((rx_pnd != 0U) && (new_data != 0U));
 800321c:	7dbb      	ldrb	r3, [r7, #22]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <XMC_CAN_MO_Receive+0x182>
 8003222:	7d7b      	ldrb	r3, [r7, #21]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f47f af63 	bne.w	80030f0 <XMC_CAN_MO_Receive+0x48>

    can_mo->can_mo_type = XMC_CAN_MO_TYPE_RECMSGOBJ;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	761a      	strb	r2, [r3, #24]
    error = XMC_CAN_STATUS_SUCCESS;
 8003230:	2300      	movs	r3, #0
 8003232:	75fb      	strb	r3, [r7, #23]
  }
  return error;
 8003234:	7dfb      	ldrb	r3, [r7, #23]
}
 8003236:	4618      	mov	r0, r3
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	1ffc0000 	.word	0x1ffc0000

08003248 <XMC_CAN_NODE_EnableEvent>:

/* Function to enable node event */
void XMC_CAN_NODE_EnableEvent(XMC_CAN_NODE_t *const can_node, const XMC_CAN_NODE_EVENT_t event)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  if (event != XMC_CAN_NODE_EVENT_CFCIE)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003258:	d006      	beq.n	8003268 <XMC_CAN_NODE_EnableEvent+0x20>
  {
    can_node->NCR |= (uint32_t)event;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	e005      	b.n	8003274 <XMC_CAN_NODE_EnableEvent+0x2c>
  }
  else
  {
    can_node->NFCR |= (uint32_t)event;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	699a      	ldr	r2, [r3, #24]
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	619a      	str	r2, [r3, #24]
  }
}
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop

08003280 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800328e:	60da      	str	r2, [r3, #12]
}
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a10      	ldr	r2, [pc, #64]	; (80032e8 <XMC_CCU4_lDeassertReset+0x4c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d103      	bne.n	80032b4 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 80032ac:	2004      	movs	r0, #4
 80032ae:	f7fe fff1 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
 80032b2:	e016      	b.n	80032e2 <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a0d      	ldr	r2, [pc, #52]	; (80032ec <XMC_CCU4_lDeassertReset+0x50>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d103      	bne.n	80032c4 <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 80032bc:	2008      	movs	r0, #8
 80032be:	f7fe ffe9 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
 80032c2:	e00e      	b.n	80032e2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a0a      	ldr	r2, [pc, #40]	; (80032f0 <XMC_CCU4_lDeassertReset+0x54>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d103      	bne.n	80032d4 <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 80032cc:	2010      	movs	r0, #16
 80032ce:	f7fe ffe1 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
 80032d2:	e006      	b.n	80032e2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <XMC_CCU4_lDeassertReset+0x58>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d102      	bne.n	80032e2 <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 80032dc:	4806      	ldr	r0, [pc, #24]	; (80032f8 <XMC_CCU4_lDeassertReset+0x5c>)
 80032de:	f7fe ffd9 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	4000c000 	.word	0x4000c000
 80032ec:	40010000 	.word	0x40010000
 80032f0:	40014000 	.word	0x40014000
 80032f4:	48004000 	.word	0x48004000
 80032f8:	10000001 	.word	0x10000001

080032fc <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a10      	ldr	r2, [pc, #64]	; (8003348 <XMC_CCU4_lUngateClock+0x4c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d103      	bne.n	8003314 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 800330c:	2004      	movs	r0, #4
 800330e:	f7ff f945 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8003312:	e016      	b.n	8003342 <XMC_CCU4_lUngateClock+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a0d      	ldr	r2, [pc, #52]	; (800334c <XMC_CCU4_lUngateClock+0x50>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d103      	bne.n	8003324 <XMC_CCU4_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 800331c:	2008      	movs	r0, #8
 800331e:	f7ff f93d 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8003322:	e00e      	b.n	8003342 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a0a      	ldr	r2, [pc, #40]	; (8003350 <XMC_CCU4_lUngateClock+0x54>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d103      	bne.n	8003334 <XMC_CCU4_lUngateClock+0x38>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 800332c:	2010      	movs	r0, #16
 800332e:	f7ff f935 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8003332:	e006      	b.n	8003342 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a07      	ldr	r2, [pc, #28]	; (8003354 <XMC_CCU4_lUngateClock+0x58>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d102      	bne.n	8003342 <XMC_CCU4_lUngateClock+0x46>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 800333c:	4806      	ldr	r0, [pc, #24]	; (8003358 <XMC_CCU4_lUngateClock+0x5c>)
 800333e:	f7ff f92d 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	4000c000 	.word	0x4000c000
 800334c:	40010000 	.word	0x40010000
 8003350:	40014000 	.word	0x40014000
 8003354:	48004000 	.word	0x48004000
 8003358:	10000001 	.word	0x10000001

0800335c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8003364:	2010      	movs	r0, #16
 8003366:	f7ff f909 	bl	800257c <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ffc6 	bl	80032fc <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ff93 	bl	800329c <XMC_CCU4_lDeassertReset>
#endif
}
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff ffe7 	bl	800335c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ff76 	bl	8003280 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80033a0:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 80033a2:	78fb      	ldrb	r3, [r7, #3]
 80033a4:	039b      	lsls	r3, r3, #14
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	601a      	str	r2, [r3, #0]
}
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	795b      	ldrb	r3, [r3, #5]
 80033ce:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	051a      	lsls	r2, r3, #20
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	791b      	ldrb	r3, [r3, #4]
 80033de:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	795b      	ldrb	r3, [r3, #5]
 80033ee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	795b      	ldrb	r3, [r3, #5]
 80033fe:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003402:	b2db      	uxtb	r3, r3
 8003404:	461a      	mov	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	791b      	ldrb	r3, [r3, #4]
 800340e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003412:	b2db      	uxtb	r3, r3
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <XMC_CCU4_SLICE_SetPrescaler>:
  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
}

/* Programs Pre-scalar divider  */
void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	70fb      	strb	r3, [r7, #3]
  uint32_t fpc;

  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003434:	60fb      	str	r3, [r7, #12]
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800343c:	60fb      	str	r3, [r7, #12]
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 800343e:	78fb      	ldrb	r3, [r7, #3]
 8003440:	021b      	lsls	r3, r3, #8
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
  slice->FPC = fpc;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	629a      	str	r2, [r3, #40]	; 0x28
  /*
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop

08003460 <XMC_CCU8_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU8_Init()<BR>  XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR>  XMC_CCU8_StartPrescaler()<BR>
 *  XMC_CCU8_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_StartPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU8_GIDLC_SPRB_Msk;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800346e:	60da      	str	r2, [r3, #12]
}
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop

0800347c <XMC_CCU8_SLICE_StopTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TRBC_Msk;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	611a      	str	r2, [r3, #16]
}
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <XMC_CCU8_lDeassertReset>:
    XMC_ASSERT("XMC_CCU8_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU8_lDeassertReset(const XMC_CCU8_MODULE_t *const module)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  if (module == CCU80)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a09      	ldr	r2, [pc, #36]	; (80034c4 <XMC_CCU8_lDeassertReset+0x30>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d103      	bne.n	80034ac <XMC_CCU8_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU80);
 80034a4:	2080      	movs	r0, #128	; 0x80
 80034a6:	f7fe fef5 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
 80034aa:	e007      	b.n	80034bc <XMC_CCU8_lDeassertReset+0x28>
  }
#if defined(CCU81)
  else if (module == CCU81)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a06      	ldr	r2, [pc, #24]	; (80034c8 <XMC_CCU8_lDeassertReset+0x34>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d103      	bne.n	80034bc <XMC_CCU8_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU81);
 80034b4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034b8:	f7fe feec 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU8_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40020000 	.word	0x40020000
 80034c8:	40024000 	.word	0x40024000

080034cc <XMC_CCU8_lUngateClock>:
    XMC_ASSERT("XMC_CCU8_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU8_lUngateClock(XMC_CCU8_MODULE_t *const module)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if (module == CCU80)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a09      	ldr	r2, [pc, #36]	; (80034fc <XMC_CCU8_lUngateClock+0x30>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d103      	bne.n	80034e4 <XMC_CCU8_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU80);
 80034dc:	2080      	movs	r0, #128	; 0x80
 80034de:	f7ff f85d 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
 80034e2:	e007      	b.n	80034f4 <XMC_CCU8_lUngateClock+0x28>
  }
#if defined(CCU81)
  else if (module == CCU81)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a06      	ldr	r2, [pc, #24]	; (8003500 <XMC_CCU8_lUngateClock+0x34>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d103      	bne.n	80034f4 <XMC_CCU8_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU81);
 80034ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034f0:	f7ff f854 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU8_lUngateClock:Invalid Module Pointer", 0);
  }
}
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40020000 	.word	0x40020000
 8003500:	40024000 	.word	0x40024000

08003504 <XMC_CCU8_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/* API to set the CCU8 module as active and enable the clock  */
void XMC_CCU8_EnableModule(XMC_CCU8_MODULE_t *const module)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_EnableModule:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));

#if (UC_FAMILY == XMC4)
  /* Enable CCU8 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 800350c:	2010      	movs	r0, #16
 800350e:	f7ff f835 	bl	800257c <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU8_lUngateClock(module);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff ffda 	bl	80034cc <XMC_CCU8_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU8_lDeassertReset(module);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ffbb 	bl	8003494 <XMC_CCU8_lDeassertReset>
#endif
}
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <XMC_CCU8_Init>:
#endif
}

/* API to initialize CCU8 global resources  */
void XMC_CCU8_Init(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_SLICE_MCMS_ACTION_t mcs_action)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	460b      	mov	r3, r1
 800352e:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU8_Init:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  XMC_ASSERT("XMC_CCU8_Init:Invalid mcs action", XMC_CCU8_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU8 module */
  XMC_CCU8_EnableModule(module);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff ffe7 	bl	8003504 <XMC_CCU8_EnableModule>
  /* Start the prescaler */
  XMC_CCU8_StartPrescaler(module);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7ff ff92 	bl	8003460 <XMC_CCU8_StartPrescaler>

  gctrl = module->GCTRL;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU8_GCTRL_MSDE_Msk);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003548:	60fb      	str	r3, [r7, #12]
  gctrl |= (uint32_t)mcs_action << CCU8_GCTRL_MSDE_Pos;
 800354a:	78fb      	ldrb	r3, [r7, #3]
 800354c:	039b      	lsls	r3, r3, #14
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	601a      	str	r2, [r3, #0]
}
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <XMC_CCU8_SLICE_CompareInit>:
}

/* API to configure CC8 Slice in Compare mode */
void XMC_CCU8_SLICE_CompareInit(XMC_CCU8_SLICE_t *const slice,
                                const XMC_CCU8_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU8_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_CompareInit:Timer Init Pointer is NULL",
             (XMC_CCU8_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);
  /* Stops the timer */
  XMC_CCU8_SLICE_StopTimer(slice);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ff86 	bl	800347c <XMC_CCU8_SLICE_StopTimer>
  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC =  (uint32_t)compare_init->timer_concatenation << CCU8_CC8_CMC_TCE_Pos;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	7b5b      	ldrb	r3, [r3, #13]
 800357c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	051a      	lsls	r2, r3, #20
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	7b1b      	ldrb	r3, [r3, #12]
 800358c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	7b1b      	ldrb	r3, [r3, #12]
 800359c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	7b5b      	ldrb	r3, [r3, #13]
 80035ac:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->psl;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	619a      	str	r2, [r3, #24]
  /* Asymmetric PWM and Slice output routing configuration */
#if defined(CCU8V3) /* Defined for XMC1400 devices only */
  slice->CHC = (uint32_t) compare_init->chc;
#else
  slice->CHC = (uint32_t)((uint32_t)compare_init->chc ^ XMC_CCU8_SLICE_CHC_CONFIG_MASK);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f083 0214 	eor.w	r2, r3, #20
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	649a      	str	r2, [r3, #72]	; 0x48
#endif
}
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop

080035d4 <XMC_CCU8_SLICE_SetTimerPeriodMatch>:
  slice->TC = tc;
}

/* Programs period match value of the timer  */
void XMC_CCU8_SLICE_SetTimerPeriodMatch(XMC_CCU8_SLICE_t *const slice, const uint16_t period_val)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 80035e0:	887a      	ldrh	r2, [r7, #2]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <XMC_CCU8_SLICE_SetPrescaler>:
  XMC_CCU8_SLICE_SetDitherCompareValue((XMC_CCU8_SLICE_t *)slice, (uint8_t)spread);
}

/* Programs Pre-scaler divider  */
void XMC_CCU8_SLICE_SetPrescaler(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_PRESCALER_t div_val)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	70fb      	strb	r3, [r7, #3]
  uint32_t fpc;

  XMC_ASSERT("XMC_CCU8_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));

  /* If the prescaler is not running, update directly the divider*/
  fpc = slice->FPC;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	60fb      	str	r3, [r7, #12]
  fpc &= ~((uint32_t) CCU8_CC8_FPC_PVAL_Msk);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003608:	60fb      	str	r3, [r7, #12]
  fpc |= ((uint32_t) div_val) << CCU8_CC8_FPC_PVAL_Pos;
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	021b      	lsls	r3, r3, #8
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	4313      	orrs	r3, r2
 8003612:	60fb      	str	r3, [r7, #12]
  slice->FPC = fpc;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	629a      	str	r2, [r3, #40]	; 0x28

  /*
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop

0800362c <XMC_CCU8_SLICE_SetTimerCompareMatch>:

/* Programs timer compare match value for channel 1 or 2 */
void XMC_CCU8_SLICE_SetTimerCompareMatch(XMC_CCU8_SLICE_t *const slice,
    const XMC_CCU8_SLICE_COMPARE_CHANNEL_t channel,
    const uint16_t compare_val)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	70fb      	strb	r3, [r7, #3]
 8003638:	4613      	mov	r3, r2
 800363a:	803b      	strh	r3, [r7, #0]
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatch:Invalid channel", XMC_CCU8_SLICE_CHECK_COMP_CHANNEL(channel));

  if (XMC_CCU8_SLICE_COMPARE_CHANNEL_1 == channel)
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d103      	bne.n	800364a <XMC_CCU8_SLICE_SetTimerCompareMatch+0x1e>
  {
    slice->CR1S = (uint32_t) compare_val;
 8003642:	883a      	ldrh	r2, [r7, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	63da      	str	r2, [r3, #60]	; 0x3c
 8003648:	e002      	b.n	8003650 <XMC_CCU8_SLICE_SetTimerCompareMatch+0x24>
  }
  else
  {
    slice->CR2S = (uint32_t) compare_val;
 800364a:	883a      	ldrh	r2, [r7, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop

0800365c <XMC_DMA_GetEventStatus>:
 * Source transaction complete -> ::XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE      <br>
 * Destination transaction complete -> ::XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE <br>
 * DMA error event -> ::XMC_DMA_CH_EVENT_ERROR                                     <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetEventStatus(XMC_DMA_t *const dma)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  return (dma->STATUSGLEV);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f8d3 3360 	ldr.w	r3, [r3, #864]	; 0x360
}
 800366a:	4618      	mov	r0, r3
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop

08003678 <XMC_DMA_GetChannelsTransferCompleteStatus>:
 *
 * \par
 * The function returns GPDMA transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsTransferCompleteStatus(XMC_DMA_t *const dma)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[0]);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop

08003694 <XMC_DMA_GetChannelsBlockCompleteStatus>:
 *
 * \par
 * The function returns GPDMA block transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsBlockCompleteStatus(XMC_DMA_t *const dma)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[2]);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop

080036b0 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the source peripheral is memory, the source transaction complete interrupt is
 * ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsSourceTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[4]);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
}
 80036be:	4618      	mov	r0, r3
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop

080036cc <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the destination peripheral is memory, the destination transaction complete
 * interrupt is ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[6]);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop

080036e8 <XMC_DMA_GetChannelsErrorStatus>:
 *
 * \par
 * The function returns error interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsErrorStatus(XMC_DMA_t *const dma)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[8]);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop

08003704 <XMC_DMA_Init>:
 * API IMPLEMENTATION
 *******************************************************************************/

/* Initialize GPDMA */
void XMC_DMA_Init(XMC_DMA_t *const dma)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  XMC_DMA_Enable(dma);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 f803 	bl	8003718 <XMC_DMA_Enable>
}
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <XMC_DMA_Enable>:

/* Enable GPDMA module */
void XMC_DMA_Enable(XMC_DMA_t *const dma)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
#if defined(GPDMA1)
  if (dma == XMC_DMA0)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a0b      	ldr	r2, [pc, #44]	; (8003750 <XMC_DMA_Enable+0x38>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d106      	bne.n	8003736 <XMC_DMA_Enable+0x1e>
  {
#endif
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 8003728:	480a      	ldr	r0, [pc, #40]	; (8003754 <XMC_DMA_Enable+0x3c>)
 800372a:	f7fe ff37 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 800372e:	4809      	ldr	r0, [pc, #36]	; (8003754 <XMC_DMA_Enable+0x3c>)
 8003730:	f7fe fdb0 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
 8003734:	e005      	b.n	8003742 <XMC_DMA_Enable+0x2a>
#if defined(GPDMA1)
  }
  else
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_GPDMA1);
 8003736:	4808      	ldr	r0, [pc, #32]	; (8003758 <XMC_DMA_Enable+0x40>)
 8003738:	f7fe ff30 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA1);
 800373c:	4806      	ldr	r0, [pc, #24]	; (8003758 <XMC_DMA_Enable+0x40>)
 800373e:	f7fe fda9 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
  }
#endif

  dma->DMACFGREG = 0x1U;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
}
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	50014000 	.word	0x50014000
 8003754:	20000010 	.word	0x20000010
 8003758:	20000020 	.word	0x20000020

0800375c <XMC_DMA_IsEnabled>:
#endif
}

/* Check is the GPDMA peripheral is enabled */
bool XMC_DMA_IsEnabled(const XMC_DMA_t *const dma)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  bool status;

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a33      	ldr	r2, [pc, #204]	; (8003834 <XMC_DMA_IsEnabled+0xd8>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d125      	bne.n	80037b8 <XMC_DMA_IsEnabled+0x5c>
  {
#endif
    status = !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 800376c:	4832      	ldr	r0, [pc, #200]	; (8003838 <XMC_DMA_IsEnabled+0xdc>)
 800376e:	f7fe fdad 	bl	80022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	bf14      	ite	ne
 8003778:	2301      	movne	r3, #1
 800377a:	2300      	moveq	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	f083 0301 	eor.w	r3, r3, #1
 8003782:	b2db      	uxtb	r3, r3
 8003784:	73fb      	strb	r3, [r7, #15]
 8003786:	7bfb      	ldrb	r3, [r7, #15]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	73fb      	strb	r3, [r7, #15]
#if defined(CLOCK_GATING_SUPPORTED)
    status = status && !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <XMC_DMA_IsEnabled+0x4e>
 8003794:	4828      	ldr	r0, [pc, #160]	; (8003838 <XMC_DMA_IsEnabled+0xdc>)
 8003796:	f7fe ff1d 	bl	80025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 800379a:	4603      	mov	r3, r0
 800379c:	f083 0301 	eor.w	r3, r3, #1
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <XMC_DMA_IsEnabled+0x4e>
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <XMC_DMA_IsEnabled+0x50>
 80037aa:	2300      	movs	r3, #0
 80037ac:	73fb      	strb	r3, [r7, #15]
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	73fb      	strb	r3, [r7, #15]
 80037b6:	e024      	b.n	8003802 <XMC_DMA_IsEnabled+0xa6>
#endif
#if defined(GPDMA1)
  }
  else
  {
    status = !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_GPDMA1);
 80037b8:	4820      	ldr	r0, [pc, #128]	; (800383c <XMC_DMA_IsEnabled+0xe0>)
 80037ba:	f7fe fd87 	bl	80022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	f083 0301 	eor.w	r3, r3, #1
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	73fb      	strb	r3, [r7, #15]
 80037d2:	7bfb      	ldrb	r3, [r7, #15]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
#if defined(CLOCK_GATING_SUPPORTED)
    status = status && !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_GPDMA1);
 80037da:	7bfb      	ldrb	r3, [r7, #15]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <XMC_DMA_IsEnabled+0x9a>
 80037e0:	4816      	ldr	r0, [pc, #88]	; (800383c <XMC_DMA_IsEnabled+0xe0>)
 80037e2:	f7fe fef7 	bl	80025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 80037e6:	4603      	mov	r3, r0
 80037e8:	f083 0301 	eor.w	r3, r3, #1
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <XMC_DMA_IsEnabled+0x9a>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <XMC_DMA_IsEnabled+0x9c>
 80037f6:	2300      	movs	r3, #0
 80037f8:	73fb      	strb	r3, [r7, #15]
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
#endif
  }
#endif

  /* DMA reset is not asserted and peripheral clock is not gated */
  if (status == true)
 8003802:	7bfb      	ldrb	r3, [r7, #15]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00f      	beq.n	8003828 <XMC_DMA_IsEnabled+0xcc>
  {
    status = status && (dma->DMACFGREG != 0U);
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <XMC_DMA_IsEnabled+0xc0>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8d3 3398 	ldr.w	r3, [r3, #920]	; 0x398
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <XMC_DMA_IsEnabled+0xc0>
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <XMC_DMA_IsEnabled+0xc2>
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003828:	7bfb      	ldrb	r3, [r7, #15]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	50014000 	.word	0x50014000
 8003838:	20000010 	.word	0x20000010
 800383c:	20000020 	.word	0x20000020

08003840 <XMC_DMA_EnableRequestLine>:

/* Enable request line */
void XMC_DMA_EnableRequestLine(XMC_DMA_t *const dma, uint8_t line, uint8_t peripheral)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	70fb      	strb	r3, [r7, #3]
 800384c:	4613      	mov	r3, r2
 800384e:	70bb      	strb	r3, [r7, #2]
#if defined(GPDMA1)
  if (dma == XMC_DMA0)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a1f      	ldr	r2, [pc, #124]	; (80038d0 <XMC_DMA_EnableRequestLine+0x90>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d11b      	bne.n	8003890 <XMC_DMA_EnableRequestLine+0x50>
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8003858:	481e      	ldr	r0, [pc, #120]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 800385a:	4b1e      	ldr	r3, [pc, #120]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	78fb      	ldrb	r3, [r7, #3]
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4619      	mov	r1, r3
 8003864:	230f      	movs	r3, #15
 8003866:	408b      	lsls	r3, r1
 8003868:	43db      	mvns	r3, r3
 800386a:	401a      	ands	r2, r3
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
 800386c:	78bb      	ldrb	r3, [r7, #2]
 800386e:	78f9      	ldrb	r1, [r7, #3]
 8003870:	0089      	lsls	r1, r1, #2
 8003872:	408b      	lsls	r3, r1
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8003874:	4313      	orrs	r3, r2
 8003876:	6083      	str	r3, [r0, #8]
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x1UL << (line & GPDMA0_CH_CFGH_PER_Msk));
 8003878:	4916      	ldr	r1, [pc, #88]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 800387a:	4b16      	ldr	r3, [pc, #88]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	78fb      	ldrb	r3, [r7, #3]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	2001      	movs	r0, #1
 8003886:	fa00 f303 	lsl.w	r3, r0, r3
 800388a:	4313      	orrs	r3, r2
 800388c:	610b      	str	r3, [r1, #16]
 800388e:	e019      	b.n	80038c4 <XMC_DMA_EnableRequestLine+0x84>
#if defined(GPDMA1)
  }
  else
  {
    DLR->SRSEL1 = ((DLR->SRSEL1 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8003890:	4810      	ldr	r0, [pc, #64]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 8003892:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	78fb      	ldrb	r3, [r7, #3]
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4619      	mov	r1, r3
 800389c:	230f      	movs	r3, #15
 800389e:	408b      	lsls	r3, r1
 80038a0:	43db      	mvns	r3, r3
 80038a2:	401a      	ands	r2, r3
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
 80038a4:	78bb      	ldrb	r3, [r7, #2]
 80038a6:	78f9      	ldrb	r1, [r7, #3]
 80038a8:	0089      	lsls	r1, r1, #2
 80038aa:	408b      	lsls	r3, r1
    DLR->LNEN |= (0x1UL << (line & GPDMA0_CH_CFGH_PER_Msk));
#if defined(GPDMA1)
  }
  else
  {
    DLR->SRSEL1 = ((DLR->SRSEL1 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60c3      	str	r3, [r0, #12]
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x100UL << line);
 80038b0:	4908      	ldr	r1, [pc, #32]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 80038b2:	4b08      	ldr	r3, [pc, #32]	; (80038d4 <XMC_DMA_EnableRequestLine+0x94>)
 80038b4:	691a      	ldr	r2, [r3, #16]
 80038b6:	78fb      	ldrb	r3, [r7, #3]
 80038b8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80038bc:	fa00 f303 	lsl.w	r3, r0, r3
 80038c0:	4313      	orrs	r3, r2
 80038c2:	610b      	str	r3, [r1, #16]
  }
#endif
}
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	50014000 	.word	0x50014000
 80038d4:	50004900 	.word	0x50004900

080038d8 <XMC_DMA_CH_IsEnabled>:
  }
}

/* Check if a DMA channel is enabled */
bool XMC_DMA_CH_IsEnabled(XMC_DMA_t *const dma, const uint8_t channel)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	70fb      	strb	r3, [r7, #3]
  return (bool)(dma->CHENREG & ((uint32_t)1U << channel));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 23a0 	ldr.w	r2, [r3, #928]	; 0x3a0
 80038ea:	78fb      	ldrb	r3, [r7, #3]
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
}
 80038fe:	4618      	mov	r0, r3
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop

0800390c <XMC_DMA_CH_Init>:

/* Initialize DMA channel */
XMC_DMA_CH_STATUS_t XMC_DMA_CH_Init(XMC_DMA_t *const dma, const uint8_t channel, const XMC_DMA_CH_CONFIG_t *const config)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	460b      	mov	r3, r1
 8003916:	607a      	str	r2, [r7, #4]
 8003918:	72fb      	strb	r3, [r7, #11]
  XMC_DMA_CH_STATUS_t status;
  uint8_t line;
  uint8_t peripheral;

  if (XMC_DMA_IsEnabled(dma) == true)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f7ff ff1e 	bl	800375c <XMC_DMA_IsEnabled>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 81f1 	beq.w	8003d0a <XMC_DMA_CH_Init+0x3fe>
  {
    if (XMC_DMA_CH_IsEnabled(dma, channel) == false)
 8003928:	7afb      	ldrb	r3, [r7, #11]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	4619      	mov	r1, r3
 800392e:	f7ff ffd3 	bl	80038d8 <XMC_DMA_CH_IsEnabled>
 8003932:	4603      	mov	r3, r0
 8003934:	f083 0301 	eor.w	r3, r3, #1
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 81e2 	beq.w	8003d04 <XMC_DMA_CH_Init+0x3f8>
    {
      dma->CH[channel].SAR = config->src_addr;
 8003940:	7afb      	ldrb	r3, [r7, #11]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6852      	ldr	r2, [r2, #4]
 8003946:	68f9      	ldr	r1, [r7, #12]
 8003948:	2058      	movs	r0, #88	; 0x58
 800394a:	fb00 f303 	mul.w	r3, r0, r3
 800394e:	440b      	add	r3, r1
 8003950:	601a      	str	r2, [r3, #0]
      dma->CH[channel].DAR = config->dst_addr;
 8003952:	7afb      	ldrb	r3, [r7, #11]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6892      	ldr	r2, [r2, #8]
 8003958:	68f9      	ldr	r1, [r7, #12]
 800395a:	2058      	movs	r0, #88	; 0x58
 800395c:	fb00 f303 	mul.w	r3, r0, r3
 8003960:	440b      	add	r3, r1
 8003962:	3308      	adds	r3, #8
 8003964:	601a      	str	r2, [r3, #0]
      dma->CH[channel].LLP = (uint32_t)config->linked_list_pointer;
 8003966:	7afb      	ldrb	r3, [r7, #11]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	68d2      	ldr	r2, [r2, #12]
 800396c:	4610      	mov	r0, r2
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	2158      	movs	r1, #88	; 0x58
 8003972:	fb01 f303 	mul.w	r3, r1, r3
 8003976:	4413      	add	r3, r2
 8003978:	3310      	adds	r3, #16
 800397a:	6018      	str	r0, [r3, #0]
      dma->CH[channel].CTLH = (uint32_t)config->block_size;
 800397c:	7afb      	ldrb	r3, [r7, #11]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	8b12      	ldrh	r2, [r2, #24]
 8003982:	4610      	mov	r0, r2
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	2158      	movs	r1, #88	; 0x58
 8003988:	fb01 f303 	mul.w	r3, r1, r3
 800398c:	4413      	add	r3, r2
 800398e:	3318      	adds	r3, #24
 8003990:	6058      	str	r0, [r3, #4]
      dma->CH[channel].CTLL = config->control;
 8003992:	7afb      	ldrb	r3, [r7, #11]
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	68f9      	ldr	r1, [r7, #12]
 800399a:	2058      	movs	r0, #88	; 0x58
 800399c:	fb00 f303 	mul.w	r3, r0, r3
 80039a0:	440b      	add	r3, r1
 80039a2:	3318      	adds	r3, #24
 80039a4:	601a      	str	r2, [r3, #0]

      dma->CH[channel].CFGL = (uint32_t)((uint32_t)config->priority |
 80039a6:	7afb      	ldrb	r3, [r7, #11]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	7ed2      	ldrb	r2, [r2, #27]
 80039ac:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 80039b0:	68f9      	ldr	r1, [r7, #12]
 80039b2:	2058      	movs	r0, #88	; 0x58
 80039b4:	fb00 f303 	mul.w	r3, r0, r3
 80039b8:	440b      	add	r3, r1
 80039ba:	3340      	adds	r3, #64	; 0x40
 80039bc:	601a      	str	r2, [r3, #0]
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_SRC_Msk |
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_DST_Msk);

      if ((dma == XMC_DMA0) && (channel < (uint8_t)2))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4ab1      	ldr	r2, [pc, #708]	; (8003c88 <XMC_DMA_CH_Init+0x37c>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d116      	bne.n	80039f4 <XMC_DMA_CH_Init+0xe8>
 80039c6:	7afb      	ldrb	r3, [r7, #11]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d813      	bhi.n	80039f4 <XMC_DMA_CH_Init+0xe8>
      {
        /* Configure scatter and gather */
        dma->CH[channel].SGR = config->src_gather_control;
 80039cc:	7afb      	ldrb	r3, [r7, #11]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6912      	ldr	r2, [r2, #16]
 80039d2:	68f9      	ldr	r1, [r7, #12]
 80039d4:	2058      	movs	r0, #88	; 0x58
 80039d6:	fb00 f303 	mul.w	r3, r0, r3
 80039da:	440b      	add	r3, r1
 80039dc:	3348      	adds	r3, #72	; 0x48
 80039de:	601a      	str	r2, [r3, #0]
        dma->CH[channel].DSR = config->dst_scatter_control;
 80039e0:	7afb      	ldrb	r3, [r7, #11]
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6952      	ldr	r2, [r2, #20]
 80039e6:	68f9      	ldr	r1, [r7, #12]
 80039e8:	2058      	movs	r0, #88	; 0x58
 80039ea:	fb00 f303 	mul.w	r3, r0, r3
 80039ee:	440b      	add	r3, r1
 80039f0:	3350      	adds	r3, #80	; 0x50
 80039f2:	601a      	str	r2, [r3, #0]
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	8c1b      	ldrh	r3, [r3, #32]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d14f      	bne.n	8003a9c <XMC_DMA_CH_Init+0x190>
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	789b      	ldrb	r3, [r3, #2]
 8003a00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b10      	cmp	r3, #16
 8003a08:	d006      	beq.n	8003a18 <XMC_DMA_CH_Init+0x10c>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	789b      	ldrb	r3, [r3, #2]
 8003a0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a12:	b2db      	uxtb	r3, r3
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 8003a14:	2b30      	cmp	r3, #48	; 0x30
 8003a16:	d141      	bne.n	8003a9c <XMC_DMA_CH_Init+0x190>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4a9b      	ldr	r2, [pc, #620]	; (8003c88 <XMC_DMA_CH_Init+0x37c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d106      	bne.n	8003a2e <XMC_DMA_CH_Init+0x122>
          {
#endif
            line = config->dst_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	75bb      	strb	r3, [r7, #22]
 8003a2c:	e005      	b.n	8003a3a <XMC_DMA_CH_Init+0x12e>
#if defined(GPDMA1)
          }
          else
          {
            line = config->dst_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	75bb      	strb	r3, [r7, #22]
          }
#endif
          peripheral = config->dst_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a40:	091b      	lsrs	r3, r3, #4
 8003a42:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_DEST_PER_Pos);
 8003a44:	7afb      	ldrb	r3, [r7, #11]
 8003a46:	7afa      	ldrb	r2, [r7, #11]
 8003a48:	68f9      	ldr	r1, [r7, #12]
 8003a4a:	2058      	movs	r0, #88	; 0x58
 8003a4c:	fb00 f202 	mul.w	r2, r0, r2
 8003a50:	440a      	add	r2, r1
 8003a52:	3240      	adds	r2, #64	; 0x40
 8003a54:	6851      	ldr	r1, [r2, #4]
 8003a56:	7dba      	ldrb	r2, [r7, #22]
 8003a58:	02d2      	lsls	r2, r2, #11
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	68f9      	ldr	r1, [r7, #12]
 8003a5e:	2058      	movs	r0, #88	; 0x58
 8003a60:	fb00 f303 	mul.w	r3, r0, r3
 8003a64:	440b      	add	r3, r1
 8003a66:	3340      	adds	r3, #64	; 0x40
 8003a68:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 8003a6a:	7dba      	ldrb	r2, [r7, #22]
 8003a6c:	7d7b      	ldrb	r3, [r7, #21]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	4611      	mov	r1, r2
 8003a72:	461a      	mov	r2, r3
 8003a74:	f7ff fee4 	bl	8003840 <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_DST_Msk;
 8003a78:	7afb      	ldrb	r3, [r7, #11]
 8003a7a:	7afa      	ldrb	r2, [r7, #11]
 8003a7c:	68f9      	ldr	r1, [r7, #12]
 8003a7e:	2058      	movs	r0, #88	; 0x58
 8003a80:	fb00 f202 	mul.w	r2, r0, r2
 8003a84:	440a      	add	r2, r1
 8003a86:	3240      	adds	r2, #64	; 0x40
 8003a88:	6812      	ldr	r2, [r2, #0]
 8003a8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a8e:	68f9      	ldr	r1, [r7, #12]
 8003a90:	2058      	movs	r0, #88	; 0x58
 8003a92:	fb00 f303 	mul.w	r3, r0, r3
 8003a96:	440b      	add	r3, r1
 8003a98:	3340      	adds	r3, #64	; 0x40
 8003a9a:	601a      	str	r2, [r3, #0]
        }
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	8b9b      	ldrh	r3, [r3, #28]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d14c      	bne.n	8003b3e <XMC_DMA_CH_Init+0x232>
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	789b      	ldrb	r3, [r3, #2]
 8003aa8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b20      	cmp	r3, #32
 8003ab0:	d006      	beq.n	8003ac0 <XMC_DMA_CH_Init+0x1b4>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	789b      	ldrb	r3, [r3, #2]
 8003ab6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003aba:	b2db      	uxtb	r3, r3
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 8003abc:	2b30      	cmp	r3, #48	; 0x30
 8003abe:	d13e      	bne.n	8003b3e <XMC_DMA_CH_Init+0x232>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4a71      	ldr	r2, [pc, #452]	; (8003c88 <XMC_DMA_CH_Init+0x37c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d105      	bne.n	8003ad4 <XMC_DMA_CH_Init+0x1c8>
          {
#endif
            line = config->src_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	7f9b      	ldrb	r3, [r3, #30]
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	75bb      	strb	r3, [r7, #22]
 8003ad2:	e004      	b.n	8003ade <XMC_DMA_CH_Init+0x1d2>
#if defined(GPDMA1)
          }
          else
          {
            line = config->src_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	7f9b      	ldrb	r3, [r3, #30]
 8003ad8:	f003 0303 	and.w	r3, r3, #3
 8003adc:	75bb      	strb	r3, [r7, #22]
          }
#endif
          peripheral = config->src_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7f9b      	ldrb	r3, [r3, #30]
 8003ae2:	091b      	lsrs	r3, r3, #4
 8003ae4:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_SRC_PER_Pos);
 8003ae6:	7afb      	ldrb	r3, [r7, #11]
 8003ae8:	7afa      	ldrb	r2, [r7, #11]
 8003aea:	68f9      	ldr	r1, [r7, #12]
 8003aec:	2058      	movs	r0, #88	; 0x58
 8003aee:	fb00 f202 	mul.w	r2, r0, r2
 8003af2:	440a      	add	r2, r1
 8003af4:	3240      	adds	r2, #64	; 0x40
 8003af6:	6851      	ldr	r1, [r2, #4]
 8003af8:	7dba      	ldrb	r2, [r7, #22]
 8003afa:	01d2      	lsls	r2, r2, #7
 8003afc:	430a      	orrs	r2, r1
 8003afe:	68f9      	ldr	r1, [r7, #12]
 8003b00:	2058      	movs	r0, #88	; 0x58
 8003b02:	fb00 f303 	mul.w	r3, r0, r3
 8003b06:	440b      	add	r3, r1
 8003b08:	3340      	adds	r3, #64	; 0x40
 8003b0a:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 8003b0c:	7dba      	ldrb	r2, [r7, #22]
 8003b0e:	7d7b      	ldrb	r3, [r7, #21]
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	4611      	mov	r1, r2
 8003b14:	461a      	mov	r2, r3
 8003b16:	f7ff fe93 	bl	8003840 <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_SRC_Msk;
 8003b1a:	7afb      	ldrb	r3, [r7, #11]
 8003b1c:	7afa      	ldrb	r2, [r7, #11]
 8003b1e:	68f9      	ldr	r1, [r7, #12]
 8003b20:	2058      	movs	r0, #88	; 0x58
 8003b22:	fb00 f202 	mul.w	r2, r0, r2
 8003b26:	440a      	add	r2, r1
 8003b28:	3240      	adds	r2, #64	; 0x40
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b30:	68f9      	ldr	r1, [r7, #12]
 8003b32:	2058      	movs	r0, #88	; 0x58
 8003b34:	fb00 f303 	mul.w	r3, r0, r3
 8003b38:	440b      	add	r3, r1
 8003b3a:	3340      	adds	r3, #64	; 0x40
 8003b3c:	601a      	str	r2, [r3, #0]
        }
      }

      XMC_DMA_CH_ClearEventStatus(dma, channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 8003b3e:	7afb      	ldrb	r3, [r7, #11]
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	4619      	mov	r1, r3
 8003b44:	221f      	movs	r2, #31
 8003b46:	f000 f90f 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>
                                  (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_ERROR));

      switch (config->transfer_type)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	7e9b      	ldrb	r3, [r3, #26]
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	f200 80d4 	bhi.w	8003cfc <XMC_DMA_CH_Init+0x3f0>
 8003b54:	a201      	add	r2, pc, #4	; (adr r2, 8003b5c <XMC_DMA_CH_Init+0x250>)
 8003b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5a:	bf00      	nop
 8003b5c:	08003cfd 	.word	0x08003cfd
 8003b60:	08003b81 	.word	0x08003b81
 8003b64:	08003ba7 	.word	0x08003ba7
 8003b68:	08003bcd 	.word	0x08003bcd
 8003b6c:	08003bf3 	.word	0x08003bf3
 8003b70:	08003c19 	.word	0x08003c19
 8003b74:	08003c63 	.word	0x08003c63
 8003b78:	08003c8d 	.word	0x08003c8d
 8003b7c:	08003cd7 	.word	0x08003cd7
      {
        case XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK:
          break;

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 8003b80:	7afb      	ldrb	r3, [r7, #11]
 8003b82:	7afa      	ldrb	r2, [r7, #11]
 8003b84:	68f9      	ldr	r1, [r7, #12]
 8003b86:	2058      	movs	r0, #88	; 0x58
 8003b88:	fb00 f202 	mul.w	r2, r0, r2
 8003b8c:	440a      	add	r2, r1
 8003b8e:	3240      	adds	r2, #64	; 0x40
 8003b90:	6812      	ldr	r2, [r2, #0]
 8003b92:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b96:	68f9      	ldr	r1, [r7, #12]
 8003b98:	2058      	movs	r0, #88	; 0x58
 8003b9a:	fb00 f303 	mul.w	r3, r0, r3
 8003b9e:	440b      	add	r3, r1
 8003ba0:	3340      	adds	r3, #64	; 0x40
 8003ba2:	601a      	str	r2, [r3, #0]
          break;
 8003ba4:	e0ab      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 8003ba6:	7afb      	ldrb	r3, [r7, #11]
 8003ba8:	7afa      	ldrb	r2, [r7, #11]
 8003baa:	68f9      	ldr	r1, [r7, #12]
 8003bac:	2058      	movs	r0, #88	; 0x58
 8003bae:	fb00 f202 	mul.w	r2, r0, r2
 8003bb2:	440a      	add	r2, r1
 8003bb4:	3240      	adds	r2, #64	; 0x40
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003bbc:	68f9      	ldr	r1, [r7, #12]
 8003bbe:	2058      	movs	r0, #88	; 0x58
 8003bc0:	fb00 f303 	mul.w	r3, r0, r3
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3340      	adds	r3, #64	; 0x40
 8003bc8:	601a      	str	r2, [r3, #0]
          break;
 8003bca:	e098      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)((uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk |
 8003bcc:	7afb      	ldrb	r3, [r7, #11]
 8003bce:	7afa      	ldrb	r2, [r7, #11]
 8003bd0:	68f9      	ldr	r1, [r7, #12]
 8003bd2:	2058      	movs	r0, #88	; 0x58
 8003bd4:	fb00 f202 	mul.w	r2, r0, r2
 8003bd8:	440a      	add	r2, r1
 8003bda:	3240      	adds	r2, #64	; 0x40
 8003bdc:	6812      	ldr	r2, [r2, #0]
 8003bde:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8003be2:	68f9      	ldr	r1, [r7, #12]
 8003be4:	2058      	movs	r0, #88	; 0x58
 8003be6:	fb00 f303 	mul.w	r3, r0, r3
 8003bea:	440b      	add	r3, r1
 8003bec:	3340      	adds	r3, #64	; 0x40
 8003bee:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk);
          break;
 8003bf0:	e085      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 8003bf2:	7afb      	ldrb	r3, [r7, #11]
 8003bf4:	7afa      	ldrb	r2, [r7, #11]
 8003bf6:	68f9      	ldr	r1, [r7, #12]
 8003bf8:	2058      	movs	r0, #88	; 0x58
 8003bfa:	fb00 f202 	mul.w	r2, r0, r2
 8003bfe:	440a      	add	r2, r1
 8003c00:	3218      	adds	r2, #24
 8003c02:	6812      	ldr	r2, [r2, #0]
 8003c04:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8003c08:	68f9      	ldr	r1, [r7, #12]
 8003c0a:	2058      	movs	r0, #88	; 0x58
 8003c0c:	fb00 f303 	mul.w	r3, r0, r3
 8003c10:	440b      	add	r3, r1
 8003c12:	3318      	adds	r3, #24
 8003c14:	601a      	str	r2, [r3, #0]
          break;
 8003c16:	e072      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 8003c18:	7afb      	ldrb	r3, [r7, #11]
 8003c1a:	7afa      	ldrb	r2, [r7, #11]
 8003c1c:	68f9      	ldr	r1, [r7, #12]
 8003c1e:	2058      	movs	r0, #88	; 0x58
 8003c20:	fb00 f202 	mul.w	r2, r0, r2
 8003c24:	440a      	add	r2, r1
 8003c26:	3240      	adds	r2, #64	; 0x40
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c2e:	68f9      	ldr	r1, [r7, #12]
 8003c30:	2058      	movs	r0, #88	; 0x58
 8003c32:	fb00 f303 	mul.w	r3, r0, r3
 8003c36:	440b      	add	r3, r1
 8003c38:	3340      	adds	r3, #64	; 0x40
 8003c3a:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 8003c3c:	7afb      	ldrb	r3, [r7, #11]
 8003c3e:	7afa      	ldrb	r2, [r7, #11]
 8003c40:	68f9      	ldr	r1, [r7, #12]
 8003c42:	2058      	movs	r0, #88	; 0x58
 8003c44:	fb00 f202 	mul.w	r2, r0, r2
 8003c48:	440a      	add	r2, r1
 8003c4a:	3218      	adds	r2, #24
 8003c4c:	6812      	ldr	r2, [r2, #0]
 8003c4e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8003c52:	68f9      	ldr	r1, [r7, #12]
 8003c54:	2058      	movs	r0, #88	; 0x58
 8003c56:	fb00 f303 	mul.w	r3, r0, r3
 8003c5a:	440b      	add	r3, r1
 8003c5c:	3318      	adds	r3, #24
 8003c5e:	601a      	str	r2, [r3, #0]
          break;
 8003c60:	e04d      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 8003c62:	7afb      	ldrb	r3, [r7, #11]
 8003c64:	7afa      	ldrb	r2, [r7, #11]
 8003c66:	68f9      	ldr	r1, [r7, #12]
 8003c68:	2058      	movs	r0, #88	; 0x58
 8003c6a:	fb00 f202 	mul.w	r2, r0, r2
 8003c6e:	440a      	add	r2, r1
 8003c70:	3218      	adds	r2, #24
 8003c72:	6812      	ldr	r2, [r2, #0]
 8003c74:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003c78:	68f9      	ldr	r1, [r7, #12]
 8003c7a:	2058      	movs	r0, #88	; 0x58
 8003c7c:	fb00 f303 	mul.w	r3, r0, r3
 8003c80:	440b      	add	r3, r1
 8003c82:	3318      	adds	r3, #24
 8003c84:	601a      	str	r2, [r3, #0]
          break;
 8003c86:	e03a      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>
 8003c88:	50014000 	.word	0x50014000

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 8003c8c:	7afb      	ldrb	r3, [r7, #11]
 8003c8e:	7afa      	ldrb	r2, [r7, #11]
 8003c90:	68f9      	ldr	r1, [r7, #12]
 8003c92:	2058      	movs	r0, #88	; 0x58
 8003c94:	fb00 f202 	mul.w	r2, r0, r2
 8003c98:	440a      	add	r2, r1
 8003c9a:	3240      	adds	r2, #64	; 0x40
 8003c9c:	6812      	ldr	r2, [r2, #0]
 8003c9e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003ca2:	68f9      	ldr	r1, [r7, #12]
 8003ca4:	2058      	movs	r0, #88	; 0x58
 8003ca6:	fb00 f303 	mul.w	r3, r0, r3
 8003caa:	440b      	add	r3, r1
 8003cac:	3340      	adds	r3, #64	; 0x40
 8003cae:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 8003cb0:	7afb      	ldrb	r3, [r7, #11]
 8003cb2:	7afa      	ldrb	r2, [r7, #11]
 8003cb4:	68f9      	ldr	r1, [r7, #12]
 8003cb6:	2058      	movs	r0, #88	; 0x58
 8003cb8:	fb00 f202 	mul.w	r2, r0, r2
 8003cbc:	440a      	add	r2, r1
 8003cbe:	3218      	adds	r2, #24
 8003cc0:	6812      	ldr	r2, [r2, #0]
 8003cc2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cc6:	68f9      	ldr	r1, [r7, #12]
 8003cc8:	2058      	movs	r0, #88	; 0x58
 8003cca:	fb00 f303 	mul.w	r3, r0, r3
 8003cce:	440b      	add	r3, r1
 8003cd0:	3318      	adds	r3, #24
 8003cd2:	601a      	str	r2, [r3, #0]
          break;
 8003cd4:	e013      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)((uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk |
 8003cd6:	7afb      	ldrb	r3, [r7, #11]
 8003cd8:	7afa      	ldrb	r2, [r7, #11]
 8003cda:	68f9      	ldr	r1, [r7, #12]
 8003cdc:	2058      	movs	r0, #88	; 0x58
 8003cde:	fb00 f202 	mul.w	r2, r0, r2
 8003ce2:	440a      	add	r2, r1
 8003ce4:	3218      	adds	r2, #24
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	f042 52c0 	orr.w	r2, r2, #402653184	; 0x18000000
 8003cec:	68f9      	ldr	r1, [r7, #12]
 8003cee:	2058      	movs	r0, #88	; 0x58
 8003cf0:	fb00 f303 	mul.w	r3, r0, r3
 8003cf4:	440b      	add	r3, r1
 8003cf6:	3318      	adds	r3, #24
 8003cf8:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
          break;
 8003cfa:	e000      	b.n	8003cfe <XMC_DMA_CH_Init+0x3f2>

        default:
          break;
 8003cfc:	bf00      	nop
      }

      status = XMC_DMA_CH_STATUS_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	75fb      	strb	r3, [r7, #23]
 8003d02:	e004      	b.n	8003d0e <XMC_DMA_CH_Init+0x402>

    }
    else
    {
      status = XMC_DMA_CH_STATUS_BUSY;
 8003d04:	2302      	movs	r3, #2
 8003d06:	75fb      	strb	r3, [r7, #23]
 8003d08:	e001      	b.n	8003d0e <XMC_DMA_CH_Init+0x402>
    }
  }
  else
  {
    status = XMC_DMA_CH_STATUS_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <XMC_DMA_CH_EnableEvent>:
  return (bool)(dma->CH[channel].CFGL & (uint32_t)GPDMA0_CH_CFGL_CH_SUSP_Msk);
}

/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	460b      	mov	r3, r1
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8003d26:	2300      	movs	r3, #0
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	e014      	b.n	8003d56 <XMC_DMA_CH_EnableEvent+0x3e>
  {
    if (event & ((uint32_t)0x1UL << event_idx))
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	fa22 f303 	lsr.w	r3, r2, r3
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d009      	beq.n	8003d50 <XMC_DMA_CH_EnableEvent+0x38>
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	005a      	lsls	r2, r3, #1
 8003d40:	7afb      	ldrb	r3, [r7, #11]
 8003d42:	f240 1101 	movw	r1, #257	; 0x101
 8003d46:	4099      	lsls	r1, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	32c4      	adds	r2, #196	; 0xc4
 8003d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	3301      	adds	r3, #1
 8003d54:	617b      	str	r3, [r7, #20]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d9e7      	bls.n	8003d2c <XMC_DMA_CH_EnableEvent+0x14>
    if (event & ((uint32_t)0x1UL << event_idx))
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
    }
  }
}
 8003d5c:	371c      	adds	r7, #28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop

08003d68 <XMC_DMA_CH_ClearEventStatus>:
  }
}

/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b087      	sub	sp, #28
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	460b      	mov	r3, r1
 8003d72:	607a      	str	r2, [r7, #4]
 8003d74:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	e013      	b.n	8003da4 <XMC_DMA_CH_ClearEventStatus+0x3c>
  {
    if (event & (uint32_t)((uint32_t)0x1UL << event_idx))
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	fa22 f303 	lsr.w	r3, r2, r3
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <XMC_DMA_CH_ClearEventStatus+0x36>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	005a      	lsls	r2, r3, #1
 8003d90:	7afb      	ldrb	r3, [r7, #11]
 8003d92:	2101      	movs	r1, #1
 8003d94:	4099      	lsls	r1, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	32ce      	adds	r2, #206	; 0xce
 8003d9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	3301      	adds	r3, #1
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d9e8      	bls.n	8003d7c <XMC_DMA_CH_ClearEventStatus+0x14>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
    }
  }

}
 8003daa:	371c      	adds	r7, #28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <XMC_DMA_CH_SetEventHandler>:
  dma->CH[channel].CTLL &= (uint32_t)~(GPDMA0_CH_CTLL_LLP_SRC_EN_Msk | GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
}

/* Set event handler */
void XMC_DMA_CH_SetEventHandler(XMC_DMA_t *const dma, const uint8_t channel, XMC_DMA_CH_EVENT_HANDLER_t event_handler)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	607a      	str	r2, [r7, #4]
 8003dc0:	72fb      	strb	r3, [r7, #11]
#if defined(GPDMA1)
  if (dma == XMC_DMA0)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4a09      	ldr	r2, [pc, #36]	; (8003dec <XMC_DMA_CH_SetEventHandler+0x38>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d105      	bne.n	8003dd6 <XMC_DMA_CH_SetEventHandler+0x22>
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    dma0_event_handlers[channel] = event_handler;
 8003dca:	7afb      	ldrb	r3, [r7, #11]
 8003dcc:	4908      	ldr	r1, [pc, #32]	; (8003df0 <XMC_DMA_CH_SetEventHandler+0x3c>)
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003dd4:	e004      	b.n	8003de0 <XMC_DMA_CH_SetEventHandler+0x2c>
#if defined(GPDMA1)
  }
  else
  {
    dma1_event_handlers[channel] = event_handler;
 8003dd6:	7afb      	ldrb	r3, [r7, #11]
 8003dd8:	4906      	ldr	r1, [pc, #24]	; (8003df4 <XMC_DMA_CH_SetEventHandler+0x40>)
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
#endif
}
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	50014000 	.word	0x50014000
 8003df0:	1fff4460 	.word	0x1fff4460
 8003df4:	1fff4480 	.word	0x1fff4480

08003df8 <XMC_DMA_IRQHandler>:
  XMC_DMA_ClearRequestLine(dma, (uint8_t)line);
}

/* Default DMA IRQ handler */
void XMC_DMA_IRQHandler(XMC_DMA_t *const dma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b088      	sub	sp, #32
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t mask;
  XMC_DMA_CH_EVENT_HANDLER_t *dma_event_handlers;
  XMC_DMA_CH_EVENT_HANDLER_t event_handler;

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a82      	ldr	r2, [pc, #520]	; (800400c <XMC_DMA_IRQHandler+0x214>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d102      	bne.n	8003e0e <XMC_DMA_IRQHandler+0x16>
  {
#endif
    dma_event_handlers = dma0_event_handlers;
 8003e08:	4b81      	ldr	r3, [pc, #516]	; (8004010 <XMC_DMA_IRQHandler+0x218>)
 8003e0a:	61bb      	str	r3, [r7, #24]
 8003e0c:	e001      	b.n	8003e12 <XMC_DMA_IRQHandler+0x1a>
#if defined(GPDMA1)
  }
  else
  {
    dma_event_handlers = dma1_event_handlers;
 8003e0e:	4b81      	ldr	r3, [pc, #516]	; (8004014 <XMC_DMA_IRQHandler+0x21c>)
 8003e10:	61bb      	str	r3, [r7, #24]
  }
#endif

  event = XMC_DMA_GetEventStatus(dma);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7ff fc22 	bl	800365c <XMC_DMA_GetEventStatus>
 8003e18:	6178      	str	r0, [r7, #20]
  channel = 0;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61fb      	str	r3, [r7, #28]

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f003 0310 	and.w	r3, r3, #16
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d02b      	beq.n	8003e80 <XMC_DMA_IRQHandler+0x88>
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f7ff fc5d 	bl	80036e8 <XMC_DMA_GetChannelsErrorStatus>
 8003e2e:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8003e30:	e021      	b.n	8003e76 <XMC_DMA_IRQHandler+0x7e>
    {
      mask = (uint32_t)1U << channel;
 8003e32:	2201      	movs	r2, #1
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	613b      	str	r3, [r7, #16]
      if ((event & mask) != 0)
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4013      	ands	r3, r2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d014      	beq.n	8003e70 <XMC_DMA_IRQHandler+0x78>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_ERROR);
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	2210      	movs	r2, #16
 8003e50:	f7ff ff8a 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <XMC_DMA_IRQHandler+0x76>
        {
          event_handler(XMC_DMA_CH_EVENT_ERROR);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2010      	movs	r0, #16
 8003e6a:	4798      	blx	r3
        }

        break;
 8003e6c:	e007      	b.n	8003e7e <XMC_DMA_IRQHandler+0x86>
 8003e6e:	e006      	b.n	8003e7e <XMC_DMA_IRQHandler+0x86>
      }
      ++channel;
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	3301      	adds	r3, #1
 8003e74:	61fb      	str	r3, [r7, #28]
  channel = 0;

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
    while (event != 0)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1da      	bne.n	8003e32 <XMC_DMA_IRQHandler+0x3a>
 8003e7c:	e0c3      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
 8003e7e:	e0c2      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d02b      	beq.n	8003ee2 <XMC_DMA_IRQHandler+0xea>
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff fbf4 	bl	8003678 <XMC_DMA_GetChannelsTransferCompleteStatus>
 8003e90:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8003e92:	e021      	b.n	8003ed8 <XMC_DMA_IRQHandler+0xe0>
    {
      mask = (uint32_t)1U << channel;
 8003e94:	2201      	movs	r2, #1
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d014      	beq.n	8003ed2 <XMC_DMA_IRQHandler+0xda>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	4619      	mov	r1, r3
 8003eb0:	220f      	movs	r2, #15
 8003eb2:	f7ff ff59 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <XMC_DMA_IRQHandler+0xd8>
        {
          event_handler(XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2001      	movs	r0, #1
 8003ecc:	4798      	blx	r3
        }

        break;
 8003ece:	e007      	b.n	8003ee0 <XMC_DMA_IRQHandler+0xe8>
 8003ed0:	e006      	b.n	8003ee0 <XMC_DMA_IRQHandler+0xe8>
      }
      ++channel;
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
    while (event != 0)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1da      	bne.n	8003e94 <XMC_DMA_IRQHandler+0x9c>
 8003ede:	e092      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
 8003ee0:	e091      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d02b      	beq.n	8003f44 <XMC_DMA_IRQHandler+0x14c>
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff fbd1 	bl	8003694 <XMC_DMA_GetChannelsBlockCompleteStatus>
 8003ef2:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8003ef4:	e021      	b.n	8003f3a <XMC_DMA_IRQHandler+0x142>
    {
      mask = (uint32_t)1U << channel;
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	4013      	ands	r3, r2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d014      	beq.n	8003f34 <XMC_DMA_IRQHandler+0x13c>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	4619      	mov	r1, r3
 8003f12:	220e      	movs	r2, #14
 8003f14:	f7ff ff28 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	4413      	add	r3, r2
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <XMC_DMA_IRQHandler+0x13a>
        {
          event_handler(XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2002      	movs	r0, #2
 8003f2e:	4798      	blx	r3
        }

        break;
 8003f30:	e007      	b.n	8003f42 <XMC_DMA_IRQHandler+0x14a>
 8003f32:	e006      	b.n	8003f42 <XMC_DMA_IRQHandler+0x14a>
      }
      ++channel;
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	3301      	adds	r3, #1
 8003f38:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
    while (event != 0)
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1da      	bne.n	8003ef6 <XMC_DMA_IRQHandler+0xfe>
 8003f40:	e061      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
 8003f42:	e060      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f003 0304 	and.w	r3, r3, #4
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d02b      	beq.n	8003fa6 <XMC_DMA_IRQHandler+0x1ae>
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff fbae 	bl	80036b0 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>
 8003f54:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8003f56:	e021      	b.n	8003f9c <XMC_DMA_IRQHandler+0x1a4>
    {
      mask = (uint32_t)1U << channel;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d014      	beq.n	8003f96 <XMC_DMA_IRQHandler+0x19e>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	4619      	mov	r1, r3
 8003f74:	2204      	movs	r2, #4
 8003f76:	f7ff fef7 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4413      	add	r3, r2
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <XMC_DMA_IRQHandler+0x19c>
        {
          event_handler(XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2004      	movs	r0, #4
 8003f90:	4798      	blx	r3
        }

        break;
 8003f92:	e007      	b.n	8003fa4 <XMC_DMA_IRQHandler+0x1ac>
 8003f94:	e006      	b.n	8003fa4 <XMC_DMA_IRQHandler+0x1ac>
      }
      ++channel;
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
    while (event != 0)
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1da      	bne.n	8003f58 <XMC_DMA_IRQHandler+0x160>
 8003fa2:	e030      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
 8003fa4:	e02f      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d02a      	beq.n	8004006 <XMC_DMA_IRQHandler+0x20e>
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7ff fb8b 	bl	80036cc <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>
 8003fb6:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8003fb8:	e021      	b.n	8003ffe <XMC_DMA_IRQHandler+0x206>
    {
      mask = (uint32_t)1U << channel;
 8003fba:	2201      	movs	r2, #1
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc2:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	4013      	ands	r3, r2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d014      	beq.n	8003ff8 <XMC_DMA_IRQHandler+0x200>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	f7ff fec6 	bl	8003d68 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <XMC_DMA_IRQHandler+0x1fe>
        {
          event_handler(XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2008      	movs	r0, #8
 8003ff2:	4798      	blx	r3
        }

        break;
 8003ff4:	e007      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
 8003ff6:	e006      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
      }
      ++channel;
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
    while (event != 0)
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1da      	bne.n	8003fba <XMC_DMA_IRQHandler+0x1c2>
 8004004:	e7ff      	b.n	8004006 <XMC_DMA_IRQHandler+0x20e>
  else
  {
    /* no active interrupt was found? */
  }

}
 8004006:	3720      	adds	r7, #32
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	50014000 	.word	0x50014000
 8004010:	1fff4460 	.word	0x1fff4460
 8004014:	1fff4480 	.word	0x1fff4480

08004018 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	70fb      	strb	r3, [r7, #3]
 8004024:	4613      	mov	r3, r2
 8004026:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	089b      	lsrs	r3, r3, #2
 800402c:	b2db      	uxtb	r3, r3
 800402e:	4618      	mov	r0, r3
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	089b      	lsrs	r3, r3, #2
 8004034:	b2db      	uxtb	r3, r3
 8004036:	461a      	mov	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3204      	adds	r2, #4
 800403c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004040:	78fb      	ldrb	r3, [r7, #3]
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	4619      	mov	r1, r3
 800404a:	23f8      	movs	r3, #248	; 0xf8
 800404c:	408b      	lsls	r3, r1
 800404e:	43db      	mvns	r3, r3
 8004050:	ea02 0103 	and.w	r1, r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	1d02      	adds	r2, r0, #4
 8004058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	b2db      	uxtb	r3, r3
 8004062:	4618      	mov	r0, r3
 8004064:	78fb      	ldrb	r3, [r7, #3]
 8004066:	089b      	lsrs	r3, r3, #2
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3204      	adds	r2, #4
 8004070:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004074:	78bb      	ldrb	r3, [r7, #2]
 8004076:	78f9      	ldrb	r1, [r7, #3]
 8004078:	f001 0103 	and.w	r1, r1, #3
 800407c:	00c9      	lsls	r1, r1, #3
 800407e:	408b      	lsls	r3, r1
 8004080:	ea42 0103 	orr.w	r1, r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	1d02      	adds	r2, r0, #4
 8004088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop

08004098 <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	70fb      	strb	r3, [r7, #3]
 80040a4:	4613      	mov	r3, r2
 80040a6:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	4619      	mov	r1, r3
 80040b2:	2303      	movs	r3, #3
 80040b4:	408b      	lsls	r3, r1
 80040b6:	43db      	mvns	r3, r3
 80040b8:	401a      	ands	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80040c2:	78bb      	ldrb	r3, [r7, #2]
 80040c4:	78f9      	ldrb	r1, [r7, #3]
 80040c6:	0049      	lsls	r1, r1, #1
 80040c8:	408b      	lsls	r3, r1
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	675a      	str	r2, [r3, #116]	; 0x74
}
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop

080040dc <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80040ee:	b2db      	uxtb	r3, r3
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <XMC_I2C_CH_InitEx>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/
/* Initializes the USIC channel by setting the data format, slave address, baudrate, transfer buffer */
void XMC_I2C_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config, bool init_brg)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	4613      	mov	r3, r2
 8004128:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 fbb0 	bl	8004890 <XMC_USIC_CH_Enable>

  /* Data format configuration */
  channel->SCTR = ((uint32_t)TRANSMISSION_MODE << (uint32_t)USIC_CH_SCTR_TRM_Pos) | /* Transmision mode */
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4a11      	ldr	r2, [pc, #68]	; (8004178 <XMC_I2C_CH_InitEx+0x5c>)
 8004134:	635a      	str	r2, [r3, #52]	; 0x34
                  ((uint32_t)WORDLENGTH << (uint32_t)USIC_CH_SCTR_WLE_Pos) | /* 8 data bits */
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	88db      	ldrh	r3, [r3, #6]
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	4619      	mov	r1, r3
 800413e:	f000 f81d 	bl	800417c <XMC_I2C_CH_SetSlaveAddress>

  if (init_brg)
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <XMC_I2C_CH_InitEx+0x3e>
  {
    (void)XMC_I2C_CH_SetBaudrateEx(channel, config->baudrate, config->normal_divider_mode);
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	791b      	ldrb	r3, [r3, #4]
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	4611      	mov	r1, r2
 8004154:	461a      	mov	r2, r3
 8004156:	f000 f83b 	bl	80041d0 <XMC_I2C_CH_SetBaudrateEx>
  }


  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8004160:	639a      	str	r2, [r3, #56]	; 0x38

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f04f 32ff 	mov.w	r2, #4294967295
 8004168:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Disable parity generation */
  channel->CCR = 0x0U;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	073f0303 	.word	0x073f0303

0800417c <XMC_I2C_CH_SetSlaveAddress>:

/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	460b      	mov	r3, r1
 8004186:	807b      	strh	r3, [r7, #2]
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
 8004188:	887b      	ldrh	r3, [r7, #2]
 800418a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 800418e:	f5b3 4ff0 	cmp.w	r3, #30720	; 0x7800
 8004192:	d10e      	bne.n	80041b2 <XMC_I2C_CH_SetSlaveAddress+0x36>
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004198:	0c1b      	lsrs	r3, r3, #16
 800419a:	041b      	lsls	r3, r3, #16
 800419c:	887a      	ldrh	r2, [r7, #2]
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	431a      	orrs	r2, r3
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
 80041a2:	887b      	ldrh	r3, [r7, #2]
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	f403 437e 	and.w	r3, r3, #65024	; 0xfe00
 80041aa:	431a      	orrs	r2, r3
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80041b0:	e008      	b.n	80041c4 <XMC_I2C_CH_SetSlaveAddress+0x48>
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b6:	0c1b      	lsrs	r3, r3, #16
 80041b8:	041b      	lsls	r3, r3, #16
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
 80041ba:	887a      	ldrh	r2, [r7, #2]
 80041bc:	0212      	lsls	r2, r2, #8
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	63da      	str	r2, [r3, #60]	; 0x3c
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
  }
}
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop

080041d0 <XMC_I2C_CH_SetBaudrateEx>:
  return status;
}

/* Sets the baudrate and oversampling based on standard speed or fast speed */
XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, uint32_t rate, bool normal_divider_mode)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	4613      	mov	r3, r2
 80041dc:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_STATUS_t status;

  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	4a20      	ldr	r2, [pc, #128]	; (8004264 <XMC_I2C_CH_SetBaudrateEx+0x94>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d819      	bhi.n	800421a <XMC_I2C_CH_SetBaudrateEx+0x4a>
  {
    channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <XMC_I2C_CH_SetBaudrateEx+0x3a>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	4619      	mov	r1, r3
 80041fe:	220a      	movs	r2, #10
 8004200:	f000 fc04 	bl	8004a0c <XMC_USIC_CH_SetBaudrateEx>
 8004204:	4603      	mov	r3, r0
 8004206:	75fb      	strb	r3, [r7, #23]
 8004208:	e027      	b.n	800425a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	68b9      	ldr	r1, [r7, #8]
 800420e:	220a      	movs	r2, #10
 8004210:	f000 fb8a 	bl	8004928 <XMC_USIC_CH_SetBaudrate>
 8004214:	4603      	mov	r3, r0
 8004216:	75fb      	strb	r3, [r7, #23]
 8004218:	e01f      	b.n	800425a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	4a12      	ldr	r2, [pc, #72]	; (8004268 <XMC_I2C_CH_SetBaudrateEx+0x98>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d819      	bhi.n	8004256 <XMC_I2C_CH_SetBaudrateEx+0x86>
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004226:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d008      	beq.n	8004246 <XMC_I2C_CH_SetBaudrateEx+0x76>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	4619      	mov	r1, r3
 800423a:	2219      	movs	r2, #25
 800423c:	f000 fbe6 	bl	8004a0c <XMC_USIC_CH_SetBaudrateEx>
 8004240:	4603      	mov	r3, r0
 8004242:	75fb      	strb	r3, [r7, #23]
 8004244:	e009      	b.n	800425a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	2219      	movs	r2, #25
 800424c:	f000 fb6c 	bl	8004928 <XMC_USIC_CH_SetBaudrate>
 8004250:	4603      	mov	r3, r0
 8004252:	75fb      	strb	r3, [r7, #23]
 8004254:	e001      	b.n	800425a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	75fb      	strb	r3, [r7, #23]
  }

  return (XMC_I2C_CH_STATUS_t)status;
 800425a:	7dfb      	ldrb	r3, [r7, #23]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	000186a0 	.word	0x000186a0
 8004268:	00061a80 	.word	0x00061a80

0800426c <XMC_I2C_CH_MasterStart>:

/* Sends master start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	460b      	mov	r3, r1
 8004276:	807b      	strh	r3, [r7, #2]
 8004278:	4613      	mov	r3, r2
 800427a:	707b      	strb	r3, [r7, #1]
  uint32_t temp;

  temp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_START;
 800427c:	887b      	ldrh	r3, [r7, #2]
 800427e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004282:	b29b      	uxth	r3, r3
 8004284:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 8004286:	787b      	ldrb	r3, [r7, #1]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d103      	bne.n	8004294 <XMC_I2C_CH_MasterStart+0x28>
  {
    temp |= 0x1U;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f043 0301 	orr.w	r3, r3, #1
 8004292:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800429a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d110      	bne.n	80042c4 <XMC_I2C_CH_MasterStart+0x58>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80042a2:	bf00      	nop
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff ff19 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b80      	cmp	r3, #128	; 0x80
 80042ae:	d0f9      	beq.n	80042a4 <XMC_I2C_CH_MasterStart+0x38>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80042b6:	f7ff ff21 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = temp;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80042c2:	e003      	b.n	80042cc <XMC_I2C_CH_MasterStart+0x60>
  }
  else
  {
    channel->IN[0U] = temp;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop

080042d4 <XMC_I2C_CH_MasterRepeatedStart>:
/* Sends master repeated start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterRepeatedStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	460b      	mov	r3, r1
 80042de:	807b      	strh	r3, [r7, #2]
 80042e0:	4613      	mov	r3, r2
 80042e2:	707b      	strb	r3, [r7, #1]
  uint32_t tmp;
  tmp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_RESTART;
 80042e4:	887b      	ldrh	r3, [r7, #2]
 80042e6:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 80042ee:	787b      	ldrb	r3, [r7, #1]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d103      	bne.n	80042fc <XMC_I2C_CH_MasterRepeatedStart+0x28>
  {
    tmp |= 0x1U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004302:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d110      	bne.n	800432c <XMC_I2C_CH_MasterRepeatedStart+0x58>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 800430a:	bf00      	nop
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f7ff fee5 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 8004312:	4603      	mov	r3, r0
 8004314:	2b80      	cmp	r3, #128	; 0x80
 8004316:	d0f9      	beq.n	800430c <XMC_I2C_CH_MasterRepeatedStart+0x38>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800431e:	f7ff feed 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = tmp;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800432a:	e003      	b.n	8004334 <XMC_I2C_CH_MasterRepeatedStart+0x60>
  }
  else
  {
    channel->IN[0U] = tmp;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop

0800433c <XMC_I2C_CH_MasterStop>:

/* Sends master stop command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800434a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d111      	bne.n	8004376 <XMC_I2C_CH_MasterStop+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8004352:	bf00      	nop
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff fec1 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 800435a:	4603      	mov	r3, r0
 800435c:	2b80      	cmp	r3, #128	; 0x80
 800435e:	d0f9      	beq.n	8004354 <XMC_I2C_CH_MasterStop+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004366:	f7ff fec9 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8004370:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8004374:	e004      	b.n	8004380 <XMC_I2C_CH_MasterStop+0x44>
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800437c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop

08004388 <XMC_I2C_CH_MasterTransmit>:

/* Sends master send command along with data to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	460b      	mov	r3, r1
 8004392:	70fb      	strb	r3, [r7, #3]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800439a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d110      	bne.n	80043c4 <XMC_I2C_CH_MasterTransmit+0x3c>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80043a2:	bf00      	nop
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f7ff fe99 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b80      	cmp	r3, #128	; 0x80
 80043ae:	d0f9      	beq.n	80043a4 <XMC_I2C_CH_MasterTransmit+0x1c>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80043b6:	f7ff fea1 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80043c2:	e003      	b.n	80043cc <XMC_I2C_CH_MasterTransmit+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 80043c4:	78fa      	ldrb	r2, [r7, #3]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop

080043d4 <XMC_I2C_CH_MasterReceiveAck>:
  }
}

/* Sends master receive ack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80043e2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d111      	bne.n	800440e <XMC_I2C_CH_MasterReceiveAck+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80043ea:	bf00      	nop
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7ff fe75 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b80      	cmp	r3, #128	; 0x80
 80043f6:	d0f9      	beq.n	80043ec <XMC_I2C_CH_MasterReceiveAck+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80043fe:	f7ff fe7d 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004408:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800440c:	e004      	b.n	8004418 <XMC_I2C_CH_MasterReceiveAck+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004414:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8004418:	3708      	adds	r7, #8
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop

08004420 <XMC_I2C_CH_MasterReceiveNack>:

/* Sends master receive nack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800442e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d111      	bne.n	800445a <XMC_I2C_CH_MasterReceiveNack+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8004436:	bf00      	nop
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7ff fe4f 	bl	80040dc <XMC_USIC_CH_GetTransmitBufferStatus>
 800443e:	4603      	mov	r3, r0
 8004440:	2b80      	cmp	r3, #128	; 0x80
 8004442:	d0f9      	beq.n	8004438 <XMC_I2C_CH_MasterReceiveNack+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800444a:	f7ff fe57 	bl	80040fc <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8004458:	e004      	b.n	8004464 <XMC_I2C_CH_MasterReceiveNack+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004460:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop

0800446c <XMC_I2C_CH_GetReceivedData>:

/* Reads the data from RBUF if FIFO size is 0 otherwise from OUTR. */
uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint8_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800447a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d103      	bne.n	800448a <XMC_I2C_CH_GetReceivedData+0x1e>
  {
    retval = (uint8_t)channel->RBUF;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004486:	73fb      	strb	r3, [r7, #15]
 8004488:	e003      	b.n	8004492 <XMC_I2C_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint8_t)channel->OUTR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004490:	73fb      	strb	r3, [r7, #15]
  }

  return retval;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80044a4:	4b03      	ldr	r3, [pc, #12]	; (80044b4 <XMC_SCU_GetMirrorStatus+0x14>)
 80044a6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	50004000 	.word	0x50004000

080044b8 <XMC_RTC_Start>:

/*
 * Enables RTC peripheral to start counting time
 */
void XMC_RTC_Start(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 80044bc:	bf00      	nop
 80044be:	f7ff ffef 	bl	80044a0 <XMC_SCU_GetMirrorStatus>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1f8      	bne.n	80044be <XMC_RTC_Start+0x6>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR |= (uint32_t)RTC_CTR_ENB_Msk;
 80044cc:	4a03      	ldr	r2, [pc, #12]	; (80044dc <XMC_RTC_Start+0x24>)
 80044ce:	4b03      	ldr	r3, [pc, #12]	; (80044dc <XMC_RTC_Start+0x24>)
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6053      	str	r3, [r2, #4]
}
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	50004a00 	.word	0x50004a00

080044e0 <XMC_RTC_Stop>:

/*
 * Disables RTC peripheral to start counting time
 */
void XMC_RTC_Stop(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 80044e4:	bf00      	nop
 80044e6:	f7ff ffdb 	bl	80044a0 <XMC_SCU_GetMirrorStatus>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1f8      	bne.n	80044e6 <XMC_RTC_Stop+0x6>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR &= ~(uint32_t)RTC_CTR_ENB_Msk;
 80044f4:	4a03      	ldr	r2, [pc, #12]	; (8004504 <XMC_RTC_Stop+0x24>)
 80044f6:	4b03      	ldr	r3, [pc, #12]	; (8004504 <XMC_RTC_Stop+0x24>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	6053      	str	r3, [r2, #4]
}
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	50004a00 	.word	0x50004a00

08004508 <XMC_RTC_SetPrescaler>:

/*
 * Sets the RTC module prescaler value
 */
void XMC_RTC_SetPrescaler(uint16_t prescaler)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	4603      	mov	r3, r0
 8004510:	80fb      	strh	r3, [r7, #6]
  XMC_ASSERT("XMC_RTC_SetPrescaler:Wrong prescaler value", (prescaler < XMC_RTC_MAXPRESCALER));

  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 8004512:	bf00      	nop
 8004514:	f7ff ffc4 	bl	80044a0 <XMC_SCU_GetMirrorStatus>
 8004518:	4603      	mov	r3, r0
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f8      	bne.n	8004514 <XMC_RTC_SetPrescaler+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 8004522:	4905      	ldr	r1, [pc, #20]	; (8004538 <XMC_RTC_SetPrescaler+0x30>)
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <XMC_RTC_SetPrescaler+0x30>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	b29a      	uxth	r2, r3
             ((uint32_t)prescaler << (uint32_t)RTC_CTR_DIV_Pos);
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	041b      	lsls	r3, r3, #16

  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 800452e:	4313      	orrs	r3, r2
 8004530:	604b      	str	r3, [r1, #4]
             ((uint32_t)prescaler << (uint32_t)RTC_CTR_DIV_Pos);
}
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	50004a00 	.word	0x50004a00

0800453c <XMC_RTC_SetTime>:

/*
 * Sets the RTC_TIM0, RTC_TIM1 registers with time values
 */
void XMC_RTC_SetTime(const XMC_RTC_TIME_t *const time)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_RTC_SetTime:Wrong week day value", ((uint32_t)time->daysofweek < XMC_RTC_MAXDAYSOFWEEK));
  XMC_ASSERT("XMC_RTC_SetTime:Wrong month value", ((uint32_t)time->month < XMC_RTC_MAXMONTH));
  XMC_ASSERT("XMC_RTC_SetTime:Wrong year value", ((uint32_t)time->year < XMC_RTC_MAXYEAR));

#if (XMC_RTC_INIT_SEQUENCE == 1U)
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk) != 0U)
 8004544:	bf00      	nop
 8004546:	f7ff ffab 	bl	80044a0 <XMC_SCU_GetMirrorStatus>
 800454a:	4603      	mov	r3, r0
 800454c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1f8      	bne.n	8004546 <XMC_RTC_SetTime+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->TIM0 = time->raw0;
 8004554:	4a09      	ldr	r2, [pc, #36]	; (800457c <XMC_RTC_SetTime+0x40>)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6213      	str	r3, [r2, #32]

  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk) != 0U)
 800455c:	bf00      	nop
 800455e:	f7ff ff9f 	bl	80044a0 <XMC_SCU_GetMirrorStatus>
 8004562:	4603      	mov	r3, r0
 8004564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f8      	bne.n	800455e <XMC_RTC_SetTime+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->TIM1 = time->raw1;
 800456c:	4a03      	ldr	r2, [pc, #12]	; (800457c <XMC_RTC_SetTime+0x40>)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	6253      	str	r3, [r2, #36]	; 0x24
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->TIM0 = time->raw0;
  RTC->TIM1 = time->raw1;	;
#endif
}
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	50004a00 	.word	0x50004a00

08004580 <XMC_RTC_GetTime>:

/*
 * Gets the RTC module time value
 */
void XMC_RTC_GetTime(XMC_RTC_TIME_t *const time)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  time->raw0 = RTC->TIM0;
 8004588:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <XMC_RTC_GetTime+0x24>)
 800458a:	6a1a      	ldr	r2, [r3, #32]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	601a      	str	r2, [r3, #0]
  time->raw1 = RTC->TIM1;
 8004590:	4b04      	ldr	r3, [pc, #16]	; (80045a4 <XMC_RTC_GetTime+0x24>)
 8004592:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	605a      	str	r2, [r3, #4]
}
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	50004a00 	.word	0x50004a00

080045a8 <XMC_SPI_CH_InitEx>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config, bool init_brg)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	4613      	mov	r3, r2
 80045b4:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 f96a 	bl	8004890 <XMC_USIC_CH_Enable>

  if ((config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER) && init_brg)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	795b      	ldrb	r3, [r3, #5]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d115      	bne.n	80045f0 <XMC_SPI_CH_InitEx+0x48>
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d012      	beq.n	80045f0 <XMC_SPI_CH_InitEx+0x48>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	791b      	ldrb	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <XMC_SPI_CH_InitEx+0x3a>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	4619      	mov	r1, r3
 80045da:	2202      	movs	r2, #2
 80045dc:	f000 fa16 	bl	8004a0c <XMC_USIC_CH_SetBaudrateEx>
 80045e0:	e006      	b.n	80045f0 <XMC_SPI_CH_InitEx+0x48>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	4619      	mov	r1, r3
 80045ea:	2202      	movs	r2, #2
 80045ec:	f000 f99c 	bl	8004928 <XMC_USIC_CH_SetBaudrate>
  }

  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4a0f      	ldr	r2, [pc, #60]	; (8004630 <XMC_SPI_CH_InitEx+0x88>)
 80045f4:	635a      	str	r2, [r3, #52]	; 0x34
                  (0x7UL << USIC_CH_SCTR_WLE_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 80045fc:	639a      	str	r2, [r3, #56]	; 0x38
                             (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	795b      	ldrb	r3, [r3, #5]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d107      	bne.n	8004616 <XMC_SPI_CH_InitEx+0x6e>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                                      USIC_CH_PCR_SSCMode_SELCTR_Msk |
                                      (uint32_t)config->selo_inversion |
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	799b      	ldrb	r3, [r3, #6]
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 800460a:	f043 030b 	orr.w	r3, r3, #11
 800460e:	b2db      	uxtb	r3, r3
 8004610:	461a      	mov	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	63da      	str	r2, [r3, #60]	; 0x3c
                                      (uint32_t)config->selo_inversion |
                                      USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f04f 32ff 	mov.w	r2, #4294967295
 800461c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	891b      	ldrh	r3, [r3, #8]
 8004622:	461a      	mov	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	073f0102 	.word	0x073f0102

08004634 <XMC_SPI_CH_EnableSlaveSelect>:
  return (XMC_SPI_CH_STATUS_t)status;
}

/* Enable the selected slave signal by setting (SELO) bits in PCR register. */
void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t slave)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  /* Configuration of Protocol Control Register */
  channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SELO_Msk;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004642:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	63da      	str	r2, [r3, #60]	; 0x3c
  channel->PCR_SSCMode |= (uint32_t)slave;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <XMC_SPI_CH_GetReceivedData>:
  }
}

/* Reads the data from the buffers based on the FIFO mode selection. */
uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800466e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d103      	bne.n	800467e <XMC_SPI_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467a:	81fb      	strh	r3, [r7, #14]
 800467c:	e003      	b.n	8004686 <XMC_SPI_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004684:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 8004686:	89fb      	ldrh	r3, [r7, #14]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <XMC_SPI_CH_EnableEvent>:

  return status;
}

void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  channel->CCR |= (event & 0x1fc00U);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode |= ((event << 13U) & 0xe000U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	035b      	lsls	r3, r3, #13
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	431a      	orrs	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <XMC_SPI_CH_DisableEvent>:

void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event & 0x1fc00U);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 80046dc:	43db      	mvns	r3, r3
 80046de:	401a      	ands	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode &= (uint32_t)~((event << 13U) & 0xe000U);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	035b      	lsls	r3, r3, #13
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	43db      	mvns	r3, r3
 80046f0:	401a      	ands	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004712:	b2db      	uxtb	r3, r3
}
 8004714:	4618      	mov	r0, r3
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop

0800473c <XMC_UART_CH_InitEx>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_InitEx(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config, bool init_brg)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	4613      	mov	r3, r2
 8004748:	71fb      	strb	r3, [r7, #7]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
 800474a:	2310      	movs	r3, #16
 800474c:	617b      	str	r3, [r7, #20]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f89e 	bl	8004890 <XMC_USIC_CH_Enable>

  if (config->oversampling != 0U)
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	7a1b      	ldrb	r3, [r3, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d002      	beq.n	8004762 <XMC_UART_CH_InitEx+0x26>
  {
    oversampling = (uint32_t)config->oversampling;
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	7a1b      	ldrb	r3, [r3, #8]
 8004760:	617b      	str	r3, [r7, #20]
  }

  if (init_brg)
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d014      	beq.n	8004792 <XMC_UART_CH_InitEx+0x56>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	791b      	ldrb	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d009      	beq.n	8004784 <XMC_UART_CH_InitEx+0x48>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, oversampling);
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	461a      	mov	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	4611      	mov	r1, r2
 800477c:	461a      	mov	r2, r3
 800477e:	f000 f945 	bl	8004a0c <XMC_USIC_CH_SetBaudrateEx>
 8004782:	e006      	b.n	8004792 <XMC_UART_CH_InitEx+0x56>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	4619      	mov	r1, r3
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	f000 f8cb 	bl	8004928 <XMC_USIC_CH_SetBaudrate>
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	79db      	ldrb	r3, [r3, #7]
 8004796:	3b01      	subs	r3, #1
 8004798:	005a      	lsls	r2, r3, #1
                                    (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	3301      	adds	r3, #1
 80047a0:	021b      	lsls	r3, r3, #8
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80047a8:	f043 0301 	orr.w	r3, r3, #1
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	795b      	ldrb	r3, [r3, #5]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	061b      	lsls	r3, r3, #24
 80047b8:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	635a      	str	r2, [r3, #52]	; 0x34
                             ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	799b      	ldrb	r3, [r3, #6]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d009      	beq.n	80047dc <XMC_UART_CH_InitEx+0xa0>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	799b      	ldrb	r3, [r3, #6]
 80047d0:	3b01      	subs	r3, #1
 80047d2:	041b      	lsls	r3, r3, #16
 80047d4:	431a      	orrs	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	635a      	str	r2, [r3, #52]	; 0x34
 80047da:	e008      	b.n	80047ee <XMC_UART_CH_InitEx+0xb2>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	795b      	ldrb	r3, [r3, #5]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	041b      	lsls	r3, r3, #16
 80047e8:	431a      	orrs	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 80047f4:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f04f 32ff 	mov.w	r2, #4294967295
 80047fc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	895b      	ldrh	r3, [r3, #10]
 8004802:	461a      	mov	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop

08004810 <XMC_UART_CH_Transmit>:

  return (XMC_UART_CH_STATUS_t)status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	807b      	strh	r3, [r7, #2]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004822:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d110      	bne.n	800484c <XMC_UART_CH_Transmit+0x3c>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 800482a:	bf00      	nop
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff67 	bl	8004700 <XMC_USIC_CH_GetTransmitBufferStatus>
 8004832:	4603      	mov	r3, r0
 8004834:	2b80      	cmp	r3, #128	; 0x80
 8004836:	d0f9      	beq.n	800482c <XMC_UART_CH_Transmit+0x1c>
    {
    }

    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800483e:	f7ff ff6f 	bl	8004720 <XMC_UART_CH_ClearStatusFlag>

    /*Transmit data */
    channel->TBUF[0U] = data;
 8004842:	887a      	ldrh	r2, [r7, #2]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800484a:	e003      	b.n	8004854 <XMC_UART_CH_Transmit+0x44>
  }
  else
  {
    channel->IN[0U] = data;
 800484c:	887a      	ldrh	r2, [r7, #2]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop

0800485c <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800486a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d103      	bne.n	800487a <XMC_UART_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004876:	81fb      	strh	r3, [r7, #14]
 8004878:	e003      	b.n	8004882 <XMC_UART_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004880:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 8004882:	89fb      	ldrh	r3, [r7, #14]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3714      	adds	r7, #20
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a1a      	ldr	r2, [pc, #104]	; (8004904 <XMC_USIC_CH_Enable+0x74>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <XMC_USIC_CH_Enable+0x18>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a19      	ldr	r2, [pc, #100]	; (8004908 <XMC_USIC_CH_Enable+0x78>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d103      	bne.n	80048b0 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 80048a8:	4818      	ldr	r0, [pc, #96]	; (800490c <XMC_USIC_CH_Enable+0x7c>)
 80048aa:	f000 f99d 	bl	8004be8 <XMC_USIC_Enable>
 80048ae:	e016      	b.n	80048de <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a17      	ldr	r2, [pc, #92]	; (8004910 <XMC_USIC_CH_Enable+0x80>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d003      	beq.n	80048c0 <XMC_USIC_CH_Enable+0x30>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a16      	ldr	r2, [pc, #88]	; (8004914 <XMC_USIC_CH_Enable+0x84>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d103      	bne.n	80048c8 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 80048c0:	4815      	ldr	r0, [pc, #84]	; (8004918 <XMC_USIC_CH_Enable+0x88>)
 80048c2:	f000 f991 	bl	8004be8 <XMC_USIC_Enable>
 80048c6:	e00a      	b.n	80048de <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a14      	ldr	r2, [pc, #80]	; (800491c <XMC_USIC_CH_Enable+0x8c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d003      	beq.n	80048d8 <XMC_USIC_CH_Enable+0x48>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a13      	ldr	r2, [pc, #76]	; (8004920 <XMC_USIC_CH_Enable+0x90>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d102      	bne.n	80048de <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 80048d8:	4812      	ldr	r0, [pc, #72]	; (8004924 <XMC_USIC_CH_Enable+0x94>)
 80048da:	f000 f985 	bl	8004be8 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2203      	movs	r2, #3
 80048e2:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 80048e4:	bf00      	nop
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f9      	beq.n	80048e6 <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	f023 020f 	bic.w	r2, r3, #15
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80048fe:	3708      	adds	r7, #8
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40030000 	.word	0x40030000
 8004908:	40030200 	.word	0x40030200
 800490c:	40030008 	.word	0x40030008
 8004910:	48020000 	.word	0x48020000
 8004914:	48020200 	.word	0x48020200
 8004918:	48020008 	.word	0x48020008
 800491c:	48024000 	.word	0x48024000
 8004920:	48024200 	.word	0x48024200
 8004924:	48024008 	.word	0x48024008

08004928 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b08e      	sub	sp, #56	; 0x38
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]

  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b63      	cmp	r3, #99	; 0x63
 8004938:	d95a      	bls.n	80049f0 <XMC_USIC_CH_SetBaudrate+0xc8>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d057      	beq.n	80049f0 <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 8004940:	f7fd fce8 	bl	8002314 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8004944:	4602      	mov	r2, r0
 8004946:	4b2f      	ldr	r3, [pc, #188]	; (8004a04 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8004948:	fba3 2302 	umull	r2, r3, r3, r2
 800494c:	095b      	lsrs	r3, r3, #5
 800494e:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4a2c      	ldr	r2, [pc, #176]	; (8004a04 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8004954:	fba2 2303 	umull	r2, r3, r2, r3
 8004958:	095b      	lsrs	r3, r3, #5
 800495a:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1024U;
 800495c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004960:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 8004962:	2301      	movs	r3, #1
 8004964:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 8004966:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800496a:	627b      	str	r3, [r7, #36]	; 0x24

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 800496c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004970:	633b      	str	r3, [r7, #48]	; 0x30
 8004972:	e022      	b.n	80049ba <XMC_USIC_CH_SetBaudrate+0x92>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004978:	fb02 f203 	mul.w	r2, r2, r3
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	6879      	ldr	r1, [r7, #4]
 8004980:	fb01 f303 	mul.w	r3, r1, r3
 8004984:	fbb2 f3f3 	udiv	r3, r2, r3
 8004988:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	0a9b      	lsrs	r3, r3, #10
 800498e:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004996:	617b      	str	r3, [r7, #20]

      if ((pdiv_int <= 1024U) && (pdiv_frac < pdiv_frac_min))
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800499e:	d809      	bhi.n	80049b4 <XMC_USIC_CH_SetBaudrate+0x8c>
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d205      	bcs.n	80049b4 <XMC_USIC_CH_SetBaudrate+0x8c>
      {
        pdiv_frac_min = pdiv_frac;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 80049b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b2:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1024U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 80049b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b6:	3b01      	subs	r3, #1
 80049b8:	633b      	str	r3, [r7, #48]	; 0x30
 80049ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1d9      	bne.n	8004974 <XMC_USIC_CH_SetBaudrate+0x4c>
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);
 80049c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c2:	3b01      	subs	r3, #1
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 80049c4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	611a      	str	r2, [r3, #16]
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	695a      	ldr	r2, [r3, #20]
 80049d0:	4b0d      	ldr	r3, [pc, #52]	; (8004a08 <XMC_USIC_CH_SetBaudrate+0xe0>)
 80049d2:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	3a01      	subs	r2, #1
 80049d8:	0292      	lsls	r2, r2, #10
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 80049da:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 80049dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049de:	3b01      	subs	r3, #1
 80049e0:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80049e2:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80049ee:	e002      	b.n	80049f6 <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  return status;
 80049f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3738      	adds	r7, #56	; 0x38
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	51eb851f 	.word	0x51eb851f
 8004a08:	fc0080ef 	.word	0xfc0080ef

08004a0c <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08c      	sub	sp, #48	; 0x30
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 8004a18:	f7fd fc7c 	bl	8002314 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	fb02 f303 	mul.w	r3, r2, r3
 8004a28:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 8004a2e:	6a3a      	ldr	r2, [r7, #32]
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	dd5f      	ble.n	8004af6 <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 8004a40:	e010      	b.n	8004a64 <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	3301      	adds	r3, #1
 8004a46:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	fb02 f303 	mul.w	r3, r2, r3
 8004a50:	461a      	mov	r2, r3
 8004a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a54:	fb03 f302 	mul.w	r3, r3, r2
 8004a58:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 8004a5a:	6a3a      	ldr	r2, [r7, #32]
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a62:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 8004a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a66:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d8e9      	bhi.n	8004a42 <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 8004a6e:	6a3a      	ldr	r2, [r7, #32]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a74:	fb01 f303 	mul.w	r3, r1, r3
 8004a78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a7a:	fb01 f303 	mul.w	r3, r1, r3
 8004a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a82:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 8004a84:	6a3a      	ldr	r2, [r7, #32]
 8004a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a88:	3301      	adds	r3, #1
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	fb01 f303 	mul.w	r3, r1, r3
 8004a90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a92:	fb01 f303 	mul.w	r3, r1, r3
 8004a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9a:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004aa6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	1acb      	subs	r3, r1, r3
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	bfb8      	it	lt
 8004ab4:	425b      	neglt	r3, r3
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	da02      	bge.n	8004ac0 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 8004aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004abc:	3301      	adds	r3, #1
 8004abe:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8004ac6:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 8004ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aca:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	695a      	ldr	r2, [r3, #20]
 8004ad6:	4b0c      	ldr	r3, [pc, #48]	; (8004b08 <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 8004ad8:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	3a01      	subs	r2, #1
 8004ade:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8004ae0:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);
 8004ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8004ae8:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8004aee:	2300      	movs	r3, #0
 8004af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004af4:	e002      	b.n	8004afc <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 8004afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3730      	adds	r7, #48	; 0x30
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	fc0080ef 	.word	0xfc0080ef

08004b0c <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004b22:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004b32:	4b09      	ldr	r3, [pc, #36]	; (8004b58 <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 8004b34:	4013      	ands	r3, r2
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	0211      	lsls	r1, r2, #8
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	4311      	orrs	r1, r2
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 8004b3e:	79fa      	ldrb	r2, [r7, #7]
 8004b40:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8004b42:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
 8004b44:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	f8ffc0c0 	.word	0xf8ffc0c0

08004b5c <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	603b      	str	r3, [r7, #0]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004b72:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 8004b84:	4013      	ands	r3, r2
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	0211      	lsls	r1, r2, #8
 8004b8a:	68ba      	ldr	r2, [r7, #8]
 8004b8c:	4311      	orrs	r1, r2
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 8004b8e:	79fa      	ldrb	r2, [r7, #7]
 8004b90:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 8004b92:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                               (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	efffc0c0 	.word	0xefffc0c0

08004bb0 <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	699a      	ldr	r2, [r3, #24]
 8004bc2:	7afb      	ldrb	r3, [r7, #11]
 8004bc4:	2107      	movs	r1, #7
 8004bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	401a      	ands	r2, r3
                             (service_request << (uint32_t)interrupt_node));
 8004bce:	7afb      	ldrb	r3, [r7, #11]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	619a      	str	r2, [r3, #24]
                             (service_request << (uint32_t)interrupt_node));
}
 8004bdc:	3714      	adds	r7, #20
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop

08004be8 <XMC_USIC_Enable>:
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
                              (service_request << (uint32_t)interrupt_node));
}

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a28      	ldr	r2, [pc, #160]	; (8004c94 <XMC_USIC_Enable+0xac>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d118      	bne.n	8004c2a <XMC_USIC_Enable+0x42>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 8004bf8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004bfc:	f7fd fcce 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
 8004c00:	bf00      	nop
 8004c02:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c06:	f7fd fce5 	bl	80025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1f8      	bne.n	8004c02 <XMC_USIC_Enable+0x1a>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8004c10:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c14:	f7fd fb3e 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 8004c18:	bf00      	nop
 8004c1a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c1e:	f7fd fb55 	bl	80022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1f8      	bne.n	8004c1a <XMC_USIC_Enable+0x32>
 8004c28:	e030      	b.n	8004c8c <XMC_USIC_Enable+0xa4>
#endif
  }
#if defined(USIC1)
  else if (usic == USIC1)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a1a      	ldr	r2, [pc, #104]	; (8004c98 <XMC_USIC_Enable+0xb0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d114      	bne.n	8004c5c <XMC_USIC_Enable+0x74>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 8004c32:	481a      	ldr	r0, [pc, #104]	; (8004c9c <XMC_USIC_Enable+0xb4>)
 8004c34:	f7fd fcb2 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
 8004c38:	bf00      	nop
 8004c3a:	4818      	ldr	r0, [pc, #96]	; (8004c9c <XMC_USIC_Enable+0xb4>)
 8004c3c:	f7fd fcca 	bl	80025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f9      	bne.n	8004c3a <XMC_USIC_Enable+0x52>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8004c46:	4815      	ldr	r0, [pc, #84]	; (8004c9c <XMC_USIC_Enable+0xb4>)
 8004c48:	f7fd fb24 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 8004c4c:	bf00      	nop
 8004c4e:	4813      	ldr	r0, [pc, #76]	; (8004c9c <XMC_USIC_Enable+0xb4>)
 8004c50:	f7fd fb3c 	bl	80022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1f9      	bne.n	8004c4e <XMC_USIC_Enable+0x66>
 8004c5a:	e017      	b.n	8004c8c <XMC_USIC_Enable+0xa4>
#endif
  }
#endif
#if defined(USIC2)
  else if (usic == USIC2)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a10      	ldr	r2, [pc, #64]	; (8004ca0 <XMC_USIC_Enable+0xb8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d113      	bne.n	8004c8c <XMC_USIC_Enable+0xa4>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
 8004c64:	480f      	ldr	r0, [pc, #60]	; (8004ca4 <XMC_USIC_Enable+0xbc>)
 8004c66:	f7fd fc99 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC2));
 8004c6a:	bf00      	nop
 8004c6c:	480d      	ldr	r0, [pc, #52]	; (8004ca4 <XMC_USIC_Enable+0xbc>)
 8004c6e:	f7fd fcb1 	bl	80025d4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1f9      	bne.n	8004c6c <XMC_USIC_Enable+0x84>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8004c78:	480a      	ldr	r0, [pc, #40]	; (8004ca4 <XMC_USIC_Enable+0xbc>)
 8004c7a:	f7fd fb0b 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC2));
 8004c7e:	bf00      	nop
 8004c80:	4808      	ldr	r0, [pc, #32]	; (8004ca4 <XMC_USIC_Enable+0xbc>)
 8004c82:	f7fd fb23 	bl	80022cc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f9      	bne.n	8004c80 <XMC_USIC_Enable+0x98>
#endif
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40030008 	.word	0x40030008
 8004c98:	48020008 	.word	0x48020008
 8004c9c:	10000080 	.word	0x10000080
 8004ca0:	48024008 	.word	0x48024008
 8004ca4:	10000100 	.word	0x10000100

08004ca8 <XMC_WDT_Enable>:
 * API IMPLEMENTATION
  ********************************************************************************************************************/

/* Enables watchdog clock and releases watchdog reset. */
void XMC_WDT_Enable(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
#if UC_FAMILY == XMC4
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_WDT);
 8004cac:	2020      	movs	r0, #32
 8004cae:	f7fd fc65 	bl	800257c <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_WDT);
 8004cb2:	4803      	ldr	r0, [pc, #12]	; (8004cc0 <XMC_WDT_Enable+0x18>)
 8004cb4:	f7fd fc72 	bl	800259c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_WDT);
 8004cb8:	4801      	ldr	r0, [pc, #4]	; (8004cc0 <XMC_WDT_Enable+0x18>)
 8004cba:	f7fd faeb 	bl	8002294 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
}
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	20000002 	.word	0x20000002

08004cc4 <XMC_WDT_Init>:
  XMC_SCU_CLOCK_DisableClock(XMC_SCU_CLOCK_WDT);
#endif
}
/* Initializes and configures watchdog with configuration data pointed by \a config. */
void XMC_WDT_Init(const XMC_WDT_CONFIG_t *const config)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  XMC_WDT_Enable();
 8004ccc:	f7ff ffec 	bl	8004ca8 <XMC_WDT_Enable>
  WDT->CTR = config->wdt_ctr;
 8004cd0:	4a07      	ldr	r2, [pc, #28]	; (8004cf0 <XMC_WDT_Init+0x2c>)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	6053      	str	r3, [r2, #4]
  WDT->WLB = config->window_lower_bound;
 8004cd8:	4a05      	ldr	r2, [pc, #20]	; (8004cf0 <XMC_WDT_Init+0x2c>)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	6113      	str	r3, [r2, #16]
  WDT->WUB = config->window_upper_bound;
 8004ce0:	4a03      	ldr	r2, [pc, #12]	; (8004cf0 <XMC_WDT_Init+0x2c>)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6153      	str	r3, [r2, #20]
}
 8004ce8:	3708      	adds	r7, #8
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	50008000 	.word	0x50008000

08004cf4 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8004cfc:	4b14      	ldr	r3, [pc, #80]	; (8004d50 <_sbrk+0x5c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d102      	bne.n	8004d0a <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8004d04:	4b12      	ldr	r3, [pc, #72]	; (8004d50 <_sbrk+0x5c>)
 8004d06:	4a13      	ldr	r2, [pc, #76]	; (8004d54 <_sbrk+0x60>)
 8004d08:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8004d0a:	4b11      	ldr	r3, [pc, #68]	; (8004d50 <_sbrk+0x5c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3303      	adds	r3, #3
 8004d14:	f023 0303 	bic.w	r3, r3, #3
 8004d18:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8004d1a:	4b0d      	ldr	r3, [pc, #52]	; (8004d50 <_sbrk+0x5c>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4413      	add	r3, r2
 8004d22:	4a0d      	ldr	r2, [pc, #52]	; (8004d58 <_sbrk+0x64>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d207      	bcs.n	8004d38 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8004d28:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <_sbrk+0x5c>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4413      	add	r3, r2
 8004d30:	4a07      	ldr	r2, [pc, #28]	; (8004d50 <_sbrk+0x5c>)
 8004d32:	6013      	str	r3, [r2, #0]
    return (base);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	e006      	b.n	8004d46 <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8004d38:	f00c fc74 	bl	8011624 <__errno>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	230c      	movs	r3, #12
 8004d40:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8004d42:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	1fff4490 	.word	0x1fff4490
 8004d54:	20000000 	.word	0x20000000
 8004d58:	2003ffc0 	.word	0x2003ffc0

08004d5c <_init>:

/* Init */
void _init(void)
{}
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <IOExp_Configure>:
}

/* Configures pin input and output for corresponding ports as provided in port0 and port1 parameter */
/* IOExp_address is the device address, e.g. 0x40 */
void IOExp_Configure(I2C_MASTER_t *handle, uint8_t IOExp_address, uint8_t port0, uint8_t port1)
{
 8004d68:	b590      	push	{r4, r7, lr}
 8004d6a:	b093      	sub	sp, #76	; 0x4c
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	4608      	mov	r0, r1
 8004d72:	4611      	mov	r1, r2
 8004d74:	461a      	mov	r2, r3
 8004d76:	4603      	mov	r3, r0
 8004d78:	70fb      	strb	r3, [r7, #3]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	70bb      	strb	r3, [r7, #2]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	707b      	strb	r3, [r7, #1]
	bool send_start = true, send_stop = true;
 8004d82:	2301      	movs	r3, #1
 8004d84:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint8_t data_ptr[20] = {0}, data_RxPtr[20] = {0}, CMD;
 8004d8e:	f107 031c 	add.w	r3, r7, #28
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	3304      	adds	r3, #4
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	2200      	movs	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	3304      	adds	r3, #4
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	3304      	adds	r3, #4
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	3304      	adds	r3, #4
 8004db0:	f107 0308 	add.w	r3, r7, #8
 8004db4:	2200      	movs	r2, #0
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	3304      	adds	r3, #4
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	3304      	adds	r3, #4
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	3304      	adds	r3, #4
	uint32_t data_count;
	I2C_MASTER_STATUS_t I2C_status = I2C_MASTER_STATUS_FAILURE;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	bool test_result = false;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	uint8_t pass_count=0;
 8004dde:	2300      	movs	r3, #0
 8004de0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	/*********************************************TEST port 0 output, port 1 input ************************************************/
	/* Configure port 0 */
	CMD = CONFIG_REG_PORT0;
 8004de4:	2306      	movs	r3, #6
 8004de6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	data_ptr[0] = CMD;
 8004dea:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8004dee:	773b      	strb	r3, [r7, #28]
	data_ptr[1] = port0; // data to port 0
 8004df0:	78bb      	ldrb	r3, [r7, #2]
 8004df2:	777b      	strb	r3, [r7, #29]
	data_ptr[2] = port1; // data to port 1
 8004df4:	787b      	ldrb	r3, [r7, #1]
 8004df6:	77bb      	strb	r3, [r7, #30]
	data_count = 3;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	633b      	str	r3, [r7, #48]	; 0x30

	for(int i = 0; i < 0xffff; i++);
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e00:	e002      	b.n	8004e08 <IOExp_Configure+0xa0>
 8004e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e04:	3301      	adds	r3, #1
 8004e06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e0a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	ddf7      	ble.n	8004e02 <IOExp_Configure+0x9a>
	/* Set Port 0 as output and port 1 as input */
	I2C_MASTER_Transmit(handle, send_start, IOExp_address/*I2C_SLAVE_ADDRESS*/, &data_ptr[0], data_count, send_stop);
 8004e12:	78fa      	ldrb	r2, [r7, #3]
 8004e14:	f897 103b 	ldrb.w	r1, [r7, #59]	; 0x3b
 8004e18:	f107 041c 	add.w	r4, r7, #28
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004e24:	9301      	str	r3, [sp, #4]
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	4623      	mov	r3, r4
 8004e2a:	f002 fe79 	bl	8007b20 <I2C_MASTER_Transmit>
}
 8004e2e:	3744      	adds	r7, #68	; 0x44
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd90      	pop	{r4, r7, pc}

08004e34 <IOExp_SetPIN_UPDATE>:

/* Internal function to set a pin high or low for specified IO expander
 * return: true,  operation is successful
 * 		   false, operation not successful */
bool IOExp_SetPIN_UPDATE(I2C_MASTER_t *handle, uint8_t IOExp_Address, uint8_t port, uint8_t pin, bool pin_level)
{
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b091      	sub	sp, #68	; 0x44
 8004e38:	af04      	add	r7, sp, #16
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	4608      	mov	r0, r1
 8004e3e:	4611      	mov	r1, r2
 8004e40:	461a      	mov	r2, r3
 8004e42:	4603      	mov	r3, r0
 8004e44:	70fb      	strb	r3, [r7, #3]
 8004e46:	460b      	mov	r3, r1
 8004e48:	70bb      	strb	r3, [r7, #2]
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	707b      	strb	r3, [r7, #1]
	bool send_start = true, send_stop = true;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t data_ptr[20] = {0}, data_Rx[2] = {0}, CMD;
 8004e5a:	f107 030c 	add.w	r3, r7, #12
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	3304      	adds	r3, #4
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	3304      	adds	r3, #4
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	3304      	adds	r3, #4
 8004e70:	2200      	movs	r2, #0
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	3304      	adds	r3, #4
 8004e76:	2200      	movs	r2, #0
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	3304      	adds	r3, #4
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	813b      	strh	r3, [r7, #8]
	uint32_t data_count;
	I2C_MASTER_STATUS_t I2C_status = I2C_MASTER_STATUS_FAILURE;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	if(0 == port)
 8004e86:	78bb      	ldrb	r3, [r7, #2]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d103      	bne.n	8004e94 <IOExp_SetPIN_UPDATE+0x60>
	{
		/* Read port 0 configuration */
		CMD = OUTPUT_REG_PORT0;
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004e92:	e002      	b.n	8004e9a <IOExp_SetPIN_UPDATE+0x66>
	}
	else //if(1 == port)
	{
		/* Read port 1 configuration */
		CMD = OUTPUT_REG_PORT1;
 8004e94:	2303      	movs	r3, #3
 8004e96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	data_ptr[0] = CMD;
 8004e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004e9e:	733b      	strb	r3, [r7, #12]
	data_count = 1;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	623b      	str	r3, [r7, #32]

	send_stop = false;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Read port 0 */
	I2C_status = I2C_MASTER_Transmit(handle, send_start, IOExp_Address, &data_ptr[0], data_count, send_stop);
 8004eaa:	78fa      	ldrb	r2, [r7, #3]
 8004eac:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8004eb0:	f107 040c 	add.w	r4, r7, #12
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ebc:	9301      	str	r3, [sp, #4]
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	4623      	mov	r3, r4
 8004ec2:	f002 fe2d 	bl	8007b20 <I2C_MASTER_Transmit>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	if(I2C_MASTER_STATUS_SUCCESS == I2C_status)
 8004ecc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d15d      	bne.n	8004f90 <IOExp_SetPIN_UPDATE+0x15c>
	{
		//send_start = true;
		send_start = true;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		send_stop = true;
 8004eda:	2301      	movs	r3, #1
 8004edc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

		/* Read Port 1 pins */
	//	I2C_status = I2C_MASTER_Receive(&I2C_MASTER_0, send_start, IOExp_Address, &data_Rx[0], data_count, send_stop, true);
		//data_count = 2;
		I2C_status = I2C_MASTER_Receive(handle, send_start, IOExp_Address, &data_ptr[1], data_count, send_stop, true);
 8004ee0:	78fa      	ldrb	r2, [r7, #3]
 8004ee2:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8004ee6:	f107 030c 	add.w	r3, r7, #12
 8004eea:	1c5c      	adds	r4, r3, #1
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ef4:	9301      	str	r3, [sp, #4]
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	9302      	str	r3, [sp, #8]
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	4623      	mov	r3, r4
 8004efe:	f002 fe39 	bl	8007b74 <I2C_MASTER_Receive>
 8004f02:	4603      	mov	r3, r0
 8004f04:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		if(I2C_MASTER_STATUS_SUCCESS == I2C_status)
 8004f08:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d13f      	bne.n	8004f90 <IOExp_SetPIN_UPDATE+0x15c>
		{
			if(PIN_HIGH == pin_level)
 8004f10:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00c      	beq.n	8004f32 <IOExp_SetPIN_UPDATE+0xfe>
			{
				/* Update output register value */
				data_ptr[1] |= /*data_Rx[0] |*/ (1 << pin);
 8004f18:	7b7b      	ldrb	r3, [r7, #13]
 8004f1a:	b2d9      	uxtb	r1, r3
 8004f1c:	787b      	ldrb	r3, [r7, #1]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	460a      	mov	r2, r1
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	737b      	strb	r3, [r7, #13]
 8004f30:	e00d      	b.n	8004f4e <IOExp_SetPIN_UPDATE+0x11a>
			}
			else
			{
				/* Update output register value */
				data_ptr[1] &= /*data_Rx[0] &*/ (~(1 << pin));
 8004f32:	7b7b      	ldrb	r3, [r7, #13]
 8004f34:	b2d9      	uxtb	r1, r3
 8004f36:	787b      	ldrb	r3, [r7, #1]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	43db      	mvns	r3, r3
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	460a      	mov	r2, r1
 8004f46:	4013      	ands	r3, r2
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	737b      	strb	r3, [r7, #13]
			}

			data_count = 2;
 8004f4e:	2302      	movs	r3, #2
 8004f50:	623b      	str	r3, [r7, #32]
			send_start = true;
 8004f52:	2301      	movs	r3, #1
 8004f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			for(int i= 0; i < 0xffff; i++);
 8004f58:	2300      	movs	r3, #0
 8004f5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f5c:	e002      	b.n	8004f64 <IOExp_SetPIN_UPDATE+0x130>
 8004f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f60:	3301      	adds	r3, #1
 8004f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f66:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	ddf7      	ble.n	8004f5e <IOExp_SetPIN_UPDATE+0x12a>
			/* update pin */
			I2C_status = I2C_MASTER_Transmit(handle, send_start, IOExp_Address, &data_ptr[0], data_count, send_stop);
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8004f74:	f107 040c 	add.w	r4, r7, #12
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	4623      	mov	r3, r4
 8004f86:	f002 fdcb 	bl	8007b20 <I2C_MASTER_Transmit>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			/* data is expected to be successfully written at this point */
		}
	}

	if(I2C_MASTER_STATUS_SUCCESS == I2C_status)
 8004f90:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <IOExp_SetPIN_UPDATE+0x168>
		return true;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e000      	b.n	8004f9e <IOExp_SetPIN_UPDATE+0x16a>
	else
		return false;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3734      	adds	r7, #52	; 0x34
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	bf00      	nop

08004fa8 <IOExp_SetPIN_HIGH>:

/* Function to set a pin high for specified IO expander
 * return: true,  operation is successful
 * 		   false, operation not successful */
bool IOExp_SetPIN_HIGH(I2C_MASTER_t *handle, uint8_t IOExp_Address, uint8_t port, uint8_t pin)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	4608      	mov	r0, r1
 8004fb2:	4611      	mov	r1, r2
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	70fb      	strb	r3, [r7, #3]
 8004fba:	460b      	mov	r3, r1
 8004fbc:	70bb      	strb	r3, [r7, #2]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	707b      	strb	r3, [r7, #1]
	return IOExp_SetPIN_UPDATE(handle, IOExp_Address, port, pin, PIN_HIGH);
 8004fc2:	78f9      	ldrb	r1, [r7, #3]
 8004fc4:	78ba      	ldrb	r2, [r7, #2]
 8004fc6:	787c      	ldrb	r4, [r7, #1]
 8004fc8:	2301      	movs	r3, #1
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	4623      	mov	r3, r4
 8004fd0:	f7ff ff30 	bl	8004e34 <IOExp_SetPIN_UPDATE>
 8004fd4:	4603      	mov	r3, r0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd90      	pop	{r4, r7, pc}
 8004fde:	bf00      	nop

08004fe0 <IOExp_SetPIN_LOW>:

/* Function to set a pin low for specified IO expander
 * return: true,  operation is successful
 * 		   false, operation not successful */
bool IOExp_SetPIN_LOW(I2C_MASTER_t *handle, uint8_t IOExp_Address, uint8_t port, uint8_t pin)
{
 8004fe0:	b590      	push	{r4, r7, lr}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	461a      	mov	r2, r3
 8004fee:	4603      	mov	r3, r0
 8004ff0:	70fb      	strb	r3, [r7, #3]
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	70bb      	strb	r3, [r7, #2]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	707b      	strb	r3, [r7, #1]
	return IOExp_SetPIN_UPDATE(handle, IOExp_Address, port, pin, PIN_LOW);
 8004ffa:	78f9      	ldrb	r1, [r7, #3]
 8004ffc:	78ba      	ldrb	r2, [r7, #2]
 8004ffe:	787c      	ldrb	r4, [r7, #1]
 8005000:	2300      	movs	r3, #0
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	4623      	mov	r3, r4
 8005008:	f7ff ff14 	bl	8004e34 <IOExp_SetPIN_UPDATE>
 800500c:	4603      	mov	r3, r0
}
 800500e:	4618      	mov	r0, r3
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	bd90      	pop	{r4, r7, pc}
 8005016:	bf00      	nop

08005018 <IOExp_ReadPIN_LEVEL>:
//	}
//}


uint8_t* IOExp_ReadPIN_LEVEL(I2C_MASTER_t *handle, uint8_t IOExp_Address, uint8_t port)
{
 8005018:	b590      	push	{r4, r7, lr}
 800501a:	b091      	sub	sp, #68	; 0x44
 800501c:	af04      	add	r7, sp, #16
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	70fb      	strb	r3, [r7, #3]
 8005024:	4613      	mov	r3, r2
 8005026:	70bb      	strb	r3, [r7, #2]
	bool send_start = true, send_stop = true;
 8005028:	2301      	movs	r3, #1
 800502a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800502e:	2301      	movs	r3, #1
 8005030:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t data_ptr[20] = {0}, /*data_Rx[2] = {0},*/ CMD;
 8005034:	f107 030c 	add.w	r3, r7, #12
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	3304      	adds	r3, #4
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	3304      	adds	r3, #4
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	3304      	adds	r3, #4
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	3304      	adds	r3, #4
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	3304      	adds	r3, #4
	static uint8_t data_Rx[2] = {0, 0};
	uint32_t data_count;
	I2C_MASTER_STATUS_t I2C_status = I2C_MASTER_STATUS_FAILURE;
 8005056:	2301      	movs	r3, #1
 8005058:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	if(0 == port)
 800505c:	78bb      	ldrb	r3, [r7, #2]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d103      	bne.n	800506a <IOExp_ReadPIN_LEVEL+0x52>
	{
		/* Read port 0 configuration */
		CMD = INPUT_REG_PORT0;
 8005062:	2300      	movs	r3, #0
 8005064:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005068:	e002      	b.n	8005070 <IOExp_ReadPIN_LEVEL+0x58>
	}
	else //if(1 == port)
	{
		/* Read port 1 configuration */
		CMD = INPUT_REG_PORT1;
 800506a:	2301      	movs	r3, #1
 800506c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	data_ptr[0] = CMD;
 8005070:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005074:	733b      	strb	r3, [r7, #12]
	data_count = 1;
 8005076:	2301      	movs	r3, #1
 8005078:	623b      	str	r3, [r7, #32]

	send_stop = true;
 800507a:	2301      	movs	r3, #1
 800507c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Read port */
	//for(int i = 0; i < 0xffff; i++);
	I2C_status = I2C_MASTER_Transmit(handle, send_start, IOExp_Address, &data_ptr[0], data_count, send_stop);
 8005080:	78fa      	ldrb	r2, [r7, #3]
 8005082:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8005086:	f107 040c 	add.w	r4, r7, #12
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005092:	9301      	str	r3, [sp, #4]
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	4623      	mov	r3, r4
 8005098:	f002 fd42 	bl	8007b20 <I2C_MASTER_Transmit>
 800509c:	4603      	mov	r3, r0
 800509e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	if(I2C_MASTER_STATUS_SUCCESS == I2C_status)
 80050a2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d127      	bne.n	80050fa <IOExp_ReadPIN_LEVEL+0xe2>
	{
		send_start = true;
 80050aa:	2301      	movs	r3, #1
 80050ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		send_stop = true;
 80050b0:	2301      	movs	r3, #1
 80050b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for(int i = 0; i < 0xffff; i++);
 80050b6:	2300      	movs	r3, #0
 80050b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80050ba:	e002      	b.n	80050c2 <IOExp_ReadPIN_LEVEL+0xaa>
 80050bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050be:	3301      	adds	r3, #1
 80050c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80050c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80050c8:	4293      	cmp	r3, r2
 80050ca:	ddf7      	ble.n	80050bc <IOExp_ReadPIN_LEVEL+0xa4>
		/* Read Port pins */
		I2C_status = I2C_MASTER_Receive(handle, send_start, IOExp_Address, data_Rx, 2/*data_count*/, send_stop, true);
 80050cc:	78fa      	ldrb	r2, [r7, #3]
 80050ce:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 80050d2:	2302      	movs	r3, #2
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80050da:	9301      	str	r3, [sp, #4]
 80050dc:	2301      	movs	r3, #1
 80050de:	9302      	str	r3, [sp, #8]
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4b08      	ldr	r3, [pc, #32]	; (8005104 <IOExp_ReadPIN_LEVEL+0xec>)
 80050e4:	f002 fd46 	bl	8007b74 <I2C_MASTER_Receive>
 80050e8:	4603      	mov	r3, r0
 80050ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

		if(I2C_MASTER_STATUS_SUCCESS == I2C_status)
 80050ee:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <IOExp_ReadPIN_LEVEL+0xe2>
		{
			return (data_Rx);
 80050f6:	4b03      	ldr	r3, [pc, #12]	; (8005104 <IOExp_ReadPIN_LEVEL+0xec>)
 80050f8:	e7ff      	b.n	80050fa <IOExp_ReadPIN_LEVEL+0xe2>
		}
	}
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3734      	adds	r7, #52	; 0x34
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd90      	pop	{r4, r7, pc}
 8005102:	bf00      	nop
 8005104:	1fff4494 	.word	0x1fff4494

08005108 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	460b      	mov	r3, r1
 8005112:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	fa22 f303 	lsr.w	r3, r2, r3
 800511e:	f003 0301 	and.w	r3, r3, #1
}
 8005122:	4618      	mov	r0, r3
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop

08005130 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	7c1b      	ldrb	r3, [r3, #16]
 8005140:	4610      	mov	r0, r2
 8005142:	4619      	mov	r1, r3
 8005144:	f7ff ffe0 	bl	8005108 <XMC_GPIO_GetInput>
 8005148:	4603      	mov	r3, r0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop

08005154 <Input_Capture>:
	//if(Vcu_InPuts.IGNITION_1_IN)
//#endif

Vcu_InPuts_t Vcu_InPuts;
void Input_Capture(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0

	//Vcu_InPuts.charger_connect_IN = DIGITAL_IO_GetInput(&CHARGER_CONNECTED_IN_D);

	Vcu_InPuts.IGNITION_1_IN = DIGITAL_IO_GetInput(&IGNI_POS1_IN_D);
 8005158:	481f      	ldr	r0, [pc, #124]	; (80051d8 <Input_Capture+0x84>)
 800515a:	f7ff ffe9 	bl	8005130 <DIGITAL_IO_GetInput>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf14      	ite	ne
 8005164:	2301      	movne	r3, #1
 8005166:	2300      	moveq	r3, #0
 8005168:	b2da      	uxtb	r2, r3
 800516a:	4b1c      	ldr	r3, [pc, #112]	; (80051dc <Input_Capture+0x88>)
 800516c:	701a      	strb	r2, [r3, #0]

	Vcu_InPuts.IGNITION_2_IN = DIGITAL_IO_GetInput(&IGNI_POS2_IN_D);
 800516e:	481c      	ldr	r0, [pc, #112]	; (80051e0 <Input_Capture+0x8c>)
 8005170:	f7ff ffde 	bl	8005130 <DIGITAL_IO_GetInput>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	bf14      	ite	ne
 800517a:	2301      	movne	r3, #1
 800517c:	2300      	moveq	r3, #0
 800517e:	b2da      	uxtb	r2, r3
 8005180:	4b16      	ldr	r3, [pc, #88]	; (80051dc <Input_Capture+0x88>)
 8005182:	705a      	strb	r2, [r3, #1]

	Switch_Ios_IN.brake_sw_in_d = DIGITAL_IO_GetInput(&BRAKE_SW_IN_D);
 8005184:	4817      	ldr	r0, [pc, #92]	; (80051e4 <Input_Capture+0x90>)
 8005186:	f7ff ffd3 	bl	8005130 <DIGITAL_IO_GetInput>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	bf14      	ite	ne
 8005190:	2301      	movne	r3, #1
 8005192:	2300      	moveq	r3, #0
 8005194:	b2da      	uxtb	r2, r3
 8005196:	4b14      	ldr	r3, [pc, #80]	; (80051e8 <Input_Capture+0x94>)
 8005198:	749a      	strb	r2, [r3, #18]

	Switch_Ios_IN.handbrake_sw_IN = DIGITAL_IO_GetInput(&HANDBRAKE_IN_D);
 800519a:	4814      	ldr	r0, [pc, #80]	; (80051ec <Input_Capture+0x98>)
 800519c:	f7ff ffc8 	bl	8005130 <DIGITAL_IO_GetInput>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bf14      	ite	ne
 80051a6:	2301      	movne	r3, #1
 80051a8:	2300      	moveq	r3, #0
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	4b0e      	ldr	r3, [pc, #56]	; (80051e8 <Input_Capture+0x94>)
 80051ae:	721a      	strb	r2, [r3, #8]

	Switch_Ios_IN.electronic_brake_in_d = DIGITAL_IO_GetInput(&ELEC_HANDBRAKE_IN_D);
 80051b0:	480f      	ldr	r0, [pc, #60]	; (80051f0 <Input_Capture+0x9c>)
 80051b2:	f7ff ffbd 	bl	8005130 <DIGITAL_IO_GetInput>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	bf14      	ite	ne
 80051bc:	2301      	movne	r3, #1
 80051be:	2300      	moveq	r3, #0
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <Input_Capture+0x94>)
 80051c4:	715a      	strb	r2, [r3, #5]

	Can_Inputs();
 80051c6:	f000 f815 	bl	80051f4 <Can_Inputs>

	state_1_InputCapture();
 80051ca:	f000 f857 	bl	800527c <state_1_InputCapture>
	State_2_InputCapture();
 80051ce:	f000 fa3d 	bl	800564c <State_2_InputCapture>

	read_temp();
 80051d2:	f000 f827 	bl	8005224 <read_temp>

}
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	080135a0 	.word	0x080135a0
 80051dc:	1fff4a60 	.word	0x1fff4a60
 80051e0:	0801358c 	.word	0x0801358c
 80051e4:	080135dc 	.word	0x080135dc
 80051e8:	1fff4900 	.word	0x1fff4900
 80051ec:	080135c8 	.word	0x080135c8
 80051f0:	080133ac 	.word	0x080133ac

080051f4 <Can_Inputs>:

void Can_Inputs(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
	uart_debugg("in can_inputs");
 80051f8:	4808      	ldr	r0, [pc, #32]	; (800521c <Can_Inputs+0x28>)
 80051fa:	f00a fd15 	bl	800fc28 <uart_debugg>
	/*charger read */
			Read_CAN_id0x18FF50E5();
 80051fe:	f005 fe55 	bl	800aeac <Read_CAN_id0x18FF50E5>
		Gtake_Rx_29bit();

#elif IRP
//		  SuperLooptime_Start();

		Irp_Rx_29bit();
 8005202:	f005 fde1 	bl	800adc8 <Irp_Rx_29bit>

#endif


		//Read_CAN_BMS();//11bit
		Read_can_bms_29bit(); //29 bit
 8005206:	f004 fdaf 	bl	8009d68 <Read_can_bms_29bit>
		CAN_INPUT_HVAC();
 800520a:	f005 fa2d 	bl	800a668 <CAN_INPUT_HVAC>
		CAN_Read_EPS();
 800520e:	f005 f849 	bl	800a2a4 <CAN_Read_EPS>
		/*charger read */
		//Read_CAN_id0x18FF50E5();

		//ruff();

		uart_debugg("exit can_inputs");
 8005212:	4803      	ldr	r0, [pc, #12]	; (8005220 <Can_Inputs+0x2c>)
 8005214:	f00a fd08 	bl	800fc28 <uart_debugg>
}
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	08012f40 	.word	0x08012f40
 8005220:	08012f50 	.word	0x08012f50

08005224 <read_temp>:

void read_temp(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0


	U18_read_temp();
 8005228:	f000 fa80 	bl	800572c <U18_read_temp>



}
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop

08005230 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005240:	78fb      	ldrb	r3, [r7, #3]
 8005242:	fa22 f303 	lsr.w	r3, r2, r3
 8005246:	f003 0301 	and.w	r3, r3, #1
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop

08005258 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	7c1b      	ldrb	r3, [r3, #16]
 8005268:	4610      	mov	r0, r2
 800526a:	4619      	mov	r1, r3
 800526c:	f7ff ffe0 	bl	8005230 <XMC_GPIO_GetInput>
 8005270:	4603      	mov	r3, r0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop

0800527c <state_1_InputCapture>:
#include "Vcu_Config.h"
#include "IOExp_lib.h"
#include "Vcu_Init.h"

void state_1_InputCapture(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
	if(Vcu_InPuts.IGNITION_1_IN)
 8005280:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <state_1_InputCapture+0x30>)
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
	else if(!(Vcu_InPuts.IGNITION_1_IN))
	{
		/* do the necessary task */
	}

	Switch_Ios_IN.brake_oil_IN = DIGITAL_IO_GetInput(&BRAKE_OIL_IN_D);
 8005286:	480a      	ldr	r0, [pc, #40]	; (80052b0 <state_1_InputCapture+0x34>)
 8005288:	f7ff ffe6 	bl	8005258 <DIGITAL_IO_GetInput>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2da      	uxtb	r2, r3
 8005298:	4b06      	ldr	r3, [pc, #24]	; (80052b4 <state_1_InputCapture+0x38>)
 800529a:	719a      	strb	r2, [r3, #6]

	/* check for io_expander */
	Io_Exp_U24();
 800529c:	f000 f80c 	bl	80052b8 <Io_Exp_U24>
	Io_Exp_U25();
 80052a0:	f000 f8fe 	bl	80054a0 <Io_Exp_U25>
	Io_Exp_U38();
 80052a4:	f000 f954 	bl	8005550 <Io_Exp_U38>
	//Io_Exp_U48();

}
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	1fff4a60 	.word	0x1fff4a60
 80052b0:	08013550 	.word	0x08013550
 80052b4:	1fff4900 	.word	0x1fff4900

080052b8 <Io_Exp_U24>:

void Io_Exp_U24(void)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
	//uart_debugg("in U24");

	uint8_t *port_data = NULL, IOExp_Address = 0x40;
 80052be:	2300      	movs	r3, #0
 80052c0:	60fb      	str	r3, [r7, #12]
 80052c2:	2340      	movs	r3, #64	; 0x40
 80052c4:	72fb      	strb	r3, [r7, #11]

	port_data = IOExp_ReadPIN_LEVEL(&I2C_MASTER_0, IOExp_Address, 0x00);
 80052c6:	7afb      	ldrb	r3, [r7, #11]
 80052c8:	4870      	ldr	r0, [pc, #448]	; (800548c <Io_Exp_U24+0x1d4>)
 80052ca:	4619      	mov	r1, r3
 80052cc:	2200      	movs	r2, #0
 80052ce:	f7ff fea3 	bl	8005018 <IOExp_ReadPIN_LEVEL>
 80052d2:	60f8      	str	r0, [r7, #12]

	/* port 0 */

	Combi_Switch_IN.low_beam_IN = (port_data[0] & (0x01));
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	bf14      	ite	ne
 80052e0:	2301      	movne	r3, #1
 80052e2:	2300      	moveq	r3, #0
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	4b6a      	ldr	r3, [pc, #424]	; (8005490 <Io_Exp_U24+0x1d8>)
 80052e8:	701a      	strb	r2, [r3, #0]

	Combi_Switch_IN.high_beam_IN = ((port_data[0] >> 1) & (0x01));
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	085b      	lsrs	r3, r3, #1
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	bf14      	ite	ne
 80052fa:	2301      	movne	r3, #1
 80052fc:	2300      	moveq	r3, #0
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	4b63      	ldr	r3, [pc, #396]	; (8005490 <Io_Exp_U24+0x1d8>)
 8005302:	705a      	strb	r2, [r3, #1]

	Combi_Switch_IN.pos_light_IN = ((port_data[0] >> 2) & (0x01));
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	089b      	lsrs	r3, r3, #2
 800530a:	b2db      	uxtb	r3, r3
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	bf14      	ite	ne
 8005314:	2301      	movne	r3, #1
 8005316:	2300      	moveq	r3, #0
 8005318:	b2da      	uxtb	r2, r3
 800531a:	4b5d      	ldr	r3, [pc, #372]	; (8005490 <Io_Exp_U24+0x1d8>)
 800531c:	709a      	strb	r2, [r3, #2]

	Combi_Switch_IN.left_indicator_IN = ((port_data[0] >> 3) & 0x01);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	08db      	lsrs	r3, r3, #3
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	bf14      	ite	ne
 800532e:	2301      	movne	r3, #1
 8005330:	2300      	moveq	r3, #0
 8005332:	b2da      	uxtb	r2, r3
 8005334:	4b56      	ldr	r3, [pc, #344]	; (8005490 <Io_Exp_U24+0x1d8>)
 8005336:	70da      	strb	r2, [r3, #3]

	Combi_Switch_IN.right_indicator_IN = ((port_data[0] >> 4) & 0x01);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	091b      	lsrs	r3, r3, #4
 800533e:	b2db      	uxtb	r3, r3
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	bf14      	ite	ne
 8005348:	2301      	movne	r3, #1
 800534a:	2300      	moveq	r3, #0
 800534c:	b2da      	uxtb	r2, r3
 800534e:	4b50      	ldr	r3, [pc, #320]	; (8005490 <Io_Exp_U24+0x1d8>)
 8005350:	711a      	strb	r2, [r3, #4]

	Combi_Switch_IN.hazzard_sw_IN = ((port_data[0] >> 5) & 0x01);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	095b      	lsrs	r3, r3, #5
 8005358:	b2db      	uxtb	r3, r3
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	bf14      	ite	ne
 8005362:	2301      	movne	r3, #1
 8005364:	2300      	moveq	r3, #0
 8005366:	b2da      	uxtb	r2, r3
 8005368:	4b49      	ldr	r3, [pc, #292]	; (8005490 <Io_Exp_U24+0x1d8>)
 800536a:	715a      	strb	r2, [r3, #5]

	Seat_Switch_IN.seat_belt_d_IN = ((port_data[0] >> 6) & 0x01);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	099b      	lsrs	r3, r3, #6
 8005372:	b2db      	uxtb	r3, r3
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	bf14      	ite	ne
 800537c:	2301      	movne	r3, #1
 800537e:	2300      	moveq	r3, #0
 8005380:	b2da      	uxtb	r2, r3
 8005382:	4b44      	ldr	r3, [pc, #272]	; (8005494 <Io_Exp_U24+0x1dc>)
 8005384:	701a      	strb	r2, [r3, #0]

	Seat_Switch_IN.seat_belt_p_IN = ((port_data[0] >> 7) & 0x01);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	09db      	lsrs	r3, r3, #7
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	bf14      	ite	ne
 8005396:	2301      	movne	r3, #1
 8005398:	2300      	moveq	r3, #0
 800539a:	b2da      	uxtb	r2, r3
 800539c:	4b3d      	ldr	r3, [pc, #244]	; (8005494 <Io_Exp_U24+0x1dc>)
 800539e:	705a      	strb	r2, [r3, #1]
	/*    ***********************************************************   */

	/* port 1 */


	Seat_Switch_IN.seat_occup_p_IN = (port_data[1] & (0x01));
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	3301      	adds	r3, #1
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	bf14      	ite	ne
 80053ae:	2301      	movne	r3, #1
 80053b0:	2300      	moveq	r3, #0
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	4b37      	ldr	r3, [pc, #220]	; (8005494 <Io_Exp_U24+0x1dc>)
 80053b6:	709a      	strb	r2, [r3, #2]

	Door_Switch_IN.door_lock_IN = ((port_data[1] >> 1) & (0x01));
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	3301      	adds	r3, #1
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	085b      	lsrs	r3, r3, #1
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bf14      	ite	ne
 80053ca:	2301      	movne	r3, #1
 80053cc:	2300      	moveq	r3, #0
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	4b31      	ldr	r3, [pc, #196]	; (8005498 <Io_Exp_U24+0x1e0>)
 80053d2:	701a      	strb	r2, [r3, #0]

	Door_Switch_IN.driver_door_IN = ((port_data[1] >> 2) & (0x01));
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3301      	adds	r3, #1
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	089b      	lsrs	r3, r3, #2
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	bf14      	ite	ne
 80053e6:	2301      	movne	r3, #1
 80053e8:	2300      	moveq	r3, #0
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	4b2a      	ldr	r3, [pc, #168]	; (8005498 <Io_Exp_U24+0x1e0>)
 80053ee:	705a      	strb	r2, [r3, #1]

	Door_Switch_IN.passenger_door_IN = ((port_data[1] >> 3) & 0x01);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	3301      	adds	r3, #1
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	08db      	lsrs	r3, r3, #3
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	bf14      	ite	ne
 8005402:	2301      	movne	r3, #1
 8005404:	2300      	moveq	r3, #0
 8005406:	b2da      	uxtb	r2, r3
 8005408:	4b23      	ldr	r3, [pc, #140]	; (8005498 <Io_Exp_U24+0x1e0>)
 800540a:	709a      	strb	r2, [r3, #2]

	Door_Switch_IN.passenger_2r_IN = ((port_data[1] >> 4) & 0x01);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3301      	adds	r3, #1
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	091b      	lsrs	r3, r3, #4
 8005414:	b2db      	uxtb	r3, r3
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	bf14      	ite	ne
 800541e:	2301      	movne	r3, #1
 8005420:	2300      	moveq	r3, #0
 8005422:	b2da      	uxtb	r2, r3
 8005424:	4b1c      	ldr	r3, [pc, #112]	; (8005498 <Io_Exp_U24+0x1e0>)
 8005426:	711a      	strb	r2, [r3, #4]

	Door_Switch_IN.bonnet_IN = ((port_data[1] >> 5) & 0x01);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3301      	adds	r3, #1
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	095b      	lsrs	r3, r3, #5
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	bf14      	ite	ne
 800543a:	2301      	movne	r3, #1
 800543c:	2300      	moveq	r3, #0
 800543e:	b2da      	uxtb	r2, r3
 8005440:	4b15      	ldr	r3, [pc, #84]	; (8005498 <Io_Exp_U24+0x1e0>)
 8005442:	719a      	strb	r2, [r3, #6]

	Door_Switch_IN.hatch_IN = ((port_data[1] >> 6) & 0x01);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3301      	adds	r3, #1
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	099b      	lsrs	r3, r3, #6
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	bf14      	ite	ne
 8005456:	2301      	movne	r3, #1
 8005458:	2300      	moveq	r3, #0
 800545a:	b2da      	uxtb	r2, r3
 800545c:	4b0e      	ldr	r3, [pc, #56]	; (8005498 <Io_Exp_U24+0x1e0>)
 800545e:	715a      	strb	r2, [r3, #5]

	Door_Switch_IN.passenger_2l_IN = ((port_data[1] >> 7) & 0x01);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	3301      	adds	r3, #1
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	09db      	lsrs	r3, r3, #7
 8005468:	b2db      	uxtb	r3, r3
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	bf14      	ite	ne
 8005472:	2301      	movne	r3, #1
 8005474:	2300      	moveq	r3, #0
 8005476:	b2da      	uxtb	r2, r3
 8005478:	4b07      	ldr	r3, [pc, #28]	; (8005498 <Io_Exp_U24+0x1e0>)
 800547a:	70da      	strb	r2, [r3, #3]

	char str[] = "exit U24";
 800547c:	4a07      	ldr	r2, [pc, #28]	; (800549c <Io_Exp_U24+0x1e4>)
 800547e:	463b      	mov	r3, r7
 8005480:	ca07      	ldmia	r2, {r0, r1, r2}
 8005482:	c303      	stmia	r3!, {r0, r1}
 8005484:	701a      	strb	r2, [r3, #0]
//	uart_debugg(str);

}
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	1ffe8a5c 	.word	0x1ffe8a5c
 8005490:	1fff4960 	.word	0x1fff4960
 8005494:	1fff48a4 	.word	0x1fff48a4
 8005498:	1fff4974 	.word	0x1fff4974
 800549c:	08012f60 	.word	0x08012f60

080054a0 <Io_Exp_U25>:

void Io_Exp_U25(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0

	//uart_debugg("in U25");

	uint8_t *port_data = NULL, IOExp_Address = 0x42;
 80054a6:	2300      	movs	r3, #0
 80054a8:	607b      	str	r3, [r7, #4]
 80054aa:	2342      	movs	r3, #66	; 0x42
 80054ac:	70fb      	strb	r3, [r7, #3]

	port_data = IOExp_ReadPIN_LEVEL(&I2C_MASTER_0, IOExp_Address, 0x00);
 80054ae:	78fb      	ldrb	r3, [r7, #3]
 80054b0:	4824      	ldr	r0, [pc, #144]	; (8005544 <Io_Exp_U25+0xa4>)
 80054b2:	4619      	mov	r1, r3
 80054b4:	2200      	movs	r2, #0
 80054b6:	f7ff fdaf 	bl	8005018 <IOExp_ReadPIN_LEVEL>
 80054ba:	6078      	str	r0, [r7, #4]


	/* port 0 */

	Switch_Ios_IN.ac_on_in = ((port_data[0] >> 1) & (0x01));
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	085b      	lsrs	r3, r3, #1
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	bf14      	ite	ne
 80054cc:	2301      	movne	r3, #1
 80054ce:	2300      	moveq	r3, #0
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	4b1d      	ldr	r3, [pc, #116]	; (8005548 <Io_Exp_U25+0xa8>)
 80054d4:	739a      	strb	r2, [r3, #14]

	Hvac_IN.blower_speed1_IN = ((port_data[0] >> 2) & (0x01));
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	089b      	lsrs	r3, r3, #2
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	bf14      	ite	ne
 80054e6:	2301      	movne	r3, #1
 80054e8:	2300      	moveq	r3, #0
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	4b17      	ldr	r3, [pc, #92]	; (800554c <Io_Exp_U25+0xac>)
 80054ee:	711a      	strb	r2, [r3, #4]

	Hvac_IN.blower_speed2_IN = ((port_data[0] >> 3) & 0x01);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	08db      	lsrs	r3, r3, #3
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	bf14      	ite	ne
 8005500:	2301      	movne	r3, #1
 8005502:	2300      	moveq	r3, #0
 8005504:	b2da      	uxtb	r2, r3
 8005506:	4b11      	ldr	r3, [pc, #68]	; (800554c <Io_Exp_U25+0xac>)
 8005508:	715a      	strb	r2, [r3, #5]

	Hvac_IN.blower_speed3_IN = ((port_data[0] >> 4) & 0x01);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	091b      	lsrs	r3, r3, #4
 8005510:	b2db      	uxtb	r3, r3
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	bf14      	ite	ne
 800551a:	2301      	movne	r3, #1
 800551c:	2300      	moveq	r3, #0
 800551e:	b2da      	uxtb	r2, r3
 8005520:	4b0a      	ldr	r3, [pc, #40]	; (800554c <Io_Exp_U25+0xac>)
 8005522:	719a      	strb	r2, [r3, #6]

	Hvac_IN.circulation_on_off = ((port_data[0] >> 5) & 0x01);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	095b      	lsrs	r3, r3, #5
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	2b00      	cmp	r3, #0
 8005532:	bf14      	ite	ne
 8005534:	2301      	movne	r3, #1
 8005536:	2300      	moveq	r3, #0
 8005538:	b2da      	uxtb	r2, r3
 800553a:	4b04      	ldr	r3, [pc, #16]	; (800554c <Io_Exp_U25+0xac>)
 800553c:	721a      	strb	r2, [r3, #8]

	/* port 1 */

//
	//uart_debugg("exit U25");
}
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	1ffe8a5c 	.word	0x1ffe8a5c
 8005548:	1fff4900 	.word	0x1fff4900
 800554c:	1fff4918 	.word	0x1fff4918

08005550 <Io_Exp_U38>:

void Io_Exp_U38(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
	//uart_debugg("in U38");

	uint8_t *port_data = NULL, IOExp_Address = 0x40;
 8005556:	2300      	movs	r3, #0
 8005558:	607b      	str	r3, [r7, #4]
 800555a:	2340      	movs	r3, #64	; 0x40
 800555c:	70fb      	strb	r3, [r7, #3]

	port_data = IOExp_ReadPIN_LEVEL(&I2C_MASTER_1, IOExp_Address, 0x00);
 800555e:	78fb      	ldrb	r3, [r7, #3]
 8005560:	4824      	ldr	r0, [pc, #144]	; (80055f4 <Io_Exp_U38+0xa4>)
 8005562:	4619      	mov	r1, r3
 8005564:	2200      	movs	r2, #0
 8005566:	f7ff fd57 	bl	8005018 <IOExp_ReadPIN_LEVEL>
 800556a:	6078      	str	r0, [r7, #4]


	/* port 0 */

	Switch_Ios_IN.power_window_in_d = ((port_data[0] >> 4) & 0x01);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	091b      	lsrs	r3, r3, #4
 8005572:	b2db      	uxtb	r3, r3
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	bf14      	ite	ne
 800557c:	2301      	movne	r3, #1
 800557e:	2300      	moveq	r3, #0
 8005580:	b2da      	uxtb	r2, r3
 8005582:	4b1d      	ldr	r3, [pc, #116]	; (80055f8 <Io_Exp_U38+0xa8>)
 8005584:	741a      	strb	r2, [r3, #16]

	Aux_Inputs.AUX_IN4_D = ((port_data[0] >> 5) & 0x01);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	095b      	lsrs	r3, r3, #5
 800558c:	b2db      	uxtb	r3, r3
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	bf14      	ite	ne
 8005596:	2301      	movne	r3, #1
 8005598:	2300      	moveq	r3, #0
 800559a:	b2da      	uxtb	r2, r3
 800559c:	4b17      	ldr	r3, [pc, #92]	; (80055fc <Io_Exp_U38+0xac>)
 800559e:	709a      	strb	r2, [r3, #2]

	Aux_Inputs.AUX_IN5_D = ((port_data[0] >> 6) & 0x01);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	099b      	lsrs	r3, r3, #6
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	bf14      	ite	ne
 80055b0:	2301      	movne	r3, #1
 80055b2:	2300      	moveq	r3, #0
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	4b11      	ldr	r3, [pc, #68]	; (80055fc <Io_Exp_U38+0xac>)
 80055b8:	70da      	strb	r2, [r3, #3]

	Switch_Ios_IN.orvm_fold_IN = ((port_data[0] >> 7) & 0x01);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	09db      	lsrs	r3, r3, #7
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	bf14      	ite	ne
 80055ca:	2301      	movne	r3, #1
 80055cc:	2300      	moveq	r3, #0
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <Io_Exp_U38+0xa8>)
 80055d2:	709a      	strb	r2, [r3, #2]

	/*    ***********************************************************   */

	/* port 1 */

	Switch_Ios_IN.orvm_open_IN = (port_data[1] & (0x01));
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3301      	adds	r3, #1
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	bf14      	ite	ne
 80055e2:	2301      	movne	r3, #1
 80055e4:	2300      	moveq	r3, #0
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	4b03      	ldr	r3, [pc, #12]	; (80055f8 <Io_Exp_U38+0xa8>)
 80055ea:	70da      	strb	r2, [r3, #3]

	//uart_debugg("exit U38");

}
 80055ec:	3708      	adds	r7, #8
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	1ffe8a68 	.word	0x1ffe8a68
 80055f8:	1fff4900 	.word	0x1fff4900
 80055fc:	1fff489c 	.word	0x1fff489c

08005600 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	460b      	mov	r3, r1
 800560a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005610:	78fb      	ldrb	r3, [r7, #3]
 8005612:	fa22 f303 	lsr.w	r3, r2, r3
 8005616:	f003 0301 	and.w	r3, r3, #1
}
 800561a:	4618      	mov	r0, r3
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop

08005628 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	7c1b      	ldrb	r3, [r3, #16]
 8005638:	4610      	mov	r0, r2
 800563a:	4619      	mov	r1, r3
 800563c:	f7ff ffe0 	bl	8005600 <XMC_GPIO_GetInput>
 8005640:	4603      	mov	r3, r0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop

0800564c <State_2_InputCapture>:
 */
#include "InputCapture.h"
#include "Vcu_Config.h"

void State_2_InputCapture(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
	if(Vcu_InPuts.IGNITION_2_IN)
 8005650:	4b02      	ldr	r3, [pc, #8]	; (800565c <State_2_InputCapture+0x10>)
 8005652:	785b      	ldrb	r3, [r3, #1]
 8005654:	2b00      	cmp	r3, #0
	else if(!(Vcu_InPuts.IGNITION_2_IN))
	{

	}

	Read_State2_inputs();
 8005656:	f000 f803 	bl	8005660 <Read_State2_inputs>

}
 800565a:	bd80      	pop	{r7, pc}
 800565c:	1fff4a60 	.word	0x1fff4a60

08005660 <Read_State2_inputs>:
void Read_State2_inputs(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	af00      	add	r7, sp, #0
	Switch_Ios_IN.brake_sw_in_d = DIGITAL_IO_GetInput(&BRAKE_SW_IN_D);
 8005664:	481b      	ldr	r0, [pc, #108]	; (80056d4 <Read_State2_inputs+0x74>)
 8005666:	f7ff ffdf 	bl	8005628 <DIGITAL_IO_GetInput>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf14      	ite	ne
 8005670:	2301      	movne	r3, #1
 8005672:	2300      	moveq	r3, #0
 8005674:	b2da      	uxtb	r2, r3
 8005676:	4b18      	ldr	r3, [pc, #96]	; (80056d8 <Read_State2_inputs+0x78>)
 8005678:	749a      	strb	r2, [r3, #18]

	/* gear inputs */
	Switch_Ios_IN.gear_sw1_IN = DIGITAL_IO_GetInput(&GEAR_SW1_IN_D); //Neutral
 800567a:	4818      	ldr	r0, [pc, #96]	; (80056dc <Read_State2_inputs+0x7c>)
 800567c:	f7ff ffd4 	bl	8005628 <DIGITAL_IO_GetInput>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	bf14      	ite	ne
 8005686:	2301      	movne	r3, #1
 8005688:	2300      	moveq	r3, #0
 800568a:	b2da      	uxtb	r2, r3
 800568c:	4b12      	ldr	r3, [pc, #72]	; (80056d8 <Read_State2_inputs+0x78>)
 800568e:	725a      	strb	r2, [r3, #9]
	Switch_Ios_IN.gear_sw2_IN = DIGITAL_IO_GetInput(&GEAR_SW2_IN_D); //forward
 8005690:	4813      	ldr	r0, [pc, #76]	; (80056e0 <Read_State2_inputs+0x80>)
 8005692:	f7ff ffc9 	bl	8005628 <DIGITAL_IO_GetInput>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	bf14      	ite	ne
 800569c:	2301      	movne	r3, #1
 800569e:	2300      	moveq	r3, #0
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	4b0d      	ldr	r3, [pc, #52]	; (80056d8 <Read_State2_inputs+0x78>)
 80056a4:	729a      	strb	r2, [r3, #10]
	Switch_Ios_IN.gear_sw3_IN = DIGITAL_IO_GetInput(&GEAR_SW3_IN_D); //reverse
 80056a6:	480f      	ldr	r0, [pc, #60]	; (80056e4 <Read_State2_inputs+0x84>)
 80056a8:	f7ff ffbe 	bl	8005628 <DIGITAL_IO_GetInput>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bf14      	ite	ne
 80056b2:	2301      	movne	r3, #1
 80056b4:	2300      	moveq	r3, #0
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	4b07      	ldr	r3, [pc, #28]	; (80056d8 <Read_State2_inputs+0x78>)
 80056ba:	72da      	strb	r2, [r3, #11]
	Switch_Ios_IN.gear_sw4_IN = DIGITAL_IO_GetInput(&GEAR_SW4_IN_D); //parking
 80056bc:	480a      	ldr	r0, [pc, #40]	; (80056e8 <Read_State2_inputs+0x88>)
 80056be:	f7ff ffb3 	bl	8005628 <DIGITAL_IO_GetInput>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	bf14      	ite	ne
 80056c8:	2301      	movne	r3, #1
 80056ca:	2300      	moveq	r3, #0
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	4b02      	ldr	r3, [pc, #8]	; (80056d8 <Read_State2_inputs+0x78>)
 80056d0:	731a      	strb	r2, [r3, #12]

	/* ig2 Lights */

}
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	080135dc 	.word	0x080135dc
 80056d8:	1fff4900 	.word	0x1fff4900
 80056dc:	08013604 	.word	0x08013604
 80056e0:	08013618 	.word	0x08013618
 80056e4:	0801362c 	.word	0x0801362c
 80056e8:	08013640 	.word	0x08013640

080056ec <I2C_MASTER_IsTxBusy>:
 *
 * @endcode<BR> </p>
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsTxBusy(I2C_MASTER_t * const handle)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsTxBusy: invalid handle", (handle != NULL));
  return handle->runtime->tx_busy;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80056fc:	b2db      	uxtb	r3, r3
}
 80056fe:	4618      	mov	r0, r3
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop

0800570c <I2C_MASTER_IsRxBusy>:
 *
 * @endcode<BR> </p>
 *
 */
__STATIC_INLINE bool I2C_MASTER_IsRxBusy(I2C_MASTER_t * const handle)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsRxBusy: invalid handle", (handle != NULL));
  return handle->runtime->rx_busy;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800571c:	b2db      	uxtb	r3, r3
}
 800571e:	4618      	mov	r0, r3
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop

0800572c <U18_read_temp>:
#define U6_address 0x90
#define U9_address 0x92


void U18_read_temp(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
	uart_debugg("in temp");
 8005730:	4805      	ldr	r0, [pc, #20]	; (8005748 <U18_read_temp+0x1c>)
 8005732:	f00a fa79 	bl	800fc28 <uart_debugg>
	U18_MotorTemp_read();
 8005736:	f000 f80b 	bl	8005750 <U18_MotorTemp_read>
	U18_CabinTemp_read();
 800573a:	f000 f8e7 	bl	800590c <U18_CabinTemp_read>
	//U18_McTemp_read();
	//U18_BatteryTemp_read();
	//U18_throttle_read();
	uart_debugg("exit temp");
 800573e:	4803      	ldr	r0, [pc, #12]	; (800574c <U18_read_temp+0x20>)
 8005740:	f00a fa72 	bl	800fc28 <uart_debugg>
}
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	08012f6c 	.word	0x08012f6c
 800574c:	08012f74 	.word	0x08012f74

08005750 <U18_MotorTemp_read>:
	I2C_MASTER_Receive(&I2C_MASTER_1, start, U18_address, rx_buff, 2, stop, ack);

	//rx_buff &= 0x0fff;
}
void U18_MotorTemp_read(void)
{
 8005750:	b590      	push	{r4, r7, lr}
 8005752:	b091      	sub	sp, #68	; 0x44
 8005754:	af04      	add	r7, sp, #16
	uint8_t command_byte= 0x1f;
	I2C_MASTER_Transmit(&I2C_MASTER_1, start, U38_address, &command_byte, 1, stop);
	while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));*/


	bool start = true, stop = 0, ack = true;
 8005756:	2301      	movs	r3, #1
 8005758:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800575c:	2300      	movs	r3, #0
 800575e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005762:	2301      	movs	r3, #1
 8005764:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	float ans = 0, Resistance = 0;
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	62bb      	str	r3, [r7, #40]	; 0x28
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
	unsigned int SERIESRESISTOR = 10000, NOMINAL_RESISTANCE = 10000, BCOEFFICIENT = 3950, NOMINAL_TEMPERATURE = 25;
 8005774:	f242 7310 	movw	r3, #10000	; 0x2710
 8005778:	623b      	str	r3, [r7, #32]
 800577a:	f242 7310 	movw	r3, #10000	; 0x2710
 800577e:	61fb      	str	r3, [r7, #28]
 8005780:	f640 736e 	movw	r3, #3950	; 0xf6e
 8005784:	61bb      	str	r3, [r7, #24]
 8005786:	2319      	movs	r3, #25
 8005788:	617b      	str	r3, [r7, #20]
	uint8_t command_byte= 0x9f, rx_buff[2] = {0};
 800578a:	239f      	movs	r3, #159	; 0x9f
 800578c:	72fb      	strb	r3, [r7, #11]
 800578e:	2300      	movs	r3, #0
 8005790:	813b      	strh	r3, [r7, #8]
	uint16_t rx = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	827b      	strh	r3, [r7, #18]

	I2C_MASTER_Transmit(&I2C_MASTER_1, start, U18_address, &command_byte, 1, stop);
 8005796:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800579a:	f107 040b 	add.w	r4, r7, #11
 800579e:	2301      	movs	r3, #1
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80057a6:	9301      	str	r3, [sp, #4]
 80057a8:	4852      	ldr	r0, [pc, #328]	; (80058f4 <U18_MotorTemp_read+0x1a4>)
 80057aa:	4611      	mov	r1, r2
 80057ac:	2294      	movs	r2, #148	; 0x94
 80057ae:	4623      	mov	r3, r4
 80057b0:	f002 f9b6 	bl	8007b20 <I2C_MASTER_Transmit>
	while(I2C_MASTER_IsTxBusy(&I2C_MASTER_1));
 80057b4:	bf00      	nop
 80057b6:	484f      	ldr	r0, [pc, #316]	; (80058f4 <U18_MotorTemp_read+0x1a4>)
 80057b8:	f7ff ff98 	bl	80056ec <I2C_MASTER_IsTxBusy>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1f9      	bne.n	80057b6 <U18_MotorTemp_read+0x66>

	stop = true;
 80057c2:	2301      	movs	r3, #1
 80057c4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	I2C_MASTER_Receive(&I2C_MASTER_1, start, U18_address, rx_buff, 2, stop, ack);
 80057c8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80057cc:	f107 0408 	add.w	r4, r7, #8
 80057d0:	2302      	movs	r3, #2
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80057d8:	9301      	str	r3, [sp, #4]
 80057da:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80057de:	9302      	str	r3, [sp, #8]
 80057e0:	4844      	ldr	r0, [pc, #272]	; (80058f4 <U18_MotorTemp_read+0x1a4>)
 80057e2:	4611      	mov	r1, r2
 80057e4:	2294      	movs	r2, #148	; 0x94
 80057e6:	4623      	mov	r3, r4
 80057e8:	f002 f9c4 	bl	8007b74 <I2C_MASTER_Receive>
	while(I2C_MASTER_IsRxBusy(&I2C_MASTER_1));
 80057ec:	bf00      	nop
 80057ee:	4841      	ldr	r0, [pc, #260]	; (80058f4 <U18_MotorTemp_read+0x1a4>)
 80057f0:	f7ff ff8c 	bl	800570c <I2C_MASTER_IsRxBusy>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f9      	bne.n	80057ee <U18_MotorTemp_read+0x9e>

	rx = ((uint16_t)rx_buff[0] << 8) | rx_buff[1];
 80057fa:	7a3b      	ldrb	r3, [r7, #8]
 80057fc:	021b      	lsls	r3, r3, #8
 80057fe:	b29a      	uxth	r2, r3
 8005800:	7a7b      	ldrb	r3, [r7, #9]
 8005802:	b29b      	uxth	r3, r3
 8005804:	4313      	orrs	r3, r2
 8005806:	b29b      	uxth	r3, r3
 8005808:	827b      	strh	r3, [r7, #18]
	rx &= 0x0fff;
 800580a:	8a7b      	ldrh	r3, [r7, #18]
 800580c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005810:	827b      	strh	r3, [r7, #18]

	Resistance = ((float)4095.0/(float)rx) - 1;
 8005812:	8a7b      	ldrh	r3, [r7, #18]
 8005814:	ee07 3a90 	vmov	s15, r3
 8005818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80058f8 <U18_MotorTemp_read+0x1a8>
 8005820:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005824:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8005828:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800582c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Resistance = ((float)10000.0/(float)Resistance);
 8005830:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80058fc <U18_MotorTemp_read+0x1ac>
 8005834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005838:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800583c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	Resistance /= (float)2;
 8005840:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005844:	eeb0 7a00 	vmov.f32	s14, #0
 8005848:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800584c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float steinhart;

	steinhart = (float)Resistance / (float)10000.0; // (R/Ro)
 8005850:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005854:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80058fc <U18_MotorTemp_read+0x1ac>
 8005858:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800585c:	edc7 7a03 	vstr	s15, [r7, #12]
	steinhart = (float)log(steinhart); // ln(R/Ro)
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f00b f889 	bl	8010978 <__aeabi_f2d>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	f00a fc83 	bl	8010178 <log>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4610      	mov	r0, r2
 8005878:	4619      	mov	r1, r3
 800587a:	f00b fbb3 	bl	8010fe4 <__aeabi_d2f>
 800587e:	4603      	mov	r3, r0
 8005880:	60fb      	str	r3, [r7, #12]
	steinhart /= (float)3950.0;
 8005882:	edd7 7a03 	vldr	s15, [r7, #12]
 8005886:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005900 <U18_MotorTemp_read+0x1b0>
 800588a:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800588e:	edc7 7a03 	vstr	s15, [r7, #12]
	steinhart += (float)1.0 / (NOMINAL_TEMPERATURE + (float)273.15); // + (1/To)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	ee07 3a90 	vmov	s15, r3
 8005898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800589c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005904 <U18_MotorTemp_read+0x1b4>
 80058a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80058a8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80058ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80058b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058b4:	edc7 7a03 	vstr	s15, [r7, #12]

	steinhart = (float)1.0 / steinhart;
 80058b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80058bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80058c0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80058c4:	edc7 7a03 	vstr	s15, [r7, #12]
	ambient_temp =	steinhart -= (float)273.15;
 80058c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80058cc:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8005904 <U18_MotorTemp_read+0x1b4>
 80058d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058d4:	edc7 7a03 	vstr	s15, [r7, #12]
 80058d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80058dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80058e4:	793b      	ldrb	r3, [r7, #4]
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	4b07      	ldr	r3, [pc, #28]	; (8005908 <U18_MotorTemp_read+0x1b8>)
 80058ea:	701a      	strb	r2, [r3, #0]

}
 80058ec:	3734      	adds	r7, #52	; 0x34
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd90      	pop	{r4, r7, pc}
 80058f2:	bf00      	nop
 80058f4:	1ffe8a68 	.word	0x1ffe8a68
 80058f8:	457ff000 	.word	0x457ff000
 80058fc:	461c4000 	.word	0x461c4000
 8005900:	4576e000 	.word	0x4576e000
 8005904:	43889333 	.word	0x43889333
 8005908:	1fff498e 	.word	0x1fff498e

0800590c <U18_CabinTemp_read>:

void U18_CabinTemp_read(void)
{
 800590c:	b590      	push	{r4, r7, lr}
 800590e:	b08f      	sub	sp, #60	; 0x3c
 8005910:	af04      	add	r7, sp, #16

	bool start = true, stop = 0, ack = true;
 8005912:	2301      	movs	r3, #1
 8005914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005918:	2300      	movs	r3, #0
 800591a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800591e:	2301      	movs	r3, #1
 8005920:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	float ans = 0, Resistance = 0;
 8005924:	f04f 0300 	mov.w	r3, #0
 8005928:	623b      	str	r3, [r7, #32]
 800592a:	f04f 0300 	mov.w	r3, #0
 800592e:	61fb      	str	r3, [r7, #28]
	unsigned int SERIESRESISTOR = 10000, NOMINAL_RESISTANCE = 10000, BCOEFFICIENT = 3950, NOMINAL_TEMPERATURE = 25;
 8005930:	f242 7310 	movw	r3, #10000	; 0x2710
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	f242 7310 	movw	r3, #10000	; 0x2710
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	f640 736e 	movw	r3, #3950	; 0xf6e
 8005940:	613b      	str	r3, [r7, #16]
 8005942:	2319      	movs	r3, #25
 8005944:	60fb      	str	r3, [r7, #12]
	uint8_t command_byte= 0xdc, rx_buff[2] = {0};
 8005946:	23dc      	movs	r3, #220	; 0xdc
 8005948:	70fb      	strb	r3, [r7, #3]
 800594a:	2300      	movs	r3, #0
 800594c:	803b      	strh	r3, [r7, #0]
	uint16_t rx = 0;
 800594e:	2300      	movs	r3, #0
 8005950:	817b      	strh	r3, [r7, #10]

	I2C_MASTER_Transmit(&I2C_MASTER_1, start, U18_address, &command_byte, 1, stop);
 8005952:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005956:	1cfc      	adds	r4, r7, #3
 8005958:	2301      	movs	r3, #1
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	484d      	ldr	r0, [pc, #308]	; (8005a98 <U18_CabinTemp_read+0x18c>)
 8005964:	4611      	mov	r1, r2
 8005966:	2294      	movs	r2, #148	; 0x94
 8005968:	4623      	mov	r3, r4
 800596a:	f002 f8d9 	bl	8007b20 <I2C_MASTER_Transmit>
	while(I2C_MASTER_IsTxBusy(&I2C_MASTER_1));
 800596e:	bf00      	nop
 8005970:	4849      	ldr	r0, [pc, #292]	; (8005a98 <U18_CabinTemp_read+0x18c>)
 8005972:	f7ff febb 	bl	80056ec <I2C_MASTER_IsTxBusy>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1f9      	bne.n	8005970 <U18_CabinTemp_read+0x64>

	stop = true;
 800597c:	2301      	movs	r3, #1
 800597e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	I2C_MASTER_Receive(&I2C_MASTER_1, start, U18_address, rx_buff, 2, stop, ack);
 8005982:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005986:	463c      	mov	r4, r7
 8005988:	2302      	movs	r3, #2
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005990:	9301      	str	r3, [sp, #4]
 8005992:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005996:	9302      	str	r3, [sp, #8]
 8005998:	483f      	ldr	r0, [pc, #252]	; (8005a98 <U18_CabinTemp_read+0x18c>)
 800599a:	4611      	mov	r1, r2
 800599c:	2294      	movs	r2, #148	; 0x94
 800599e:	4623      	mov	r3, r4
 80059a0:	f002 f8e8 	bl	8007b74 <I2C_MASTER_Receive>
	while(I2C_MASTER_IsRxBusy(&I2C_MASTER_1));
 80059a4:	bf00      	nop
 80059a6:	483c      	ldr	r0, [pc, #240]	; (8005a98 <U18_CabinTemp_read+0x18c>)
 80059a8:	f7ff feb0 	bl	800570c <I2C_MASTER_IsRxBusy>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f9      	bne.n	80059a6 <U18_CabinTemp_read+0x9a>

	rx = ((uint16_t)rx_buff[0] << 8) | rx_buff[1];
 80059b2:	783b      	ldrb	r3, [r7, #0]
 80059b4:	021b      	lsls	r3, r3, #8
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	787b      	ldrb	r3, [r7, #1]
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	4313      	orrs	r3, r2
 80059be:	b29b      	uxth	r3, r3
 80059c0:	817b      	strh	r3, [r7, #10]
	rx &= 0x0fff;
 80059c2:	897b      	ldrh	r3, [r7, #10]
 80059c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c8:	817b      	strh	r3, [r7, #10]

	Resistance = ((float)4095.0/(float)rx) - 1;
 80059ca:	897b      	ldrh	r3, [r7, #10]
 80059cc:	ee07 3a90 	vmov	s15, r3
 80059d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059d4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005a9c <U18_CabinTemp_read+0x190>
 80059d8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80059dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80059e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80059e4:	edc7 7a07 	vstr	s15, [r7, #28]
	Resistance = ((float)10000.0/(float)Resistance);
 80059e8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8005aa0 <U18_CabinTemp_read+0x194>
 80059ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80059f0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80059f4:	edc7 7a07 	vstr	s15, [r7, #28]

	Resistance /= (float)2;
 80059f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80059fc:	eeb0 7a00 	vmov.f32	s14, #0
 8005a00:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005a04:	edc7 7a07 	vstr	s15, [r7, #28]

	float steinhart;

	steinhart = (float)Resistance / (float)10000.0; // (R/Ro)
 8005a08:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a0c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005aa0 <U18_CabinTemp_read+0x194>
 8005a10:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005a14:	edc7 7a01 	vstr	s15, [r7, #4]
	steinhart = (float)log(steinhart); // ln(R/Ro)
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f00a ffad 	bl	8010978 <__aeabi_f2d>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	460b      	mov	r3, r1
 8005a22:	4610      	mov	r0, r2
 8005a24:	4619      	mov	r1, r3
 8005a26:	f00a fba7 	bl	8010178 <log>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	4610      	mov	r0, r2
 8005a30:	4619      	mov	r1, r3
 8005a32:	f00b fad7 	bl	8010fe4 <__aeabi_d2f>
 8005a36:	4603      	mov	r3, r0
 8005a38:	607b      	str	r3, [r7, #4]
	steinhart /= (float)3950.0;
 8005a3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a3e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005aa4 <U18_CabinTemp_read+0x198>
 8005a42:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005a46:	edc7 7a01 	vstr	s15, [r7, #4]
	steinhart += (float)1.0 / (NOMINAL_TEMPERATURE + (float)273.15); // + (1/To)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	ee07 3a90 	vmov	s15, r3
 8005a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a54:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005aa8 <U18_CabinTemp_read+0x19c>
 8005a58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8005a60:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005a64:	ed97 7a01 	vldr	s14, [r7, #4]
 8005a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a6c:	edc7 7a01 	vstr	s15, [r7, #4]

	steinhart = (float)1.0 / steinhart;
 8005a70:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8005a74:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a78:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005a7c:	edc7 7a01 	vstr	s15, [r7, #4]
	steinhart -= (float)273.15;
 8005a80:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a84:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005aa8 <U18_CabinTemp_read+0x19c>
 8005a88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a8c:	edc7 7a01 	vstr	s15, [r7, #4]

}
 8005a90:	372c      	adds	r7, #44	; 0x2c
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	bf00      	nop
 8005a98:	1ffe8a68 	.word	0x1ffe8a68
 8005a9c:	457ff000 	.word	0x457ff000
 8005aa0:	461c4000 	.word	0x461c4000
 8005aa4:	4576e000 	.word	0x4576e000
 8005aa8:	43889333 	.word	0x43889333

08005aac <WATCHDOG_Init>:
  return (version);
}

/* Initializes the watchdog timer with the generated configuration */
WATCHDOG_STATUS_t WATCHDOG_Init(WATCHDOG_t *handle)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;

  XMC_ASSERT("WATCHDOG_Init:handle NULL" , (handle != NULL));

  status = WATCHDOG_STATUS_SUCCESS;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	73fb      	strb	r3, [r7, #15]

  /* Check for app instance is initialized or not */
  if (false == handle->initialized)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	791b      	ldrb	r3, [r3, #4]
 8005abc:	f083 0301 	eor.w	r3, r3, #1
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00f      	beq.n	8005ae6 <WATCHDOG_Init+0x3a>
  {
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      /* Service Event Handling */
      status = WATCHDOG_lPrewarning_Configure(handle);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f812 	bl	8005af0 <WATCHDOG_lPrewarning_Configure>
 8005acc:	4603      	mov	r3, r0
 8005ace:	73fb      	strb	r3, [r7, #15]
      if(WATCHDOG_STATUS_FAILURE != status)
 8005ad0:	7bfb      	ldrb	r3, [r7, #15]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d007      	beq.n	8005ae6 <WATCHDOG_Init+0x3a>
      {
#endif
        /* Initialize the WDT peripheral */
        XMC_WDT_Init(handle->config);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff f8f2 	bl	8004cc4 <XMC_WDT_Init>
        /* Update the initialization flag */
        handle->initialized = true;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	711a      	strb	r2, [r3, #4]
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      }
#endif
  }

  return (status);
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <WATCHDOG_lPrewarning_Configure>:
#if (WATCHDOG_PREWARNING_CHECK == 1U)
/*
 * Register the Pre-warning event with GLOBAL_SCU APP
 */
WATCHDOG_STATUS_t WATCHDOG_lPrewarning_Configure(WATCHDOG_t *handle)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;
  status = WATCHDOG_STATUS_SUCCESS;
 8005af8:	2300      	movs	r3, #0
 8005afa:	73fb      	strb	r3, [r7, #15]
      status = WATCHDOG_STATUS_FAILURE;
    }
#endif

#if (WATCHDOG_EVENT_VIA_NMI == 1U)
    XMC_SCU_INTERRUPT_EnableEvent((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
 8005afc:	2001      	movs	r0, #1
 8005afe:	f7fc fb0f 	bl	8002120 <XMC_SCU_INTERRUPT_EnableEvent>
    XMC_SCU_INTERRUPT_EnableNmiRequest((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
 8005b02:	2001      	movs	r0, #1
 8005b04:	f7fc fbb4 	bl	8002270 <XMC_SCU_INTERRUPT_EnableNmiRequest>
#endif

  return (status);
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop

08005b14 <XMC_USIC_CH_TXFIFO_Flush>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005b22:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	bf14      	ite	ne
 8005b46:	2301      	movne	r3, #1
 8005b48:	2300      	moveq	r3, #0
 8005b4a:	b2db      	uxtb	r3, r3
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	bf14      	ite	ne
 8005b6e:	2301      	movne	r3, #1
 8005b70:	2300      	moveq	r3, #0
 8005b72:	b2db      	uxtb	r3, r3
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))));

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	4798      	blx	r3
 8005b94:	4603      	mov	r3, r0
 8005b96:	73fb      	strb	r3, [r7, #15]

  return status;
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop

08005ba4 <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 8005bb0:	2304      	movs	r3, #4
 8005bb2:	75fb      	strb	r3, [r7, #23]

  switch(handle->config->transmit_mode)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d000      	beq.n	8005bc2 <UART_Transmit+0x1e>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
 8005bc0:	e007      	b.n	8005bd2 <UART_Transmit+0x2e>
    ret_stat = UART_StartTransmitDMA(handle, data_ptr, count);
    break;
#endif
#ifdef UART_TX_DIRECT_USED
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	68b9      	ldr	r1, [r7, #8]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	f000 f808 	bl	8005bdc <UART_lStartTransmitPolling>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	75fb      	strb	r3, [r7, #23]
    break;
 8005bd0:	bf00      	nop
#endif
  default:
    break;
  }
  return ret_stat;
 8005bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3718      	adds	r7, #24
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <UART_lStartTransmitPolling>:
 * cannot be aborted since it is blocking implementation. Based on FIFO selection,
 * either TBUF or IN register is updated with the data.
 *
 */
static UART_STATUS_t UART_lStartTransmitPolling(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b086      	sub	sp, #24
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_BUFFER_INVALID;
 8005be8:	2303      	movs	r3, #3
 8005bea:	75fb      	strb	r3, [r7, #23]
  uint32_t loc_index;

  XMC_ASSERT("UART_Transmit: UART APP handle invalid", (((handle != NULL)&&
            (handle->runtime != NULL))&&(handle->config != NULL)));

  if ((data_ptr != NULL) && (count > 0U))
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d058      	beq.n	8005ca4 <UART_lStartTransmitPolling+0xc8>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d055      	beq.n	8005ca4 <UART_lStartTransmitPolling+0xc8>
  {
    ret_stat = UART_STATUS_BUSY;
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	75fb      	strb	r3, [r7, #23]
    if (handle->runtime->tx_busy == false)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	7e1b      	ldrb	r3, [r3, #24]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	f083 0301 	eor.w	r3, r3, #1
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d04a      	beq.n	8005ca4 <UART_lStartTransmitPolling+0xc8>
    {
      handle->runtime->tx_busy = true;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	2201      	movs	r2, #1
 8005c14:	761a      	strb	r2, [r3, #24]
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d004      	beq.n	8005c2c <UART_lStartTransmitPolling+0x50>
      {
        /*Clear the transmit FIFO*/
        XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7ff ff74 	bl	8005b14 <XMC_USIC_CH_TXFIFO_Flush>
      }
      /*Loop through each byte*/
      for (loc_index = 0U; loc_index < count; loc_index++)
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	613b      	str	r3, [r7, #16]
 8005c30:	e01c      	b.n	8005c6c <UART_lStartTransmitPolling+0x90>
      {
        /*If FIFO is enabled, FIFO filling status should be checked
         * to avoid overflow error*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d008      	beq.n	8005c50 <UART_lStartTransmitPolling+0x74>
        {
          /*Wait if transmit FIFO is full*/
          while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == true)
 8005c3e:	bf00      	nop
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff ff73 	bl	8005b30 <XMC_USIC_CH_TXFIFO_IsFull>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1f7      	bne.n	8005c40 <UART_lStartTransmitPolling+0x64>
          {
          }
        }
        XMC_UART_CH_Transmit(handle->channel, (uint16_t)data_ptr[loc_index]);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6819      	ldr	r1, [r3, #0]
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	4413      	add	r3, r2
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	4608      	mov	r0, r1
 8005c60:	4619      	mov	r1, r3
 8005c62:	f7fe fdd5 	bl	8004810 <XMC_UART_CH_Transmit>
      {
        /*Clear the transmit FIFO*/
        XMC_USIC_CH_TXFIFO_Flush(handle->channel);
      }
      /*Loop through each byte*/
      for (loc_index = 0U; loc_index < count; loc_index++)
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	613b      	str	r3, [r7, #16]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d3de      	bcc.n	8005c32 <UART_lStartTransmitPolling+0x56>
          }
        }
        XMC_UART_CH_Transmit(handle->channel, (uint16_t)data_ptr[loc_index]);
      }

      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00b      	beq.n	8005c98 <UART_lStartTransmitPolling+0xbc>
      {
        /*Wait till FIFO is empty*/
        while (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == false)
 8005c80:	bf00      	nop
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7ff ff66 	bl	8005b58 <XMC_USIC_CH_TXFIFO_IsEmpty>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f083 0301 	eor.w	r3, r3, #1
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1f4      	bne.n	8005c82 <UART_lStartTransmitPolling+0xa6>
        {
        }
      }
      ret_stat = UART_STATUS_SUCCESS;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	75fb      	strb	r3, [r7, #23]
      handle->runtime->tx_busy = false;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	761a      	strb	r2, [r3, #24]
    }
  }
  return ret_stat;
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop

08005cb0 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	70fb      	strb	r3, [r7, #3]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8005cc0:	78f8      	ldrb	r0, [r7, #3]
 8005cc2:	78fb      	ldrb	r3, [r7, #3]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	3306      	adds	r3, #6
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8005cd2:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8005cd4:	431a      	orrs	r2, r3
 8005cd6:	6879      	ldr	r1, [r7, #4]
 8005cd8:	1d83      	adds	r3, r0, #6
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	440b      	add	r3, r1
 8005cde:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop

08005cec <XMC_UART_CH_Init>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Start(), XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Init(XMC_USIC_CH_t *const channel, const XMC_UART_CH_CONFIG_t *const config)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  XMC_UART_CH_InitEx(channel, config, true);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	6839      	ldr	r1, [r7, #0]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f7fe fd1e 	bl	800473c <XMC_UART_CH_InitEx>
}
 8005d00:	3708      	adds	r7, #8
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop

08005d08 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	f023 030f 	bic.w	r3, r3, #15
 8005d18:	f043 0202 	orr.w	r2, r3, #2
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop

08005d2c <UART_0_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_0_init()
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
 8005d32:	2300      	movs	r3, #0
 8005d34:	71fb      	strb	r3, [r7, #7]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 15U, &UART_0_rx_pin_config);
 8005d36:	4813      	ldr	r0, [pc, #76]	; (8005d84 <UART_0_init+0x58>)
 8005d38:	210f      	movs	r1, #15
 8005d3a:	4a13      	ldr	r2, [pc, #76]	; (8005d88 <UART_0_init+0x5c>)
 8005d3c:	f7fc f888 	bl	8001e50 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART1_CH0, &UART_0_channel_config);
 8005d40:	4812      	ldr	r0, [pc, #72]	; (8005d8c <UART_0_init+0x60>)
 8005d42:	4913      	ldr	r1, [pc, #76]	; (8005d90 <UART_0_init+0x64>)
 8005d44:	f7ff ffd2 	bl	8005cec <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART1_CH0, XMC_USIC_CH_INPUT_DX0, 2U);
 8005d48:	4810      	ldr	r0, [pc, #64]	; (8005d8c <UART_0_init+0x60>)
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	f7ff ffaf 	bl	8005cb0 <XMC_USIC_CH_SetInputSource>
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART1_CH0,
 8005d52:	480e      	ldr	r0, [pc, #56]	; (8005d8c <UART_0_init+0x60>)
 8005d54:	2100      	movs	r1, #0
 8005d56:	2206      	movs	r2, #6
 8005d58:	233f      	movs	r3, #63	; 0x3f
 8005d5a:	f7fe feff 	bl	8004b5c <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_64WORDS,
        63U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART1_CH0);
 8005d5e:	480b      	ldr	r0, [pc, #44]	; (8005d8c <UART_0_init+0x60>)
 8005d60:	f7ff ffd2 	bl	8005d08 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 14U, &UART_0_tx_pin_config);
 8005d64:	4807      	ldr	r0, [pc, #28]	; (8005d84 <UART_0_init+0x58>)
 8005d66:	210e      	movs	r1, #14
 8005d68:	4a0a      	ldr	r2, [pc, #40]	; (8005d94 <UART_0_init+0x68>)
 8005d6a:	f7fc f871 	bl	8001e50 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART1_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 8005d6e:	4807      	ldr	r0, [pc, #28]	; (8005d8c <UART_0_init+0x60>)
 8005d70:	2110      	movs	r1, #16
 8005d72:	2200      	movs	r2, #0
 8005d74:	f7fe ff1c 	bl	8004bb0 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  return status;
 8005d78:	79fb      	ldrb	r3, [r7, #7]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	48028200 	.word	0x48028200
 8005d88:	08012fcc 	.word	0x08012fcc
 8005d8c:	48020000 	.word	0x48020000
 8005d90:	08012f80 	.word	0x08012f80
 8005d94:	08012f8c 	.word	0x08012f8c

08005d98 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	460b      	mov	r3, r1
 8005da2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	2201      	movs	r2, #1
 8005da8:	409a      	lsls	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	60da      	str	r2, [r3, #12]
}
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <XMC_CCU4_SLICE_IsTimerRunning>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer()<BR> XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  return (bool)(((slice->TCST) & CCU4_CC4_TCST_TRB_Msk) == CCU4_CC4_TCST_TRB_Msk);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	bf14      	ite	ne
 8005dcc:	2301      	movne	r3, #1
 8005dce:	2300      	moveq	r3, #0
 8005dd0:	b2db      	uxtb	r3, r3
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop

08005de0 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	60da      	str	r2, [r3, #12]
}
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <XMC_CCU4_SLICE_StopTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TRBC_Msk;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	611a      	str	r2, [r3, #16]
}
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	611a      	str	r2, [r3, #16]
}
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	460b      	mov	r3, r1
 8005e32:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8005e34:	887a      	ldrh	r2, [r7, #2]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8005e50:	887a      	ldrh	r2, [r7, #2]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	683a      	ldr	r2, [r7, #0]
 8005e6e:	611a      	str	r2, [r3, #16]
}
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop

08005e7c <XMC_CCU4_SLICE_ClearEvent>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_EnableEvent()<BR> XMC_CCU4_SLICE_SetEvent()<BR> XMC_CCU4_SLICE_GetEvent().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	460b      	mov	r3, r1
 8005e86:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_ClearEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->SWR = ((uint32_t) 1) << ((uint32_t) event);
 8005e88:	78fb      	ldrb	r3, [r7, #3]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	409a      	lsls	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005e94:	370c      	adds	r7, #12
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop

08005ea0 <XMC_CCU4_SLICE_GetEvent>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_EnableEvent()<BR> XMC_CCU4_SLICE_SetEvent().
 */
__STATIC_INLINE bool XMC_CCU4_SLICE_GetEvent(const XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_GetEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_GetEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  return (((uint32_t)(slice->INTS & ((uint32_t)1 << (uint32_t)event))) != 0U);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005eb2:	78fb      	ldrb	r3, [r7, #3]
 8005eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	bf14      	ite	ne
 8005ec0:	2301      	movne	r3, #1
 8005ec2:	2300      	moveq	r3, #0
 8005ec4:	b2db      	uxtb	r3, r3
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop

08005ed4 <XMC_CCU8_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU8_DisableClock()<BR>  XMC_CCU8_EnableMultipleClocks()<BR>  XMC_CCU8_StartPrescaler()<BR>  XMC_CCU8_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU8_EnableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_number)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	460b      	mov	r3, r1
 8005ede:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1 << slice_number);
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	409a      	lsls	r2, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	60da      	str	r2, [r3, #12]
}
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <XMC_CCU8_SLICE_IsTimerRunning>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_StartTimer()<BR>  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU8_SLICE_IsTimerRunning(const XMC_CCU8_SLICE_t *const slice)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  return (bool)(((slice->TCST) & CCU8_CC8_TCST_TRB_Msk) == (uint32_t)CCU8_CC8_TCST_TRB_Msk);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bf14      	ite	ne
 8005f08:	2301      	movne	r3, #1
 8005f0a:	2300      	moveq	r3, #0
 8005f0c:	b2db      	uxtb	r3, r3
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop

08005f1c <XMC_CCU8_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StartTimer(XMC_CCU8_SLICE_t *const slice)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCSET = CCU8_CC8_TCSET_TRBS_Msk;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	60da      	str	r2, [r3, #12]
}
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <XMC_CCU8_SLICE_StopTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TRBC_Msk;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	611a      	str	r2, [r3, #16]
}
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <XMC_CCU8_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU8_SLICE_ClearTimer(XMC_CCU8_SLICE_t *const slice)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TCC_Msk;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	611a      	str	r2, [r3, #16]
}
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <XMC_CCU8_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU8_EnableShadowTransfer(XMC_CCU8_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU8_EnableShadowTransfer:Invalid module Pointer", XMC_CCU8_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	611a      	str	r2, [r3, #16]
}
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop

08005f80 <XMC_CCU8_SLICE_ClearEvent>:
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_EnableEvent()<BR>  XMC_CCU8_SLICE_SetEvent()<BR>  XMC_CCU8_SLICE_GetEvent().
 *
 */
__STATIC_INLINE void XMC_CCU8_SLICE_ClearEvent(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU8_SLICE_ClearEvent:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_ClearEvent:Invalid SR event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));
  slice->SWR = ((uint32_t) 1) << ((uint32_t) event);
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	409a      	lsls	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop

08005fa4 <XMC_CCU8_SLICE_GetEvent>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU8_SLICE_EnableEvent()<BR>  XMC_CCU8_SLICE_SetEvent().
 */
__STATIC_INLINE bool XMC_CCU8_SLICE_GetEvent(const XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_IRQ_ID_t event)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	460b      	mov	r3, r1
 8005fae:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU8_SLICE_GetEvent:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU8_SLICE_GetEvent:Invalid SR event", XMC_CCU8_SLICE_CHECK_INTERRUPT(event));
  return (((uint32_t)(slice->INTS & ((uint32_t)1 << event))) != 0U);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005fb6:	78fb      	ldrb	r3, [r7, #3]
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	bf14      	ite	ne
 8005fc4:	2301      	movne	r3, #1
 8005fc6:	2300      	moveq	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop

08005fd8 <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005fea:	f083 0301 	eor.w	r3, r3, #1
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d013      	beq.n	800601c <TIMER_Init+0x44>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d104      	bne.n	8006008 <TIMER_Init+0x30>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f9ce 	bl	80063a0 <TIMER_CCU4_lInit>
 8006004:	4603      	mov	r3, r0
 8006006:	73fb      	strb	r3, [r7, #15]
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800600e:	2b01      	cmp	r3, #1
 8006010:	d104      	bne.n	800601c <TIMER_Init+0x44>
    {
      /* Configure CCU8 timer for the required time tick settings */
      status = TIMER_CCU8_lInit(handle_ptr);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa1a 	bl	800644c <TIMER_CCU8_lInit>
 8006018:	4603      	mov	r3, r0
 800601a:	73fb      	strb	r3, [r7, #15]
    }
#endif
  }

  return (status);
 800601c:	7bfb      	ldrb	r3, [r7, #15]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop

08006028 <TIMER_Start>:

/*
 * This function starts the timer to generate the events for the specified time_interval value
 */
TIMER_STATUS_t TIMER_Start(TIMER_t  *const handle_ptr)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Start:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006036:	2b00      	cmp	r3, #0
 8006038:	d016      	beq.n	8006068 <TIMER_Start+0x40>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <TIMER_Start+0x26>
    {
      /* Start the timer manually */
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff fec9 	bl	8005de0 <XMC_CCU4_SLICE_StartTimer>
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006054:	2b01      	cmp	r3, #1
 8006056:	d104      	bne.n	8006062 <TIMER_Start+0x3a>
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800605c:	4618      	mov	r0, r3
 800605e:	f7ff ff5d 	bl	8005f1c <XMC_CCU8_SLICE_StartTimer>
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8006062:	2300      	movs	r3, #0
 8006064:	73fb      	strb	r3, [r7, #15]
 8006066:	e001      	b.n	800606c <TIMER_Start+0x44>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8006068:	2301      	movs	r3, #1
 800606a:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 800606c:	7bfb      	ldrb	r3, [r7, #15]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop

08006078 <TIMER_Stop>:

/*
 * This function stops and clears the timer
 */
TIMER_STATUS_t TIMER_Stop(TIMER_t  *const handle_ptr)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Stop:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check whether timer is initialized and in running state */
  if ((TIMER_GetTimerStatus(handle_ptr)) && (true == handle_ptr->initialized))
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f827 	bl	80060d4 <TIMER_GetTimerStatus>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d01b      	beq.n	80060c4 <TIMER_Stop+0x4c>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006092:	2b00      	cmp	r3, #0
 8006094:	d016      	beq.n	80060c4 <TIMER_Stop+0x4c>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800609c:	2b00      	cmp	r3, #0
 800609e:	d104      	bne.n	80060aa <TIMER_Stop+0x32>
    {
      /* Stops the timer */
      XMC_CCU4_SLICE_StopTimer(handle_ptr->ccu4_slice_ptr);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff fea7 	bl	8005df8 <XMC_CCU4_SLICE_StopTimer>
    }
#endif

#ifdef TIMER_CCU8_USED
    if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d104      	bne.n	80060be <TIMER_Stop+0x46>
       {
      /* Stops the timer */
      XMC_CCU8_SLICE_StopTimer(handle_ptr->ccu8_slice_ptr);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7ff ff3b 	bl	8005f34 <XMC_CCU8_SLICE_StopTimer>
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 80060be:	2300      	movs	r3, #0
 80060c0:	73fb      	strb	r3, [r7, #15]
 80060c2:	e001      	b.n	80060c8 <TIMER_Stop+0x50>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop

080060d4 <TIMER_GetTimerStatus>:

/*
 * This function returns the status of the timer
 */
bool TIMER_GetTimerStatus(TIMER_t  *const handle_ptr)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  bool status;

  XMC_ASSERT("TIMER_GetTimerStatus:handle_ptr NULL" , (handle_ptr != NULL));

  status = false;
 80060dc:	2300      	movs	r3, #0
 80060de:	73fb      	strb	r3, [r7, #15]

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <TIMER_GetTimerStatus+0x24>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff fe62 	bl	8005db8 <XMC_CCU4_SLICE_IsTimerRunning>
 80060f4:	4603      	mov	r3, r0
 80060f6:	73fb      	strb	r3, [r7, #15]
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d106      	bne.n	8006110 <TIMER_GetTimerStatus+0x3c>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU8_SLICE_IsTimerRunning(handle_ptr->ccu8_slice_ptr);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff fef4 	bl	8005ef4 <XMC_CCU8_SLICE_IsTimerRunning>
 800610c:	4603      	mov	r3, r0
 800610e:	73fb      	strb	r3, [r7, #15]
  }
#endif

  return (status);
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	0000      	movs	r0, r0
	...

08006120 <TIMER_SetTimeInterval>:
/*
 * This function changes the PWM period which in turn changes the time tick interval value by checking that
 * the given time tick value is within supported range.
 */
TIMER_STATUS_t TIMER_SetTimeInterval(TIMER_t  *const handle_ptr, uint32_t time_interval)
{
 8006120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006124:	b087      	sub	sp, #28
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
 800612a:	6039      	str	r1, [r7, #0]
  uint32_t lfrequency;
  uint32_t lprescaler;

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;
 800612c:	2301      	movs	r3, #1
 800612e:	75fb      	strb	r3, [r7, #23]

  if (false == TIMER_GetTimerStatus(handle_ptr))
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7ff ffcf 	bl	80060d4 <TIMER_GetTimerStatus>
 8006136:	4603      	mov	r3, r0
 8006138:	f083 0301 	eor.w	r3, r3, #1
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	f000 80de 	beq.w	8006300 <TIMER_SetTimeInterval+0x1e0>
  {
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	429a      	cmp	r2, r3
 800614c:	f200 80d8 	bhi.w	8006300 <TIMER_SetTimeInterval+0x1e0>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	429a      	cmp	r2, r3
 8006158:	f0c0 80d2 	bcc.w	8006300 <TIMER_SetTimeInterval+0x1e0>
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	613b      	str	r3, [r7, #16]
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8006160:	e002      	b.n	8006168 <TIMER_SetTimeInterval+0x48>
      {
        lprescaler++;
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	3301      	adds	r3, #1
 8006166:	613b      	str	r3, [r7, #16]
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	f1c2 020f 	rsb	r2, r2, #15
 8006172:	fa23 f202 	lsr.w	r2, r3, r2
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	429a      	cmp	r2, r3
 800617a:	d3f2      	bcc.n	8006162 <TIMER_SetTimeInterval+0x42>
      {
        lprescaler++;
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006182:	2b00      	cmp	r3, #0
 8006184:	d15c      	bne.n	8006240 <TIMER_SetTimeInterval+0x120>
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60fb      	str	r3, [r7, #12]
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	69da      	ldr	r2, [r3, #28]
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	b2db      	uxtb	r3, r3
 8006196:	f003 030f 	and.w	r3, r3, #15
 800619a:	b2d9      	uxtb	r1, r3
 800619c:	7913      	ldrb	r3, [r2, #4]
 800619e:	f361 0303 	bfi	r3, r1, #0, #4
 80061a2:	7113      	strb	r3, [r2, #4]
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	4618      	mov	r0, r3
 80061a8:	f04f 0100 	mov.w	r1, #0
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	461a      	mov	r2, r3
 80061b0:	f04f 0300 	mov.w	r3, #0
 80061b4:	fb02 fe01 	mul.w	lr, r2, r1
 80061b8:	fb00 f603 	mul.w	r6, r0, r3
 80061bc:	4476      	add	r6, lr
 80061be:	fba0 2302 	umull	r2, r3, r0, r2
 80061c2:	18f1      	adds	r1, r6, r3
 80061c4:	460b      	mov	r3, r1
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
 80061c6:	6879      	ldr	r1, [r7, #4]
 80061c8:	69c9      	ldr	r1, [r1, #28]
 80061ca:	7909      	ldrb	r1, [r1, #4]
 80061cc:	f3c1 0103 	ubfx	r1, r1, #0, #4
 80061d0:	b2c9      	uxtb	r1, r1
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80061d2:	f1c1 0620 	rsb	r6, r1, #32
 80061d6:	f1a1 0020 	sub.w	r0, r1, #32
 80061da:	fa22 f801 	lsr.w	r8, r2, r1
 80061de:	fa03 f606 	lsl.w	r6, r3, r6
 80061e2:	ea48 0806 	orr.w	r8, r8, r6
 80061e6:	fa23 f000 	lsr.w	r0, r3, r0
 80061ea:	ea48 0800 	orr.w	r8, r8, r0
 80061ee:	fa23 f901 	lsr.w	r9, r3, r1
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
 80061f2:	4640      	mov	r0, r8
 80061f4:	4649      	mov	r1, r9
 80061f6:	a346      	add	r3, pc, #280	; (adr r3, 8006310 <TIMER_SetTimeInterval+0x1f0>)
 80061f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fc:	f00a ff42 	bl	8011084 <__aeabi_uldivmod>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8006204:	b292      	uxth	r2, r2
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	86da      	strh	r2, [r3, #54]	; 0x36
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800620e:	2b01      	cmp	r3, #1
 8006210:	d905      	bls.n	800621e <TIMER_SetTimeInterval+0xfe>
        {
          (handle_ptr->period_value)--;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	86da      	strh	r2, [r3, #54]	; 0x36
        }
        /* Update the prescaler */
        XMC_CCU4_SLICE_SetPrescaler(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr->prescaler_initval);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	695a      	ldr	r2, [r3, #20]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	791b      	ldrb	r3, [r3, #4]
 8006228:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800622c:	b2db      	uxtb	r3, r3
 800622e:	4610      	mov	r0, r2
 8006230:	4619      	mov	r1, r3
 8006232:	f7fd f8f7 	bl	8003424 <XMC_CCU4_SLICE_SetPrescaler>
        /* update period, compare and prescaler values */
        TIMER_CCU4_lShadowTransfer(handle_ptr);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f8ea 	bl	8006410 <TIMER_CCU4_lShadowTransfer>
        /* Update the status */
        status = TIMER_STATUS_SUCCESS;
 800623c:	2300      	movs	r3, #0
 800623e:	75fb      	strb	r3, [r7, #23]
      }
#endif

#ifdef TIMER_CCU8_USED
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006246:	2b01      	cmp	r3, #1
 8006248:	d15a      	bne.n	8006300 <TIMER_SetTimeInterval+0x1e0>
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	b2db      	uxtb	r3, r3
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	b2d9      	uxtb	r1, r3
 8006258:	7b13      	ldrb	r3, [r2, #12]
 800625a:	f361 0303 	bfi	r3, r1, #0, #4
 800625e:	7313      	strb	r3, [r2, #12]
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60fb      	str	r3, [r7, #12]
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	4618      	mov	r0, r3
 800626c:	f04f 0100 	mov.w	r1, #0
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	461a      	mov	r2, r3
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	fb02 fe01 	mul.w	lr, r2, r1
 800627c:	fb00 f603 	mul.w	r6, r0, r3
 8006280:	4476      	add	r6, lr
 8006282:	fba0 2302 	umull	r2, r3, r0, r2
 8006286:	18f1      	adds	r1, r6, r3
 8006288:	460b      	mov	r3, r1
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800628e:	7b09      	ldrb	r1, [r1, #12]
 8006290:	f3c1 0103 	ubfx	r1, r1, #0, #4
 8006294:	b2c9      	uxtb	r1, r1
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8006296:	f1c1 0620 	rsb	r6, r1, #32
 800629a:	f1a1 0020 	sub.w	r0, r1, #32
 800629e:	fa22 f401 	lsr.w	r4, r2, r1
 80062a2:	fa03 f606 	lsl.w	r6, r3, r6
 80062a6:	4334      	orrs	r4, r6
 80062a8:	fa23 f000 	lsr.w	r0, r3, r0
 80062ac:	4304      	orrs	r4, r0
 80062ae:	fa23 f501 	lsr.w	r5, r3, r1
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
 80062b2:	4620      	mov	r0, r4
 80062b4:	4629      	mov	r1, r5
 80062b6:	a316      	add	r3, pc, #88	; (adr r3, 8006310 <TIMER_SetTimeInterval+0x1f0>)
 80062b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062bc:	f00a fee2 	bl	8011084 <__aeabi_uldivmod>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
      if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
      {
        handle_ptr->ccu8_slice_config_ptr->prescaler_initval = lprescaler;
        lfrequency = handle_ptr->global_ccu8_handler->module_frequency;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 80062c4:	b292      	uxth	r2, r2
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	86da      	strh	r2, [r3, #54]	; 0x36
                                               handle_ptr->ccu8_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d905      	bls.n	80062de <TIMER_SetTimeInterval+0x1be>
        {
          (handle_ptr->period_value)--;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	86da      	strh	r2, [r3, #54]	; 0x36
        }
        /* Update the prescaler */
        XMC_CCU8_SLICE_SetPrescaler(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr->prescaler_initval);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	7b1b      	ldrb	r3, [r3, #12]
 80062e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	4610      	mov	r0, r2
 80062f0:	4619      	mov	r1, r3
 80062f2:	f7fd f97d 	bl	80035f0 <XMC_CCU8_SLICE_SetPrescaler>
        /* update period, compare and prescaler values */
        TIMER_CCU8_lShadowTransfer(handle_ptr);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f8e0 	bl	80064bc <TIMER_CCU8_lShadowTransfer>
        /* Update the status */
        status = TIMER_STATUS_SUCCESS;
 80062fc:	2300      	movs	r3, #0
 80062fe:	75fb      	strb	r3, [r7, #23]
      }
#endif
    }
  }
  return (status);
 8006300:	7dfb      	ldrb	r3, [r7, #23]
}
 8006302:	4618      	mov	r0, r3
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800630c:	f3af 8000 	nop.w
 8006310:	05f5e100 	.word	0x05f5e100
 8006314:	00000000 	.word	0x00000000

08006318 <TIMER_GetInterruptStatus>:

/*
 * This function reads the timer event(period match interrupt) status of the given timer
 */
bool TIMER_GetInterruptStatus(TIMER_t * const handle_ptr)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  bool status;
  XMC_ASSERT("TIMER_GetInterruptStatus:handle_ptr NULL" , (handle_ptr != NULL));
  status = false;
 8006320:	2300      	movs	r3, #0
 8006322:	73fb      	strb	r3, [r7, #15]
#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800632a:	2b00      	cmp	r3, #0
 800632c:	d107      	bne.n	800633e <TIMER_GetInterruptStatus+0x26>
  {
    /* Reads the interrupt status */
    status = XMC_CCU4_SLICE_GetEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	4618      	mov	r0, r3
 8006334:	2100      	movs	r1, #0
 8006336:	f7ff fdb3 	bl	8005ea0 <XMC_CCU4_SLICE_GetEvent>
 800633a:	4603      	mov	r3, r0
 800633c:	73fb      	strb	r3, [r7, #15]
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006344:	2b01      	cmp	r3, #1
 8006346:	d107      	bne.n	8006358 <TIMER_GetInterruptStatus+0x40>
  {
    /* Reads the interrupt status */
    status = XMC_CCU8_SLICE_GetEvent(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800634c:	4618      	mov	r0, r3
 800634e:	2100      	movs	r1, #0
 8006350:	f7ff fe28 	bl	8005fa4 <XMC_CCU8_SLICE_GetEvent>
 8006354:	4603      	mov	r3, r0
 8006356:	73fb      	strb	r3, [r7, #15]
  }
#endif
  return (status);
 8006358:	7bfb      	ldrb	r3, [r7, #15]
}
 800635a:	4618      	mov	r0, r3
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop

08006364 <TIMER_ClearEvent>:

/*
 * This function clears the period match interrupt status of the given timer.
 */
void TIMER_ClearEvent(TIMER_t *const handle_ptr)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("TIME_CCU_AcknowledgeInterrupt:handle_ptr NULL" , (handle_ptr != NULL));

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006372:	2b00      	cmp	r3, #0
 8006374:	d105      	bne.n	8006382 <TIMER_ClearEvent+0x1e>
  {
    /* clears the timer event(period match interrupt) */
    XMC_CCU4_SLICE_ClearEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	4618      	mov	r0, r3
 800637c:	2100      	movs	r1, #0
 800637e:	f7ff fd7d 	bl	8005e7c <XMC_CCU4_SLICE_ClearEvent>
  }
#endif

#ifdef TIMER_CCU8_USED
  if (TIMER_MODULE_CCU8 == handle_ptr->timer_module)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006388:	2b01      	cmp	r3, #1
 800638a:	d105      	bne.n	8006398 <TIMER_ClearEvent+0x34>
  {
    /* clears the timer event(period match interrupt) */
    XMC_CCU8_SLICE_ClearEvent(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006390:	4618      	mov	r0, r3
 8006392:	2100      	movs	r1, #0
 8006394:	f7ff fdf4 	bl	8005f80 <XMC_CCU8_SLICE_ClearEvent>
  }
#endif
}
 8006398:	3708      	adds	r7, #8
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop

080063a0 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f002 f811 	bl	80083d4 <GLOBAL_CCU4_Init>
 80063b2:	4603      	mov	r3, r0
 80063b4:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	7e1b      	ldrb	r3, [r3, #24]
 80063c0:	4610      	mov	r0, r2
 80063c2:	4619      	mov	r1, r3
 80063c4:	f7ff fce8 	bl	8005d98 <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	695a      	ldr	r2, [r3, #20]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	69db      	ldr	r3, [r3, #28]
 80063d0:	4610      	mov	r0, r2
 80063d2:	4619      	mov	r1, r3
 80063d4:	f7fc fff0 	bl	80033b8 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f819 	bl	8006410 <TIMER_CCU4_lShadowTransfer>
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff fd14 	bl	8005e10 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d004      	beq.n	8006404 <TIMER_CCU4_lInit+0x64>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7ff fcee 	bl	8005de0 <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
 8006404:	7bfb      	ldrb	r3, [r7, #15]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop

08006410 <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	695a      	ldr	r2, [r3, #20]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006420:	4610      	mov	r0, r2
 8006422:	4619      	mov	r1, r3
 8006424:	f7ff fd00 	bl	8005e28 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	4618      	mov	r0, r3
 800642e:	2100      	movs	r1, #0
 8006430:	f7ff fd08 	bl	8005e44 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	689a      	ldr	r2, [r3, #8]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	4610      	mov	r0, r2
 8006440:	4619      	mov	r1, r3
 8006442:	f7ff fd0d 	bl	8005e60 <XMC_CCU4_EnableShadowTransfer>
}
 8006446:	3708      	adds	r7, #8
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <TIMER_CCU8_lInit>:
#ifdef TIMER_CCU8_USED
/*
 * This function configures timer ccu8 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU8_lInit(TIMER_t* const handle_ptr)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU8_Init(handle_ptr->global_ccu8_handler);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	4618      	mov	r0, r3
 800645a:	f001 ff8d 	bl	8008378 <GLOBAL_CCU8_Init>
 800645e:	4603      	mov	r3, r0
 8006460:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU8_EnableClock(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->ccu8_slice_number);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006466:	689a      	ldr	r2, [r3, #8]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800646e:	4610      	mov	r0, r2
 8006470:	4619      	mov	r1, r3
 8006472:	f7ff fd2f 	bl	8005ed4 <XMC_CCU8_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU8_SLICE_CompareInit(handle_ptr->ccu8_slice_ptr, handle_ptr->ccu8_slice_config_ptr);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647e:	4610      	mov	r0, r2
 8006480:	4619      	mov	r1, r3
 8006482:	f7fd f86d 	bl	8003560 <XMC_CCU8_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU8_lShadowTransfer(handle_ptr);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f818 	bl	80064bc <TIMER_CCU8_lShadowTransfer>
    /* Enables a timer(period match) event  */
    XMC_CCU8_SLICE_EnableEvent(handle_ptr->ccu8_slice_ptr, XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH);
  }
#endif
  /* Clears the timer register */
  XMC_CCU8_SLICE_ClearTimer(handle_ptr->ccu8_slice_ptr);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006490:	4618      	mov	r0, r3
 8006492:	f7ff fd5b 	bl	8005f4c <XMC_CCU8_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <TIMER_CCU8_lInit+0x66>
  {
    /* Start the timer */
    XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7ff fd35 	bl	8005f1c <XMC_CCU8_SLICE_StartTimer>
  }

  return (status);
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <TIMER_CCU8_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU8_lShadowTransfer(TIMER_t* const handle_ptr)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU8_SLICE_SetTimerPeriodMatch(handle_ptr->ccu8_slice_ptr, handle_ptr->period_value);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064cc:	4610      	mov	r0, r2
 80064ce:	4619      	mov	r1, r3
 80064d0:	f7fd f880 	bl	80035d4 <XMC_CCU8_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle in compare channel 1*/
  XMC_CCU8_SLICE_SetTimerCompareMatch(handle_ptr->ccu8_slice_ptr,
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d8:	4618      	mov	r0, r3
 80064da:	2100      	movs	r1, #0
 80064dc:	2200      	movs	r2, #0
 80064de:	f7fd f8a5 	bl	800362c <XMC_CCU8_SLICE_SetTimerCompareMatch>
                                      XMC_CCU8_SLICE_COMPARE_CHANNEL_1,
                                      TIMER_CMP_100_DUTY);
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU8_EnableShadowTransfer(handle_ptr->global_ccu8_handler->module_ptr, handle_ptr->shadow_mask);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e6:	689a      	ldr	r2, [r3, #8]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	4610      	mov	r0, r2
 80064ee:	4619      	mov	r1, r3
 80064f0:	f7ff fd38 	bl	8005f64 <XMC_CCU8_EnableShadowTransfer>
}
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop

080064fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006500:	4b04      	ldr	r3, [pc, #16]	; (8006514 <__NVIC_GetPriorityGrouping+0x18>)
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006508:	0a1b      	lsrs	r3, r3, #8
}
 800650a:	4618      	mov	r0, r3
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	e000ed00 	.word	0xe000ed00

08006518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	6039      	str	r1, [r7, #0]
 8006522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006528:	2b00      	cmp	r3, #0
 800652a:	db0a      	blt.n	8006542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800652c:	490d      	ldr	r1, [pc, #52]	; (8006564 <__NVIC_SetPriority+0x4c>)
 800652e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006532:	683a      	ldr	r2, [r7, #0]
 8006534:	b2d2      	uxtb	r2, r2
 8006536:	0092      	lsls	r2, r2, #2
 8006538:	b2d2      	uxtb	r2, r2
 800653a:	440b      	add	r3, r1
 800653c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8006540:	e00a      	b.n	8006558 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006542:	4909      	ldr	r1, [pc, #36]	; (8006568 <__NVIC_SetPriority+0x50>)
 8006544:	79fb      	ldrb	r3, [r7, #7]
 8006546:	f003 030f 	and.w	r3, r3, #15
 800654a:	3b04      	subs	r3, #4
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	b2d2      	uxtb	r2, r2
 8006550:	0092      	lsls	r2, r2, #2
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	440b      	add	r3, r1
 8006556:	761a      	strb	r2, [r3, #24]
  }
}
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	e000e100 	.word	0xe000e100
 8006568:	e000ed00 	.word	0xe000ed00

0800656c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800656c:	b480      	push	{r7}
 800656e:	b089      	sub	sp, #36	; 0x24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f1c3 0307 	rsb	r3, r3, #7
 8006586:	2b06      	cmp	r3, #6
 8006588:	bf28      	it	cs
 800658a:	2306      	movcs	r3, #6
 800658c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	3306      	adds	r3, #6
 8006592:	2b06      	cmp	r3, #6
 8006594:	d902      	bls.n	800659c <NVIC_EncodePriority+0x30>
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	3b01      	subs	r3, #1
 800659a:	e000      	b.n	800659e <NVIC_EncodePriority+0x32>
 800659c:	2300      	movs	r3, #0
 800659e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2201      	movs	r2, #1
 80065a4:	fa02 f303 	lsl.w	r3, r2, r3
 80065a8:	1e5a      	subs	r2, r3, #1
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	401a      	ands	r2, r3
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	2101      	movs	r1, #1
 80065b6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ba:	1e59      	subs	r1, r3, #1
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80065c0:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3724      	adds	r7, #36	; 0x24
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop

080065d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	3b01      	subs	r3, #1
 80065dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065e0:	d301      	bcc.n	80065e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80065e2:	2301      	movs	r3, #1
 80065e4:	e00f      	b.n	8006606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065e6:	4a0a      	ldr	r2, [pc, #40]	; (8006610 <SysTick_Config+0x40>)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80065ee:	f04f 30ff 	mov.w	r0, #4294967295
 80065f2:	213f      	movs	r1, #63	; 0x3f
 80065f4:	f7ff ff90 	bl	8006518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065f8:	4b05      	ldr	r3, [pc, #20]	; (8006610 <SysTick_Config+0x40>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065fe:	4b04      	ldr	r3, [pc, #16]	; (8006610 <SysTick_Config+0x40>)
 8006600:	2207      	movs	r2, #7
 8006602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop
 8006610:	e000e010 	.word	0xe000e010

08006614 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
 8006614:	b490      	push	{r4, r7}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
 800661c:	2300      	movs	r3, #0
 800661e:	73fb      	strb	r3, [r7, #15]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 8006620:	496b      	ldr	r1, [pc, #428]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	4613      	mov	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	4413      	add	r3, r2
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	440b      	add	r3, r1
 800662e:	3318      	adds	r3, #24
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
 8006634:	4b67      	ldr	r3, [pc, #412]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d109      	bne.n	8006650 <SYSTIMER_lInsertTimerList+0x3c>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	4613      	mov	r3, r2
 8006640:	00db      	lsls	r3, r3, #3
 8006642:	4413      	add	r3, r2
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4a62      	ldr	r2, [pc, #392]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006648:	4413      	add	r3, r2
 800664a:	4a62      	ldr	r2, [pc, #392]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 800664c:	6013      	str	r3, [r2, #0]
 800664e:	e0bb      	b.n	80067c8 <SYSTIMER_lInsertTimerList+0x1b4>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
 8006650:	4b60      	ldr	r3, [pc, #384]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 800665a:	e0ab      	b.n	80067b4 <SYSTIMER_lInsertTimerList+0x1a0>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	461a      	mov	r2, r3
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1a9b      	subs	r3, r3, r2
 8006666:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	dc7a      	bgt.n	8006764 <SYSTIMER_lInsertTimerList+0x150>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d026      	beq.n	80066c4 <SYSTIMER_lInsertTimerList+0xb0>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	6859      	ldr	r1, [r3, #4]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	4613      	mov	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	4413      	add	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4a52      	ldr	r2, [pc, #328]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006686:	4413      	add	r3, r2
 8006688:	600b      	str	r3, [r1, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	6859      	ldr	r1, [r3, #4]
 800668e:	4850      	ldr	r0, [pc, #320]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	4613      	mov	r3, r2
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	4413      	add	r3, r2
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	4403      	add	r3, r0
 800669c:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
 800669e:	494c      	ldr	r1, [pc, #304]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	4613      	mov	r3, r2
 80066a4:	00db      	lsls	r3, r3, #3
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	440b      	add	r3, r1
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	601a      	str	r2, [r3, #0]
          object_ptr->prev = &g_timer_tbl[tbl_index];
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	4613      	mov	r3, r2
 80066b4:	00db      	lsls	r3, r3, #3
 80066b6:	4413      	add	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4a45      	ldr	r2, [pc, #276]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 80066bc:	441a      	add	r2, r3
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	605a      	str	r2, [r3, #4]
 80066c2:	e01c      	b.n	80066fe <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
 80066c4:	4b43      	ldr	r3, [pc, #268]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 80066c6:	6819      	ldr	r1, [r3, #0]
 80066c8:	4841      	ldr	r0, [pc, #260]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	4613      	mov	r3, r2
 80066ce:	00db      	lsls	r3, r3, #3
 80066d0:	4413      	add	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4403      	add	r3, r0
 80066d6:	6019      	str	r1, [r3, #0]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
 80066d8:	4b3e      	ldr	r3, [pc, #248]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 80066da:	6819      	ldr	r1, [r3, #0]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	4613      	mov	r3, r2
 80066e0:	00db      	lsls	r3, r3, #3
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4a3a      	ldr	r2, [pc, #232]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 80066e8:	4413      	add	r3, r2
 80066ea:	604b      	str	r3, [r1, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	4613      	mov	r3, r2
 80066f0:	00db      	lsls	r3, r3, #3
 80066f2:	4413      	add	r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	4a36      	ldr	r2, [pc, #216]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 80066f8:	4413      	add	r3, r2
 80066fa:	4a36      	ldr	r2, [pc, #216]	; (80067d4 <SYSTIMER_lInsertTimerList+0x1c0>)
 80066fc:	6013      	str	r3, [r2, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 80066fe:	4934      	ldr	r1, [pc, #208]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	4613      	mov	r3, r2
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	440b      	add	r3, r1
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	699a      	ldr	r2, [r3, #24]
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	18d1      	adds	r1, r2, r3
 8006714:	482e      	ldr	r0, [pc, #184]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	4613      	mov	r3, r2
 800671a:	00db      	lsls	r3, r3, #3
 800671c:	4413      	add	r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4403      	add	r3, r0
 8006722:	3318      	adds	r3, #24
 8006724:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 8006726:	492a      	ldr	r1, [pc, #168]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	4613      	mov	r3, r2
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	4413      	add	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	440b      	add	r3, r1
 8006734:	6819      	ldr	r1, [r3, #0]
 8006736:	4826      	ldr	r0, [pc, #152]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	4613      	mov	r3, r2
 800673c:	00db      	lsls	r3, r3, #3
 800673e:	4413      	add	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	4403      	add	r3, r0
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6998      	ldr	r0, [r3, #24]
 8006748:	4c21      	ldr	r4, [pc, #132]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	4613      	mov	r3, r2
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	4413      	add	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4423      	add	r3, r4
 8006756:	3318      	adds	r3, #24
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	1ac3      	subs	r3, r0, r3
 800675c:	618b      	str	r3, [r1, #24]
        found_flag = true;
 800675e:	2301      	movs	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
 8006762:	e024      	b.n	80067ae <SYSTIMER_lInsertTimerList+0x19a>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	2b00      	cmp	r3, #0
 8006768:	dd21      	ble.n	80067ae <SYSTIMER_lInsertTimerList+0x19a>
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d11d      	bne.n	80067ae <SYSTIMER_lInsertTimerList+0x19a>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
 8006772:	4917      	ldr	r1, [pc, #92]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	4613      	mov	r3, r2
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	4413      	add	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	440b      	add	r3, r1
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	4613      	mov	r3, r2
 8006788:	00db      	lsls	r3, r3, #3
 800678a:	4413      	add	r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	4a10      	ldr	r2, [pc, #64]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 8006790:	441a      	add	r2, r3
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 8006796:	6939      	ldr	r1, [r7, #16]
 8006798:	480d      	ldr	r0, [pc, #52]	; (80067d0 <SYSTIMER_lInsertTimerList+0x1bc>)
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	4613      	mov	r3, r2
 800679e:	00db      	lsls	r3, r3, #3
 80067a0:	4413      	add	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4403      	add	r3, r0
 80067a6:	3318      	adds	r3, #24
 80067a8:	6019      	str	r1, [r3, #0]
          found_flag = true;
 80067aa:	2301      	movs	r3, #1
 80067ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d006      	beq.n	80067c8 <SYSTIMER_lInsertTimerList+0x1b4>
 80067ba:	7bfb      	ldrb	r3, [r7, #15]
 80067bc:	f083 0301 	eor.w	r3, r3, #1
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f47f af4a 	bne.w	800665c <SYSTIMER_lInsertTimerList+0x48>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bc90      	pop	{r4, r7}
 80067ce:	4770      	bx	lr
 80067d0:	1fff4a64 	.word	0x1fff4a64
 80067d4:	1fff44bc 	.word	0x1fff44bc

080067d8 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	4613      	mov	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4413      	add	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4a29      	ldr	r2, [pc, #164]	; (8006890 <SYSTIMER_lRemoveTimerList+0xb8>)
 80067ec:	4413      	add	r3, r2
 80067ee:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d107      	bne.n	8006808 <SYSTIMER_lRemoveTimerList+0x30>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d103      	bne.n	8006808 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
 8006800:	4b24      	ldr	r3, [pc, #144]	; (8006894 <SYSTIMER_lRemoveTimerList+0xbc>)
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	e03d      	b.n	8006884 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d114      	bne.n	800683a <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a1f      	ldr	r2, [pc, #124]	; (8006894 <SYSTIMER_lRemoveTimerList+0xbc>)
 8006816:	6013      	str	r3, [r2, #0]
    g_timer_list->prev = NULL;
 8006818:	4b1e      	ldr	r3, [pc, #120]	; (8006894 <SYSTIMER_lRemoveTimerList+0xbc>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2200      	movs	r2, #0
 800681e:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
 8006820:	4b1c      	ldr	r3, [pc, #112]	; (8006894 <SYSTIMER_lRemoveTimerList+0xbc>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a1b      	ldr	r2, [pc, #108]	; (8006894 <SYSTIMER_lRemoveTimerList+0xbc>)
 8006826:	6812      	ldr	r2, [r2, #0]
 8006828:	6991      	ldr	r1, [r2, #24]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	6992      	ldr	r2, [r2, #24]
 800682e:	440a      	add	r2, r1
 8006830:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	e024      	b.n	8006884 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d107      	bne.n	8006852 <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	605a      	str	r2, [r3, #4]
 8006850:	e018      	b.n	8006884 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	6852      	ldr	r2, [r2, #4]
 8006864:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	6812      	ldr	r2, [r2, #0]
 800686e:	6991      	ldr	r1, [r2, #24]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	6992      	ldr	r2, [r2, #24]
 8006874:	440a      	add	r2, r1
 8006876:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	605a      	str	r2, [r3, #4]
  }
}
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	1fff4a64 	.word	0x1fff4a64
 8006894:	1fff44bc 	.word	0x1fff44bc

08006898 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
 800689e:	4b2f      	ldr	r3, [pc, #188]	; (800695c <SYSTIMER_lTimerHandler+0xc4>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 80068a4:	e050      	b.n	8006948 <SYSTIMER_lTimerHandler+0xb0>
  {
    if (true == object_ptr->delete_swtmr)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d013      	beq.n	80068d8 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff ff8f 	bl	80067d8 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	461a      	mov	r2, r3
 80068c6:	2301      	movs	r3, #1
 80068c8:	4093      	lsls	r3, r2
 80068ca:	43da      	mvns	r2, r3
 80068cc:	4b24      	ldr	r3, [pc, #144]	; (8006960 <SYSTIMER_lTimerHandler+0xc8>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4013      	ands	r3, r2
 80068d2:	4a23      	ldr	r2, [pc, #140]	; (8006960 <SYSTIMER_lTimerHandler+0xc8>)
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	e034      	b.n	8006942 <SYSTIMER_lTimerHandler+0xaa>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	7b1b      	ldrb	r3, [r3, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d112      	bne.n	8006906 <SYSTIMER_lTimerHandler+0x6e>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	7b5b      	ldrb	r3, [r3, #13]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d12c      	bne.n	8006942 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff ff73 	bl	80067d8 <SYSTIMER_lRemoveTimerList>
        /* Set timer status as SYSTIMER_STATE_STOPPED */
        object_ptr->state = SYSTIMER_STATE_STOPPED;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2202      	movs	r2, #2
 80068f6:	735a      	strb	r2, [r3, #13]
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	6912      	ldr	r2, [r2, #16]
 8006900:	4610      	mov	r0, r2
 8006902:	4798      	blx	r3
 8006904:	e01d      	b.n	8006942 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	7b1b      	ldrb	r3, [r3, #12]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d118      	bne.n	8006940 <SYSTIMER_lTimerHandler+0xa8>
    {
      if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	7b5b      	ldrb	r3, [r3, #13]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d115      	bne.n	8006942 <SYSTIMER_lTimerHandler+0xaa>
      {
        /* Yes, remove this timer from timer list */
        SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	4618      	mov	r0, r3
 800691c:	f7ff ff5c 	bl	80067d8 <SYSTIMER_lRemoveTimerList>
        /* Reset timer tick */
        object_ptr->count = object_ptr->reload;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	619a      	str	r2, [r3, #24]
        /* Insert timer into timer list */
        SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff fe71 	bl	8006614 <SYSTIMER_lInsertTimerList>
        /* Call timer callback function */
        (object_ptr->callback)(object_ptr->args);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6912      	ldr	r2, [r2, #16]
 800693a:	4610      	mov	r0, r2
 800693c:	4798      	blx	r3
 800693e:	e000      	b.n	8006942 <SYSTIMER_lTimerHandler+0xaa>
      }
    }
    else
    {
      break;
 8006940:	e009      	b.n	8006956 <SYSTIMER_lTimerHandler+0xbe>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
 8006942:	4b06      	ldr	r3, [pc, #24]	; (800695c <SYSTIMER_lTimerHandler+0xc4>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d003      	beq.n	8006956 <SYSTIMER_lTimerHandler+0xbe>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d0a7      	beq.n	80068a6 <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
 8006956:	3708      	adds	r7, #8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	1fff44bc 	.word	0x1fff44bc
 8006960:	1fff44c0 	.word	0x1fff44c0

08006964 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
 800696a:	4b0e      	ldr	r3, [pc, #56]	; (80069a4 <SysTick_Handler+0x40>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	607b      	str	r3, [r7, #4]
  g_systick_count++;
 8006970:	4b0d      	ldr	r3, [pc, #52]	; (80069a8 <SysTick_Handler+0x44>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3301      	adds	r3, #1
 8006976:	4a0c      	ldr	r2, [pc, #48]	; (80069a8 <SysTick_Handler+0x44>)
 8006978:	6013      	str	r3, [r2, #0]

  if (NULL != object_ptr)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00e      	beq.n	800699e <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d905      	bls.n	8006994 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	1e5a      	subs	r2, r3, #1
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	619a      	str	r2, [r3, #24]
 8006992:	e004      	b.n	800699e <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
 800699a:	f7ff ff7d 	bl	8006898 <SYSTIMER_lTimerHandler>
    }
  }
}
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	1fff44bc 	.word	0x1fff44bc
 80069a8:	1fff44c4 	.word	0x1fff44c4

080069ac <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 80069b4:	2300      	movs	r3, #0
 80069b6:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	f083 0301 	eor.w	r3, r3, #1
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d020      	beq.n	8006a08 <SYSTIMER_Init+0x5c>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
 80069c6:	4b13      	ldr	r3, [pc, #76]	; (8006a14 <SYSTIMER_Init+0x68>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
 80069cc:	4812      	ldr	r0, [pc, #72]	; (8006a18 <SYSTIMER_Init+0x6c>)
 80069ce:	f7ff fdff 	bl	80065d0 <SysTick_Config>
 80069d2:	4603      	mov	r3, r0
 80069d4:	73fb      	strb	r3, [r7, #15]

    if (SYSTIMER_STATUS_FAILURE == status)
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d015      	beq.n	8006a08 <SYSTIMER_Init+0x5c>
    }
    else
    {
#if (UC_FAMILY == XMC4)
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 80069dc:	f7ff fd8e 	bl	80064fc <__NVIC_GetPriorityGrouping>
 80069e0:	4603      	mov	r3, r0
 80069e2:	4618      	mov	r0, r3
 80069e4:	213f      	movs	r1, #63	; 0x3f
 80069e6:	2200      	movs	r2, #0
 80069e8:	f7ff fdc0 	bl	800656c <NVIC_EncodePriority>
 80069ec:	4603      	mov	r3, r0
 80069ee:	f04f 30ff 	mov.w	r0, #4294967295
 80069f2:	4619      	mov	r1, r3
 80069f4:	f7ff fd90 	bl	8006518 <__NVIC_SetPriority>
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
#endif      
      g_timer_tracker = 0U;
 80069f8:	4b08      	ldr	r3, [pc, #32]	; (8006a1c <SYSTIMER_Init+0x70>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
 8006a04:	2300      	movs	r3, #0
 8006a06:	73fb      	strb	r3, [r7, #15]
    }
  }

  return (status);
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	1fff44bc 	.word	0x1fff44bc
 8006a18:	00023280 	.word	0x00023280
 8006a1c:	1fff44c0 	.word	0x1fff44c0

08006a20 <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b089      	sub	sp, #36	; 0x24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	607a      	str	r2, [r7, #4]
 8006a2a:	603b      	str	r3, [r7, #0]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	72fb      	strb	r3, [r7, #11]
  uint32_t id = 0U;
 8006a30:	2300      	movs	r3, #0
 8006a32:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
 8006a34:	2300      	movs	r3, #0
 8006a36:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a42:	d202      	bcs.n	8006a4a <SYSTIMER_CreateTimer+0x2a>
  {
    id = 0U;
 8006a44:	2300      	movs	r3, #0
 8006a46:	61fb      	str	r3, [r7, #28]
 8006a48:	e07b      	b.n	8006b42 <SYSTIMER_CreateTimer+0x122>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	61bb      	str	r3, [r7, #24]
 8006a4e:	e075      	b.n	8006b3c <SYSTIMER_CreateTimer+0x11c>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	2201      	movs	r2, #1
 8006a54:	409a      	lsls	r2, r3
 8006a56:	4b3e      	ldr	r3, [pc, #248]	; (8006b50 <SYSTIMER_CreateTimer+0x130>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d16a      	bne.n	8006b36 <SYSTIMER_CreateTimer+0x116>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	2201      	movs	r2, #1
 8006a64:	409a      	lsls	r2, r3
 8006a66:	4b3a      	ldr	r3, [pc, #232]	; (8006b50 <SYSTIMER_CreateTimer+0x130>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	4a38      	ldr	r2, [pc, #224]	; (8006b50 <SYSTIMER_CreateTimer+0x130>)
 8006a6e:	6013      	str	r3, [r2, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
 8006a70:	4938      	ldr	r1, [pc, #224]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	4613      	mov	r3, r2
 8006a76:	00db      	lsls	r3, r3, #3
 8006a78:	4413      	add	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	3310      	adds	r3, #16
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
 8006a84:	4933      	ldr	r1, [pc, #204]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	00db      	lsls	r3, r3, #3
 8006a8c:	4413      	add	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	440b      	add	r3, r1
 8006a92:	3308      	adds	r3, #8
 8006a94:	7afa      	ldrb	r2, [r7, #11]
 8006a96:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 8006a98:	492e      	ldr	r1, [pc, #184]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	00db      	lsls	r3, r3, #3
 8006aa0:	4413      	add	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	2202      	movs	r2, #2
 8006aaa:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4a2a      	ldr	r2, [pc, #168]	; (8006b58 <SYSTIMER_CreateTimer+0x138>)
 8006ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab4:	099b      	lsrs	r3, r3, #6
 8006ab6:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	1c59      	adds	r1, r3, #1
 8006abc:	4825      	ldr	r0, [pc, #148]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006abe:	69ba      	ldr	r2, [r7, #24]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	00db      	lsls	r3, r3, #3
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4403      	add	r3, r0
 8006aca:	3318      	adds	r3, #24
 8006acc:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
 8006ace:	4921      	ldr	r1, [pc, #132]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	00db      	lsls	r3, r3, #3
 8006ad6:	4413      	add	r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	440b      	add	r3, r1
 8006adc:	3318      	adds	r3, #24
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
 8006ae2:	491c      	ldr	r1, [pc, #112]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006ae4:	69ba      	ldr	r2, [r7, #24]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	00db      	lsls	r3, r3, #3
 8006aea:	4413      	add	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	440b      	add	r3, r1
 8006af0:	3308      	adds	r3, #8
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
 8006af6:	4917      	ldr	r1, [pc, #92]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006af8:	69ba      	ldr	r2, [r7, #24]
 8006afa:	4613      	mov	r3, r2
 8006afc:	00db      	lsls	r3, r3, #3
 8006afe:	4413      	add	r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	440b      	add	r3, r1
 8006b04:	3310      	adds	r3, #16
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
 8006b0a:	4912      	ldr	r1, [pc, #72]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	2200      	movs	r2, #0
 8006b1a:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
 8006b1c:	490d      	ldr	r1, [pc, #52]	; (8006b54 <SYSTIMER_CreateTimer+0x134>)
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	4613      	mov	r3, r2
 8006b22:	00db      	lsls	r3, r3, #3
 8006b24:	4413      	add	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	440b      	add	r3, r1
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	601a      	str	r2, [r3, #0]
        id = count + 1U;
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	3301      	adds	r3, #1
 8006b32:	61fb      	str	r3, [r7, #28]
        break;
 8006b34:	e005      	b.n	8006b42 <SYSTIMER_CreateTimer+0x122>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	61bb      	str	r3, [r7, #24]
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	2b07      	cmp	r3, #7
 8006b40:	d986      	bls.n	8006a50 <SYSTIMER_CreateTimer+0x30>
      }
    }

  }

  return (id);
 8006b42:	69fb      	ldr	r3, [r7, #28]
}  
 8006b44:	4618      	mov	r0, r3
 8006b46:	3724      	adds	r7, #36	; 0x24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	1fff44c0 	.word	0x1fff44c0
 8006b54:	1fff4a64 	.word	0x1fff4a64
 8006b58:	10624dd3 	.word	0x10624dd3

08006b5c <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
 8006b64:	2301      	movs	r3, #1
 8006b66:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	1e5a      	subs	r2, r3, #1
 8006b6c:	491a      	ldr	r1, [pc, #104]	; (8006bd8 <SYSTIMER_StartTimer+0x7c>)
 8006b6e:	4613      	mov	r3, r2
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	4413      	add	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	440b      	add	r3, r1
 8006b78:	3308      	adds	r3, #8
 8006b7a:	795b      	ldrb	r3, [r3, #5]
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d126      	bne.n	8006bce <SYSTIMER_StartTimer+0x72>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	1e5a      	subs	r2, r3, #1
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	1e59      	subs	r1, r3, #1
 8006b88:	4813      	ldr	r0, [pc, #76]	; (8006bd8 <SYSTIMER_StartTimer+0x7c>)
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	440b      	add	r3, r1
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	4403      	add	r3, r0
 8006b94:	3318      	adds	r3, #24
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	1c59      	adds	r1, r3, #1
 8006b9a:	480f      	ldr	r0, [pc, #60]	; (8006bd8 <SYSTIMER_StartTimer+0x7c>)
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	00db      	lsls	r3, r3, #3
 8006ba0:	4413      	add	r3, r2
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	4403      	add	r3, r0
 8006ba6:	3318      	adds	r3, #24
 8006ba8:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	1e5a      	subs	r2, r3, #1
 8006bae:	490a      	ldr	r1, [pc, #40]	; (8006bd8 <SYSTIMER_StartTimer+0x7c>)
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	440b      	add	r3, r1
 8006bba:	3308      	adds	r3, #8
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7ff fd25 	bl	8006614 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8006bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	1fff4a64 	.word	0x1fff4a64

08006bdc <XMC_SPI_CH_SetTransmitMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bec:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 8006bf0:	78fb      	ldrb	r3, [r7, #3]
 8006bf2:	019b      	lsls	r3, r3, #6
 8006bf4:	b2db      	uxtb	r3, r3
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	641a      	str	r2, [r3, #64]	; 0x40
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
}
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop

08006c08 <XMC_DMA_CH_Enable>:
 * The function sets the GPDMA's CHENREG register to enable a DMA channel. Please
 * ensure that the GPDMA module itself is enabled before calling this function.
 * See ::XMC_DMA_Enable() for details.
 */
__STATIC_INLINE void XMC_DMA_CH_Enable(XMC_DMA_t *const dma, const uint8_t channel)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	70fb      	strb	r3, [r7, #3]
  dma->CHENREG = (uint32_t)(0x101UL << channel);
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	f240 1201 	movw	r2, #257	; 0x101
 8006c1a:	409a      	lsls	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <XMC_DMA_CH_SetSourceAddress>:
 *
 * \par<b>Related API: </b><br>
 * ::XMC_DMA_CH_SetDestinationAddress() <br>
 */
__STATIC_INLINE void XMC_DMA_CH_SetSourceAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	460b      	mov	r3, r1
 8006c36:	607a      	str	r2, [r7, #4]
 8006c38:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].SAR = addr;
 8006c3a:	7afb      	ldrb	r3, [r7, #11]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	2158      	movs	r1, #88	; 0x58
 8006c40:	fb01 f303 	mul.w	r3, r1, r3
 8006c44:	4413      	add	r3, r2
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	601a      	str	r2, [r3, #0]
}
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <XMC_DMA_CH_SetDestinationAddress>:
 *
 * \par<b>Related API: </b><br>
 * ::XMC_DMA_CH_SetSourceAddress() <br>
 */
__STATIC_INLINE void XMC_DMA_CH_SetDestinationAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	607a      	str	r2, [r7, #4]
 8006c60:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].DAR = addr;
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	2158      	movs	r1, #88	; 0x58
 8006c68:	fb01 f303 	mul.w	r3, r1, r3
 8006c6c:	4413      	add	r3, r2
 8006c6e:	3308      	adds	r3, #8
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	601a      	str	r2, [r3, #0]
}
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop

08006c80 <XMC_DMA_CH_SetBlockSize>:
 * The function may be called after enabling the DMA channel. Please
 * see ::XMC_DMA_CH_Enable() for more information.
 *
 */
__STATIC_INLINE void XMC_DMA_CH_SetBlockSize(XMC_DMA_t *const dma, const uint8_t channel, uint32_t block_size)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	607a      	str	r2, [r7, #4]
 8006c8c:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].CTLH = block_size;
 8006c8e:	7afb      	ldrb	r3, [r7, #11]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	2158      	movs	r1, #88	; 0x58
 8006c94:	fb01 f303 	mul.w	r3, r1, r3
 8006c98:	4413      	add	r3, r2
 8006c9a:	3318      	adds	r3, #24
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	605a      	str	r2, [r3, #4]
}
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop

08006cac <SPI_MASTER_Init>:

/*
 * This function initializes the SPI channel, based on UI configuration.
 */
SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t status;

  XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));

  /* Configure the port registers and data input registers of SPI channel */
  status = handle->config->fptr_spi_master_config();
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	4798      	blx	r3
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	73fb      	strb	r3, [r7, #15]

  return status;
 8006cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop

08006ccc <SPI_MASTER_Transmit>:

  return status;
}

SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  
   status = SPI_MASTER_STATUS_FAILURE;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_StartTransmitIRQ(handle, dataptr, count);
  }
#endif

#if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d106      	bne.n	8006cf6 <SPI_MASTER_Transmit+0x2a>
  {
    status = SPI_MASTER_StartTransmitDMA(handle, dataptr, count);
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	68b9      	ldr	r1, [r7, #8]
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	f000 f821 	bl	8006d34 <SPI_MASTER_StartTransmitDMA>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	75fb      	strb	r3, [r7, #23]
  {
    status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
  }
#endif

  return status;
 8006cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3718      	adds	r7, #24
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <SPI_MASTER_Receive>:

SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;

  status = SPI_MASTER_STATUS_FAILURE;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_StartReceiveIRQ(handle, dataptr, count);
  }
#endif

#if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
  if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d106      	bne.n	8006d2a <SPI_MASTER_Receive+0x2a>
  {
    status = SPI_MASTER_StartReceiveDMA(handle, dataptr, count);
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	68b9      	ldr	r1, [r7, #8]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	f000 f8db 	bl	8006edc <SPI_MASTER_StartReceiveDMA>
 8006d26:	4603      	mov	r3, r0
 8006d28:	75fb      	strb	r3, [r7, #23]
  {
    status = SPI_MASTER_lStartReceivePolling(handle, dataptr, count);
  }
#endif

  return status;
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <SPI_MASTER_StartTransmitDMA>:
}
#endif

#if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *data_ptr, uint32_t block_size)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b088      	sub	sp, #32
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
  uint32_t dma_ctll;
  uint32_t mode;

  XMC_ASSERT("SPI_MASTER_StartTransmitDMA:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_MODE_MISMATCH;
 8006d40:	2304      	movs	r3, #4
 8006d42:	77fb      	strb	r3, [r7, #31]
  runtime_handle = handle->runtime;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	617b      	str	r3, [r7, #20]

  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	f040 80bc 	bne.w	8006ed0 <SPI_MASTER_StartTransmitDMA+0x19c>
  {
    /* Check whether SPI channel is free or not */
    if (false == runtime_handle->tx_busy)
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	f083 0301 	eor.w	r3, r3, #1
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 80b0 	beq.w	8006ecc <SPI_MASTER_StartTransmitDMA+0x198>
    {
      /* Check data pointer is valid or not */
      if ((data_ptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 80a9 	beq.w	8006ec6 <SPI_MASTER_StartTransmitDMA+0x192>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80a5 	beq.w	8006ec6 <SPI_MASTER_StartTransmitDMA+0x192>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d82:	f080 80a0 	bcs.w	8006ec6 <SPI_MASTER_StartTransmitDMA+0x192>
      {
        /* Obtain the address of data, size of data */
        runtime_handle->tx_data_count = block_size;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	605a      	str	r2, [r3, #4]
        /* Initialize to first index and set the busy flag */
        runtime_handle->tx_data_index = 0U;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	609a      	str	r2, [r3, #8]
        runtime_handle->tx_busy = true;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2020 	strb.w	r2, [r3, #32]

        if (runtime_handle->tx_data_dummy == true)
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d029      	beq.n	8006dfa <SPI_MASTER_StartTransmitDMA+0xc6>
        {
          dma_ctll = (uint32_t)handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	7f5b      	ldrb	r3, [r3, #29]
 8006db0:	4619      	mov	r1, r3
 8006db2:	2358      	movs	r3, #88	; 0x58
 8006db4:	fb03 f301 	mul.w	r3, r3, r1
 8006db8:	4413      	add	r3, r2
 8006dba:	3318      	adds	r3, #24
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	613b      	str	r3, [r7, #16]

          dma_ctll = (uint32_t)(dma_ctll & (uint32_t)(~(GPDMA0_CH_CTLL_SINC_Msk))) |
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006dca:	613b      	str	r3, [r7, #16]
                               ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE << GPDMA0_CH_CTLL_SINC_Pos);

          handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	7f5b      	ldrb	r3, [r3, #29]
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	2358      	movs	r3, #88	; 0x58
 8006dda:	fb03 f301 	mul.w	r3, r3, r1
 8006dde:	4413      	add	r3, r2
 8006de0:	3318      	adds	r3, #24
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	601a      	str	r2, [r3, #0]
          mode = (uint32_t)((uint32_t)handle->runtime->spi_master_mode & 0xfffbU);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	7f1b      	ldrb	r3, [r3, #28]
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	461a      	mov	r2, r3
 8006df0:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8006df4:	4013      	ands	r3, r2
 8006df6:	61bb      	str	r3, [r7, #24]
 8006df8:	e025      	b.n	8006e46 <SPI_MASTER_StartTransmitDMA+0x112>
        }
        else
        {
          runtime_handle->tx_data = data_ptr;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	619a      	str	r2, [r3, #24]
          dma_ctll = handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	7f5b      	ldrb	r3, [r3, #29]
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	2358      	movs	r3, #88	; 0x58
 8006e0e:	fb03 f301 	mul.w	r3, r3, r1
 8006e12:	4413      	add	r3, r2
 8006e14:	3318      	adds	r3, #24
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	613b      	str	r3, [r7, #16]

          dma_ctll = (uint32_t)(dma_ctll & (~GPDMA0_CH_CTLL_SINC_Msk)) |
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006e20:	613b      	str	r3, [r7, #16]
                               ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT << GPDMA0_CH_CTLL_SINC_Pos);

          handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	7f5b      	ldrb	r3, [r3, #29]
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	2358      	movs	r3, #88	; 0x58
 8006e30:	fb03 f301 	mul.w	r3, r3, r1
 8006e34:	4413      	add	r3, r2
 8006e36:	3318      	adds	r3, #24
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	601a      	str	r2, [r3, #0]
          mode = (uint32_t)handle->runtime->spi_master_mode;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	7f1b      	ldrb	r3, [r3, #28]
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	61bb      	str	r3, [r7, #24]
        }

        /* Enable transmit event generation */
        XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)XMC_SPI_CH_EVENT_RECEIVE_START);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006e50:	f7fd fc20 	bl	8004694 <XMC_SPI_CH_EnableEvent>

        XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_tx_number, block_size);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	7f5b      	ldrb	r3, [r3, #29]
 8006e5e:	4610      	mov	r0, r2
 8006e60:	4619      	mov	r1, r3
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	f7ff ff0c 	bl	8006c80 <XMC_DMA_CH_SetBlockSize>

        XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)runtime_handle->tx_data);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	7f5a      	ldrb	r2, [r3, #29]
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	4608      	mov	r0, r1
 8006e78:	4611      	mov	r1, r2
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f7ff fed6 	bl	8006c2c <XMC_DMA_CH_SetSourceAddress>

        XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	7f1b      	ldrb	r3, [r3, #28]
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	4610      	mov	r0, r2
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	f7ff fea5 	bl	8006bdc <XMC_SPI_CH_SetTransmitMode>

        XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	6818      	ldr	r0, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	7f59      	ldrb	r1, [r3, #29]
                                         handle->dma_ch_tx_number,
                                         (uint32_t)&(handle->channel->TBUF[mode]));
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	3320      	adds	r3, #32
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2

        XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)runtime_handle->tx_data);

        XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);

        XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	f7ff fed3 	bl	8006c54 <XMC_DMA_CH_SetDestinationAddress>
                                         handle->dma_ch_tx_number,
                                         (uint32_t)&(handle->channel->TBUF[mode]));

        status = SPI_MASTER_STATUS_SUCCESS;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	77fb      	strb	r3, [r7, #31]

        XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_tx_number);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	7f5b      	ldrb	r3, [r3, #29]
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	f7ff fea2 	bl	8006c08 <XMC_DMA_CH_Enable>
 8006ec4:	e004      	b.n	8006ed0 <SPI_MASTER_StartTransmitDMA+0x19c>
      }
      else
      {
        status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	77fb      	strb	r3, [r7, #31]
 8006eca:	e001      	b.n	8006ed0 <SPI_MASTER_StartTransmitDMA+0x19c>
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUSY;
 8006ecc:	2302      	movs	r3, #2
 8006ece:	77fb      	strb	r3, [r7, #31]
    }
  }

  return status;
 8006ed0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3720      	adds	r7, #32
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop

08006edc <SPI_MASTER_StartReceiveDMA>:
}
#endif

#if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *dataptr, uint32_t block_size)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b086      	sub	sp, #24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
  SPI_MASTER_RUNTIME_t * runtime_handle;
  static uint8_t dummy_data[2] = {0xFFU, 0xFFU};

  XMC_ASSERT("SPI_MASTER_StartReceiveDMA:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_MODE_MISMATCH;
 8006ee8:	2304      	movs	r3, #4
 8006eea:	75fb      	strb	r3, [r7, #23]
  runtime_handle = handle->runtime;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	613b      	str	r3, [r7, #16]

  if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d13c      	bne.n	8006f78 <SPI_MASTER_StartReceiveDMA+0x9c>
  {
    status = SPI_MASTER_STATUS_BUSY;
 8006efe:	2302      	movs	r3, #2
 8006f00:	75fb      	strb	r3, [r7, #23]
    /* Check whether SPI channel is free or not */
    if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	7fdb      	ldrb	r3, [r3, #31]
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	f083 0301 	eor.w	r3, r3, #1
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d030      	beq.n	8006f74 <SPI_MASTER_StartReceiveDMA+0x98>
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	f083 0301 	eor.w	r3, r3, #1
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d027      	beq.n	8006f74 <SPI_MASTER_StartReceiveDMA+0x98>
    {
      /* Check data pointer is valid or not */
      if ((dataptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d021      	beq.n	8006f6e <SPI_MASTER_StartReceiveDMA+0x92>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d01e      	beq.n	8006f6e <SPI_MASTER_StartReceiveDMA+0x92>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f36:	d21a      	bcs.n	8006f6e <SPI_MASTER_StartReceiveDMA+0x92>
      {
        runtime_handle->rx_busy = true;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	77da      	strb	r2, [r3, #31]
        runtime_handle->rx_data = dataptr;
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	68ba      	ldr	r2, [r7, #8]
 8006f42:	615a      	str	r2, [r3, #20]
        runtime_handle->tx_data = &dummy_data[0];
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4a0f      	ldr	r2, [pc, #60]	; (8006f84 <SPI_MASTER_StartReceiveDMA+0xa8>)
 8006f48:	619a      	str	r2, [r3, #24]
        runtime_handle->tx_data_count = block_size;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	605a      	str	r2, [r3, #4]
        runtime_handle->tx_data_dummy = true;
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        runtime_handle->rx_data_dummy = false;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

        status = SPI_MASTER_lReceiveDMA(handle, block_size);
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	6879      	ldr	r1, [r7, #4]
 8006f64:	f000 f810 	bl	8006f88 <SPI_MASTER_lReceiveDMA>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_STATUS_BUSY;
    /* Check whether SPI channel is free or not */
    if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
    {
      /* Check data pointer is valid or not */
      if ((dataptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 8006f6c:	e004      	b.n	8006f78 <SPI_MASTER_StartReceiveDMA+0x9c>

        status = SPI_MASTER_lReceiveDMA(handle, block_size);
      }
      else
      {
        status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_STATUS_BUSY;
    /* Check whether SPI channel is free or not */
    if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
    {
      /* Check data pointer is valid or not */
      if ((dataptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 8006f72:	e001      	b.n	8006f78 <SPI_MASTER_StartReceiveDMA+0x9c>
        status = SPI_MASTER_STATUS_BUFFER_INVALID;
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUSY;
 8006f74:	2302      	movs	r3, #2
 8006f76:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8006f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3718      	adds	r7, #24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	1ffe891c 	.word	0x1ffe891c

08006f88 <SPI_MASTER_lReceiveDMA>:
}
#endif

#if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t block_size)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  SPI_MASTER_STATUS_t status;
  SPI_MASTER_RUNTIME_t * runtime_handle;

  runtime_handle = handle->runtime;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	60fb      	str	r3, [r7, #12]
  runtime_handle->rx_data_index = 0U;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	611a      	str	r2, [r3, #16]
  runtime_handle->rx_data_count = (uint32_t)block_size;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	60da      	str	r2, [r3, #12]

  SPI_MASTER_lStdRBUFFlush(handle->channel);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f000 f847 	bl	800703c <SPI_MASTER_lStdRBUFFlush>

  XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8006fb8:	f7fd fb6c 	bl	8004694 <XMC_SPI_CH_EnableEvent>

  XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_data_count);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	6819      	ldr	r1, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	7f1a      	ldrb	r2, [r3, #28]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	4608      	mov	r0, r1
 8006fcc:	4611      	mov	r1, r2
 8006fce:	461a      	mov	r2, r3
 8006fd0:	f7ff fe56 	bl	8006c80 <XMC_DMA_CH_SetBlockSize>

  XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	6819      	ldr	r1, [r3, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	7f1a      	ldrb	r2, [r3, #28]
                              handle->dma_ch_rx_number,
                              (uint32_t)&(handle->channel->RBUF));
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3354      	adds	r3, #84	; 0x54

  XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);

  XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_data_count);

  XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	461a      	mov	r2, r3
 8006fea:	f7ff fe1f 	bl	8006c2c <XMC_DMA_CH_SetSourceAddress>
                              handle->dma_ch_rx_number,
                              (uint32_t)&(handle->channel->RBUF));

  XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma, handle->dma_ch_rx_number, (uint32_t)runtime_handle->rx_data);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	6819      	ldr	r1, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	7f1a      	ldrb	r2, [r3, #28]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	4608      	mov	r0, r1
 8006ffe:	4611      	mov	r1, r2
 8007000:	461a      	mov	r2, r3
 8007002:	f7ff fe27 	bl	8006c54 <XMC_DMA_CH_SetDestinationAddress>

  status = SPI_MASTER_STATUS_SUCCESS;
 8007006:	2300      	movs	r3, #0
 8007008:	72fb      	strb	r3, [r7, #11]

  XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_rx_number);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	7f1b      	ldrb	r3, [r3, #28]
 8007014:	4610      	mov	r0, r2
 8007016:	4619      	mov	r1, r3
 8007018:	f7ff fdf6 	bl	8006c08 <XMC_DMA_CH_Enable>

  /* Call the transmit, to receive the data synchronously */
  status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	699a      	ldr	r2, [r3, #24]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	4611      	mov	r1, r2
 8007028:	461a      	mov	r2, r3
 800702a:	f7ff fe4f 	bl	8006ccc <SPI_MASTER_Transmit>
 800702e:	4603      	mov	r3, r0
 8007030:	72fb      	strb	r3, [r7, #11]

  return status;
 8007032:	7afb      	ldrb	r3, [r7, #11]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <SPI_MASTER_lStdRBUFFlush>:

/*
 * Clears the receive buffers
 */
static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  /* Clear RBF0 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7fd fb0b 	bl	8004660 <XMC_SPI_CH_GetReceivedData>
  /* Clear RBF1 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7fd fb08 	bl	8004660 <XMC_SPI_CH_GetReceivedData>
}
 8007050:	3708      	adds	r7, #8
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop

08007058 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	460b      	mov	r3, r1
 8007062:	70fb      	strb	r3, [r7, #3]
 8007064:	4613      	mov	r3, r2
 8007066:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8007068:	78f8      	ldrb	r0, [r7, #3]
 800706a:	78fb      	ldrb	r3, [r7, #3]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	3306      	adds	r3, #6
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4413      	add	r3, r2
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 800707a:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 800707c:	431a      	orrs	r2, r3
 800707e:	6879      	ldr	r1, [r7, #4]
 8007080:	1d83      	adds	r3, r0, #6
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	440b      	add	r3, r1
 8007086:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop

08007094 <XMC_USIC_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	460b      	mov	r3, r1
 800709e:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a4:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 80070a8:	78fb      	ldrb	r3, [r7, #3]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	061b      	lsls	r3, r3, #24
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 80070ae:	431a      	orrs	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	635a      	str	r2, [r3, #52]	; 0x34
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
}
 80070b4:	370c      	adds	r7, #12
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop

080070c0 <XMC_USIC_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d0:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 80070d4:	78fb      	ldrb	r3, [r7, #3]
 80070d6:	3b01      	subs	r3, #1
 80070d8:	041b      	lsls	r3, r3, #16
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	635a      	str	r2, [r3, #52]	; 0x34
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
}
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop

080070ec <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80070fe:	b2db      	uxtb	r3, r3
}
 8007100:	4618      	mov	r0, r3
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800711c:	409a      	lsls	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <XMC_USIC_CH_ConfigureShiftClockOutput>:
 *
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	695b      	ldr	r3, [r3, #20]
 800713c:	f023 4250 	bic.w	r2, r3, #3489660928	; 0xd0000000
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
 8007140:	68bb      	ldr	r3, [r7, #8]
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
 8007142:	431a      	orrs	r2, r3
                 (uint32_t)passive_level |
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	431a      	orrs	r2, r3
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	615a      	str	r2, [r3, #20]
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
                 (uint32_t)clock_output;
}
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop

08007158 <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007168:	f023 020f 	bic.w	r2, r3, #15
 800716c:	78fb      	ldrb	r3, [r7, #3]
 800716e:	431a      	orrs	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop

08007180 <XMC_SPI_CH_Init>:
 * <li>Set polarity for the Slave signal,</li>
 * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 * </ul>
 */
__STATIC_INLINE void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  XMC_SPI_CH_InitEx(channel, config, true);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	6839      	ldr	r1, [r7, #0]
 800718e:	2201      	movs	r2, #1
 8007190:	f7fd fa0a 	bl	80045a8 <XMC_SPI_CH_InitEx>
}
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop

0800719c <XMC_SPI_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 */
__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  /* USIC channel in SPI mode */
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	2101      	movs	r1, #1
 80071a8:	f7ff ffd6 	bl	8007158 <XMC_USIC_CH_SetMode>
}
 80071ac:	3708      	adds	r7, #8
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop

080071b4 <XMC_SPI_CH_SetBitOrderMsbFirst>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetBitOrderLsbFirst()
 */
__STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c0:	f043 0201 	orr.w	r2, r3, #1
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop

080071d4 <XMC_SPI_CH_SetSlaveSelectDelay>:
 * This delay is dependent on the peripheral clock. The maximum possible value supported by this API
 * is 30 clock cycles.
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	3b01      	subs	r3, #1
 80071ea:	029b      	lsls	r3, r3, #10
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                   USIC_CH_BRG_PCTQ_Msk)) |
 80071ec:	4313      	orrs	r3, r2
 80071ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	615a      	str	r2, [r3, #20]
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
}
 80071f6:	370c      	adds	r7, #12
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <XMC_SPI_CH_DisableFEM>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_EnableFEM()
 */
__STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800720c:	f023 0208 	bic.w	r2, r3, #8
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007214:	370c      	adds	r7, #12
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop

08007220 <XMC_SPI_CH_ConfigureShiftClockOutput>:
 * period. These settings are applicable only in master mode.
 */
__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
  XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passive_level,
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	68b9      	ldr	r1, [r7, #8]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	f7ff ff7b 	bl	800712c <XMC_USIC_CH_ConfigureShiftClockOutput>
                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
}
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <XMC_SPI_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetFrameLength()
 */
__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b082      	sub	sp, #8
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	460b      	mov	r3, r1
 8007246:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetWordLength(channel, word_length);
 8007248:	78fb      	ldrb	r3, [r7, #3]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	4619      	mov	r1, r3
 800724e:	f7ff ff21 	bl	8007094 <XMC_USIC_CH_SetWordLength>
}
 8007252:	3708      	adds	r7, #8
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <XMC_SPI_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSelect()
 */
__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b082      	sub	sp, #8
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	460b      	mov	r3, r1
 8007262:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetFrameLength(channel, frame_length);
 8007264:	78fb      	ldrb	r3, [r7, #3]
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	4619      	mov	r1, r3
 800726a:	f7ff ff29 	bl	80070c0 <XMC_USIC_CH_SetFrameLength>
}
 800726e:	3708      	adds	r7, #8
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}

08007274 <XMC_SPI_CH_SetInputSource>:
 * the SPI communication.
 */
__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_INPUT_t input,
    const uint8_t source)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	70fb      	strb	r3, [r7, #3]
 8007280:	4613      	mov	r3, r2
 8007282:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0CR_INSW_Msk;
 8007284:	78f8      	ldrb	r0, [r7, #3]
 8007286:	78fb      	ldrb	r3, [r7, #3]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	3306      	adds	r3, #6
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	4413      	add	r3, r2
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8007296:	f043 0210 	orr.w	r2, r3, #16
 800729a:	6879      	ldr	r1, [r7, #4]
 800729c:	1d83      	adds	r3, r0, #6
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	440b      	add	r3, r1
 80072a2:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 80072a4:	78fa      	ldrb	r2, [r7, #3]
 80072a6:	78bb      	ldrb	r3, [r7, #2]
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	4611      	mov	r1, r2
 80072ac:	461a      	mov	r2, r3
 80072ae:	f7ff fed3 	bl	8007058 <XMC_USIC_CH_SetInputSource>
}
 80072b2:	3708      	adds	r7, #8
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <SPI_MASTER_0_lInit>:
 * @brief Configure the port registers and data input registers of SPI channel
 *
 * @param[in] handle Pointer to an object of SPI_MASTER configuration
 */
static SPI_MASTER_STATUS_t SPI_MASTER_0_lInit(void)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
  SPI_MASTER_STATUS_t status;
  status = SPI_MASTER_STATUS_SUCCESS; 
 80072be:	2300      	movs	r3, #0
 80072c0:	71fb      	strb	r3, [r7, #7]
  status =  (SPI_MASTER_STATUS_t)GLOBAL_DMA_Init(&GLOBAL_DMA_0);
 80072c2:	4840      	ldr	r0, [pc, #256]	; (80073c4 <SPI_MASTER_0_lInit+0x10c>)
 80072c4:	f001 f804 	bl	80082d0 <GLOBAL_DMA_Init>
 80072c8:	4603      	mov	r3, r0
 80072ca:	71fb      	strb	r3, [r7, #7]
  if (status == SPI_MASTER_STATUS_SUCCESS)
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d172      	bne.n	80073b8 <SPI_MASTER_0_lInit+0x100>
  {            
                            
  (void)XMC_DMA_CH_Init(XMC_DMA0, 1U, &SPI_MASTER_0_dma_ch_tx_config);
 80072d2:	483d      	ldr	r0, [pc, #244]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 80072d4:	2101      	movs	r1, #1
 80072d6:	4a3d      	ldr	r2, [pc, #244]	; (80073cc <SPI_MASTER_0_lInit+0x114>)
 80072d8:	f7fc fb18 	bl	800390c <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 1U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 80072dc:	483a      	ldr	r0, [pc, #232]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 80072de:	2101      	movs	r1, #1
 80072e0:	2201      	movs	r2, #1
 80072e2:	f7fc fd19 	bl	8003d18 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 1U, SPI_MASTER_0_DMA_tx_handler);
 80072e6:	4838      	ldr	r0, [pc, #224]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 80072e8:	2101      	movs	r1, #1
 80072ea:	4a39      	ldr	r2, [pc, #228]	; (80073d0 <SPI_MASTER_0_lInit+0x118>)
 80072ec:	f7fc fd62 	bl	8003db4 <XMC_DMA_CH_SetEventHandler>
                             
  (void)XMC_DMA_CH_Init(XMC_DMA0, 0U, &SPI_MASTER_0_dma_ch_rx_config);
 80072f0:	4835      	ldr	r0, [pc, #212]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 80072f2:	2100      	movs	r1, #0
 80072f4:	4a37      	ldr	r2, [pc, #220]	; (80073d4 <SPI_MASTER_0_lInit+0x11c>)
 80072f6:	f7fc fb09 	bl	800390c <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 0U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 80072fa:	4833      	ldr	r0, [pc, #204]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 80072fc:	2100      	movs	r1, #0
 80072fe:	2201      	movs	r2, #1
 8007300:	f7fc fd0a 	bl	8003d18 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 0U, SPI_MASTER_0_DMA_rx_handler);
 8007304:	4830      	ldr	r0, [pc, #192]	; (80073c8 <SPI_MASTER_0_lInit+0x110>)
 8007306:	2100      	movs	r1, #0
 8007308:	4a33      	ldr	r2, [pc, #204]	; (80073d8 <SPI_MASTER_0_lInit+0x120>)
 800730a:	f7fc fd53 	bl	8003db4 <XMC_DMA_CH_SetEventHandler>
                             
  /* LLD initialization */
  XMC_SPI_CH_Init(XMC_SPI0_CH0, &SPI_MASTER_0_Channel_Config);
 800730e:	4833      	ldr	r0, [pc, #204]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007310:	4933      	ldr	r1, [pc, #204]	; (80073e0 <SPI_MASTER_0_lInit+0x128>)
 8007312:	f7ff ff35 	bl	8007180 <XMC_SPI_CH_Init>
                             
  XMC_SPI_CH_DisableFEM(XMC_SPI0_CH0);
 8007316:	4831      	ldr	r0, [pc, #196]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007318:	f7ff ff72 	bl	8007200 <XMC_SPI_CH_DisableFEM>
                              
  XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI0_CH0);
 800731c:	482f      	ldr	r0, [pc, #188]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 800731e:	f7ff ff49 	bl	80071b4 <XMC_SPI_CH_SetBitOrderMsbFirst>
          
  XMC_SPI_CH_SetWordLength(XMC_SPI0_CH0, (uint8_t)8);
 8007322:	482e      	ldr	r0, [pc, #184]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007324:	2108      	movs	r1, #8
 8007326:	f7ff ff89 	bl	800723c <XMC_SPI_CH_SetWordLength>

  XMC_SPI_CH_SetFrameLength(XMC_SPI0_CH0, (uint8_t)64);
 800732a:	482c      	ldr	r0, [pc, #176]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 800732c:	2140      	movs	r1, #64	; 0x40
 800732e:	f7ff ff93 	bl	8007258 <XMC_SPI_CH_SetFrameLength>

  /* Configure the clock polarity and clock delay */
  XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI0_CH0,
 8007332:	482a      	ldr	r0, [pc, #168]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007334:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007338:	2200      	movs	r2, #0
 800733a:	f7ff ff71 	bl	8007220 <XMC_SPI_CH_ConfigureShiftClockOutput>
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
  /* Configure Leading/Trailing delay */
  XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI0_CH0, 2U);
 800733e:	4827      	ldr	r0, [pc, #156]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007340:	2102      	movs	r1, #2
 8007342:	f7ff ff47 	bl	80071d4 <XMC_SPI_CH_SetSlaveSelectDelay>

               
  /* Configure the input pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)4, &SPI_MASTER_0_MISO_Config.port_config);
 8007346:	4827      	ldr	r0, [pc, #156]	; (80073e4 <SPI_MASTER_0_lInit+0x12c>)
 8007348:	2104      	movs	r1, #4
 800734a:	4a27      	ldr	r2, [pc, #156]	; (80073e8 <SPI_MASTER_0_lInit+0x130>)
 800734c:	f7fa fd80 	bl	8001e50 <XMC_GPIO_Init>

  /* Configure the data input line selected */
  XMC_SPI_CH_SetInputSource(XMC_SPI0_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_B);
 8007350:	4822      	ldr	r0, [pc, #136]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007352:	2100      	movs	r1, #0
 8007354:	2201      	movs	r2, #1
 8007356:	f7ff ff8d 	bl	8007274 <XMC_SPI_CH_SetInputSource>
  /* Start the SPI_Channel */
  XMC_SPI_CH_Start(XMC_SPI0_CH0);
 800735a:	4820      	ldr	r0, [pc, #128]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 800735c:	f7ff ff1e 	bl	800719c <XMC_SPI_CH_Start>

  /* Configure the output pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)5, &SPI_MASTER_0_MOSI_Config.port_config);
 8007360:	4820      	ldr	r0, [pc, #128]	; (80073e4 <SPI_MASTER_0_lInit+0x12c>)
 8007362:	2105      	movs	r1, #5
 8007364:	4a21      	ldr	r2, [pc, #132]	; (80073ec <SPI_MASTER_0_lInit+0x134>)
 8007366:	f7fa fd73 	bl	8001e50 <XMC_GPIO_Init>
    
  /* Initialize SPI SCLK out pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)6, &SPI_MASTER_0_SCLKOUT_Config.port_config);
 800736a:	481e      	ldr	r0, [pc, #120]	; (80073e4 <SPI_MASTER_0_lInit+0x12c>)
 800736c:	2106      	movs	r1, #6
 800736e:	4a20      	ldr	r2, [pc, #128]	; (80073f0 <SPI_MASTER_0_lInit+0x138>)
 8007370:	f7fa fd6e 	bl	8001e50 <XMC_GPIO_Init>

  /* Configure the pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, (uint8_t)11, &SPI_MASTER_0_SS_0_Config.port_config);
 8007374:	481b      	ldr	r0, [pc, #108]	; (80073e4 <SPI_MASTER_0_lInit+0x12c>)
 8007376:	210b      	movs	r1, #11
 8007378:	4a1e      	ldr	r2, [pc, #120]	; (80073f4 <SPI_MASTER_0_lInit+0x13c>)
 800737a:	f7fa fd69 	bl	8001e50 <XMC_GPIO_Init>
  XMC_SPI_CH_EnableSlaveSelect(XMC_SPI0_CH0, XMC_SPI_CH_SLAVE_SELECT_0);
 800737e:	4817      	ldr	r0, [pc, #92]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007380:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8007384:	f7fd f956 	bl	8004634 <XMC_SPI_CH_EnableSlaveSelect>

  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH0,
 8007388:	4814      	ldr	r0, [pc, #80]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 800738a:	2104      	movs	r1, #4
 800738c:	2200      	movs	r2, #0
 800738e:	f7fd fc0f 	bl	8004bb0 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER,
                                      (uint32_t)SPI_MASTER_SR_ID_0);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH0,
 8007392:	4812      	ldr	r0, [pc, #72]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 8007394:	2108      	movs	r1, #8
 8007396:	2201      	movs	r2, #1
 8007398:	f7fd fc0a 	bl	8004bb0 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH0,
 800739c:	480f      	ldr	r0, [pc, #60]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 800739e:	210c      	movs	r1, #12
 80073a0:	2201      	movs	r2, #1
 80073a2:	f7fd fc05 	bl	8004bb0 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH0,
 80073a6:	480d      	ldr	r0, [pc, #52]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 80073a8:	2110      	movs	r1, #16
 80073aa:	2202      	movs	r2, #2
 80073ac:	f7fd fc00 	bl	8004bb0 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                      (uint32_t)SPI_MASTER_SR_ID_2);
            
  XMC_USIC_CH_TriggerServiceRequest(XMC_SPI0_CH0, (uint32_t)SPI_MASTER_SR_ID_0);
 80073b0:	480a      	ldr	r0, [pc, #40]	; (80073dc <SPI_MASTER_0_lInit+0x124>)
 80073b2:	2100      	movs	r1, #0
 80073b4:	f7ff feaa 	bl	800710c <XMC_USIC_CH_TriggerServiceRequest>
}            

  return status;
 80073b8:	79fb      	ldrb	r3, [r7, #7]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	1ffe8a78 	.word	0x1ffe8a78
 80073c8:	50014000 	.word	0x50014000
 80073cc:	1ffe8940 	.word	0x1ffe8940
 80073d0:	080073f9 	.word	0x080073f9
 80073d4:	1ffe8964 	.word	0x1ffe8964
 80073d8:	08007431 	.word	0x08007431
 80073dc:	40030000 	.word	0x40030000
 80073e0:	1ffe8934 	.word	0x1ffe8934
 80073e4:	48028100 	.word	0x48028100
 80073e8:	1fff44cc 	.word	0x1fff44cc
 80073ec:	1ffe8920 	.word	0x1ffe8920
 80073f0:	08012ff0 	.word	0x08012ff0
 80073f4:	0801300c 	.word	0x0801300c

080073f8 <SPI_MASTER_0_DMA_tx_handler>:
/*Transmit ISR*/
void SPI_MASTER_0_DMA_tx_handler(XMC_DMA_CH_EVENT_t event)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	4603      	mov	r3, r0
 8007400:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 8007402:	79fb      	ldrb	r3, [r7, #7]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d10b      	bne.n	8007420 <SPI_MASTER_0_DMA_tx_handler+0x28>
  {
    while(XMC_USIC_CH_GetTransmitBufferStatus(XMC_SPI0_CH0) == XMC_USIC_CH_TBUF_STATUS_BUSY);
 8007408:	bf00      	nop
 800740a:	4807      	ldr	r0, [pc, #28]	; (8007428 <SPI_MASTER_0_DMA_tx_handler+0x30>)
 800740c:	f7ff fe6e 	bl	80070ec <XMC_USIC_CH_GetTransmitBufferStatus>
 8007410:	4603      	mov	r3, r0
 8007412:	2b80      	cmp	r3, #128	; 0x80
 8007414:	d0f9      	beq.n	800740a <SPI_MASTER_0_DMA_tx_handler+0x12>
    SPI_MASTER_0.runtime->tx_busy = false;
 8007416:	4b05      	ldr	r3, [pc, #20]	; (800742c <SPI_MASTER_0_DMA_tx_handler+0x34>)
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2020 	strb.w	r2, [r3, #32]
  }
}
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	40030000 	.word	0x40030000
 800742c:	1ffe89ac 	.word	0x1ffe89ac

08007430 <SPI_MASTER_0_DMA_rx_handler>:

/*Receive ISR*/
void SPI_MASTER_0_DMA_rx_handler(XMC_DMA_CH_EVENT_t event)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	4603      	mov	r3, r0
 8007438:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 800743a:	79fb      	ldrb	r3, [r7, #7]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d112      	bne.n	8007466 <SPI_MASTER_0_DMA_rx_handler+0x36>
  {
    XMC_SPI_CH_DisableEvent(XMC_SPI0_CH0, (uint32_t)((uint32_t)XMC_SPI_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE));
 8007440:	480a      	ldr	r0, [pc, #40]	; (800746c <SPI_MASTER_0_DMA_rx_handler+0x3c>)
 8007442:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8007446:	f7fd f93f 	bl	80046c8 <XMC_SPI_CH_DisableEvent>
    SPI_MASTER_0.runtime->tx_data_dummy = false;
 800744a:	4b09      	ldr	r3, [pc, #36]	; (8007470 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    SPI_MASTER_0.runtime->rx_data_dummy = true;
 8007454:	4b06      	ldr	r3, [pc, #24]	; (8007470 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    SPI_MASTER_0.runtime->rx_busy = false;
 800745e:	4b04      	ldr	r3, [pc, #16]	; (8007470 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	2200      	movs	r2, #0
 8007464:	77da      	strb	r2, [r3, #31]
  }
}
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	40030000 	.word	0x40030000
 8007470:	1ffe89ac 	.word	0x1ffe89ac

08007474 <SDMMC_BLOCK_Init>:
  return version;
}

/* SDMMC_BLOCK initialization function */
SDMMC_BLOCK_STATUS_t SDMMC_BLOCK_Init(SDMMC_BLOCK_t *const obj)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  SDMMC_BLOCK_STATUS_t status = SDMMC_BLOCK_STATUS_SUCCESS;
 800747c:	2300      	movs	r3, #0
 800747e:	73fb      	strb	r3, [r7, #15]
  SDMMC_BLOCK_MODE_STATUS_t mode_status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 8007480:	2300      	movs	r3, #0
 8007482:	73bb      	strb	r3, [r7, #14]

  XMC_ASSERT("SDMMC_BLOCK_Init:Null obj is passed as input" , (obj != NULL));

  if (obj->init_flag == 1U)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	7b5b      	ldrb	r3, [r3, #13]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <SDMMC_BLOCK_Init+0x1e>
  {
    status = SDMMC_BLOCK_STATUS_SUCCESS;
 800748c:	2300      	movs	r3, #0
 800748e:	73fb      	strb	r3, [r7, #15]
 8007490:	e01b      	b.n	80074ca <SDMMC_BLOCK_Init+0x56>
  }
  else
  {
    /* Setup pins */
    if (obj->init_pins != NULL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d002      	beq.n	80074a0 <SDMMC_BLOCK_Init+0x2c>
    {
      obj->init_pins();
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	4798      	blx	r3
    }

#ifdef SDMMC_BLOCK_SPI
    if (obj->interface_mode == SDMMC_BLOCK_CARD_INTERFACE_SPI)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	7b1b      	ldrb	r3, [r3, #12]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d104      	bne.n	80074b2 <SDMMC_BLOCK_Init+0x3e>
    {
      mode_status = SDMMC_BLOCK_SPI_Init(obj);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 f813 	bl	80074d4 <SDMMC_BLOCK_SPI_Init>
 80074ae:	4603      	mov	r3, r0
 80074b0:	73bb      	strb	r3, [r7, #14]
    {
      mode_status = SDMMC_BLOCK_SD_Init(obj);
    }
#endif

    if (mode_status != SDMMC_BLOCK_MODE_STATUS_SUCCESS)
 80074b2:	7bbb      	ldrb	r3, [r7, #14]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d005      	beq.n	80074c4 <SDMMC_BLOCK_Init+0x50>
    {
      status = SDMMC_BLOCK_STATUS_FAILURE;
 80074b8:	2301      	movs	r3, #1
 80074ba:	73fb      	strb	r3, [r7, #15]
      obj->init_flag = 0U;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	735a      	strb	r2, [r3, #13]
 80074c2:	e002      	b.n	80074ca <SDMMC_BLOCK_Init+0x56>
    }
    else
    {
      obj->init_flag = 1U;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	735a      	strb	r2, [r3, #13]
    }
  }

  return status;
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <SDMMC_BLOCK_SPI_Init>:

/**********************************************************************************************************************
  * API IMPLEMENTATION
**********************************************************************************************************************/
SDMMC_BLOCK_MODE_STATUS_t SDMMC_BLOCK_SPI_Init(SDMMC_BLOCK_t *const obj)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t spi_status;
  SDMMC_BLOCK_MODE_STATUS_t status = SDMMC_BLOCK_MODE_STATUS_SUCCESS;
 80074dc:	2300      	movs	r3, #0
 80074de:	73fb      	strb	r3, [r7, #15]

  spi_status = SPI_MASTER_Init(obj->sdmmc_spi->spi_master_handle);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff fbe0 	bl	8006cac <SPI_MASTER_Init>
 80074ec:	4603      	mov	r3, r0
 80074ee:	73bb      	strb	r3, [r7, #14]

  if (spi_status != SPI_MASTER_STATUS_SUCCESS)
 80074f0:	7bbb      	ldrb	r3, [r7, #14]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d001      	beq.n	80074fa <SDMMC_BLOCK_SPI_Init+0x26>
  {
    status = SDMMC_BLOCK_MODE_STATUS_FAILURE;
 80074f6:	2301      	movs	r3, #1
 80074f8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80074fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <RTC_Start>:
 *   {}
 * }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void RTC_Start(void)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	af00      	add	r7, sp, #0
	XMC_RTC_Start();
 8007508:	f7fc ffd6 	bl	80044b8 <XMC_RTC_Start>
}
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop

08007510 <RTC_Init>:
/*
  Initialization function for the APP. Configures the registers
  based on options selected in UI.
*/
RTC_STATUS_t RTC_Init(RTC_t *const handler)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  RTC_STATUS_t rtc_initstatus;
  bool interrupt_configured;

  XMC_ASSERT("RTC_Init: NULL Handler", handler != NULL);

  status = XMC_RTC_STATUS_OK;
 8007518:	2300      	movs	r3, #0
 800751a:	73fb      	strb	r3, [r7, #15]
  rtc_initstatus = RTC_STATUS_FAILURE;
 800751c:	2301      	movs	r3, #1
 800751e:	73bb      	strb	r3, [r7, #14]
  rtc_initstatus = (RTC_STATUS_t)GLOBAL_SCU_XMC1_Init(GLOBAL_SCU_HANDLE);
#endif
  if (rtc_initstatus == RTC_STATUS_SUCCESS)
  {
#endif
      if (handler->initialized == false)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	7a1b      	ldrb	r3, [r3, #8]
 8007524:	f083 0301 	eor.w	r3, r3, #1
 8007528:	b2db      	uxtb	r3, r3
 800752a:	2b00      	cmp	r3, #0
 800752c:	d029      	beq.n	8007582 <RTC_Init+0x72>
      {
        /* Initialize the clock source and pre-scalar */
        status = XMC_RTC_Init(handler->time_alarm_config);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f7fa fd50 	bl	8001fd8 <XMC_RTC_Init>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]

        if (status == XMC_RTC_STATUS_OK)
 800753c:	7bfb      	ldrb	r3, [r7, #15]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d11c      	bne.n	800757c <RTC_Init+0x6c>
        {
          /* Configure periodic, alarm and hibernate periodic interrupts */
          interrupt_configured = RTC_lConfigureInterrupts(handler);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f824 	bl	8007590 <RTC_lConfigureInterrupts>
 8007548:	4603      	mov	r3, r0
 800754a:	737b      	strb	r3, [r7, #13]

          if (interrupt_configured == true)
 800754c:	7b7b      	ldrb	r3, [r7, #13]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d004      	beq.n	800755c <RTC_Init+0x4c>
          {
            status = RTC_lRegister_Callbacks(handler);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 f858 	bl	8007608 <RTC_lRegister_Callbacks>
 8007558:	4603      	mov	r3, r0
 800755a:	73fb      	strb	r3, [r7, #15]
          }

          if (status == XMC_RTC_STATUS_OK)
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d111      	bne.n	8007586 <RTC_Init+0x76>
          {
          	/* Check RTC start during init is set or not in UI */
            if (handler->config->start == RTC_START_ENABLE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d101      	bne.n	8007570 <RTC_Init+0x60>
            {
              RTC_Start();
 800756c:	f7ff ffca 	bl	8007504 <RTC_Start>
            }
            handler->initialized = true;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	721a      	strb	r2, [r3, #8]
            rtc_initstatus = RTC_STATUS_SUCCESS;
 8007576:	2300      	movs	r3, #0
 8007578:	73bb      	strb	r3, [r7, #14]
 800757a:	e004      	b.n	8007586 <RTC_Init+0x76>
          }
        }
        else
        {
          rtc_initstatus = RTC_STATUS_FAILURE;
 800757c:	2301      	movs	r3, #1
 800757e:	73bb      	strb	r3, [r7, #14]
 8007580:	e001      	b.n	8007586 <RTC_Init+0x76>
        }
      }
      else
      {
        rtc_initstatus = RTC_STATUS_SUCCESS;
 8007582:	2300      	movs	r3, #0
 8007584:	73bb      	strb	r3, [r7, #14]
      }
#if (RTC_INTERRUPT_ENABLED == 1)
   } /* end of if(rtc_initstatus == GLOBAL_SCU_XMC4_STATUS_OK) */
#endif

  return (rtc_initstatus);
 8007586:	7bbb      	ldrb	r3, [r7, #14]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <RTC_lConfigureInterrupts>:
/*
 *  This function configures periodic and alarm interrupts
 */
bool RTC_lConfigureInterrupts(const RTC_t *const handler)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  bool interrupt_configured = false;
 8007598:	2300      	movs	r3, #0
 800759a:	73fb      	strb	r3, [r7, #15]

  /* Enable periodic seconds, minutes, hours days, months and years interrupts */
  regval = (((uint32_t)handler->config->periodic_sec_intr << RTC_MSKSR_MPSE_Pos)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	785b      	ldrb	r3, [r3, #1]
 80075a2:	461a      	mov	r2, r3
           | ((uint32_t)handler->config->periodic_min_intr << RTC_MSKSR_MPMI_Pos)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	789b      	ldrb	r3, [r3, #2]
 80075aa:	005b      	lsls	r3, r3, #1
 80075ac:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_hour_intr << RTC_MSKSR_MPHO_Pos)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	78db      	ldrb	r3, [r3, #3]
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_day_intr << RTC_MSKSR_MPDA_Pos)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	791b      	ldrb	r3, [r3, #4]
 80075be:	00db      	lsls	r3, r3, #3
 80075c0:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_month_intr << RTC_MSKSR_MPMO_Pos)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	795b      	ldrb	r3, [r3, #5]
 80075c8:	015b      	lsls	r3, r3, #5
 80075ca:	431a      	orrs	r2, r3
           | ((uint32_t)handler->config->periodic_year_intr << RTC_MSKSR_MPYE_Pos));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	799b      	ldrb	r3, [r3, #6]
 80075d2:	019b      	lsls	r3, r3, #6
{
  uint32_t regval;
  bool interrupt_configured = false;

  /* Enable periodic seconds, minutes, hours days, months and years interrupts */
  regval = (((uint32_t)handler->config->periodic_sec_intr << RTC_MSKSR_MPSE_Pos)
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60bb      	str	r3, [r7, #8]
           | ((uint32_t)handler->config->periodic_month_intr << RTC_MSKSR_MPMO_Pos)
           | ((uint32_t)handler->config->periodic_year_intr << RTC_MSKSR_MPYE_Pos));

  /* Enable RTC periodic interrupt in SCU when any of the periodic interrupts
   * are enabled */
  if (regval != 0U)
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d004      	beq.n	80075e8 <RTC_lConfigureInterrupts+0x58>
  {
    XMC_RTC_EnableEvent(regval);
 80075de:	68b8      	ldr	r0, [r7, #8]
 80075e0:	f7fa fd4c 	bl	800207c <XMC_RTC_EnableEvent>
		XMC_SCU_INTERRUPT_EnableNmiRequest((uint32_t)XMC_SCU_NMIREQ_RTC_PI);
#endif
#if ((UC_FAMILY == XMC4) && (RTC_TIMER_EVENT_TRIG_TO_SCU == 1))
		GLOBAL_SCU_XMC4_EnableEvent((GLOBAL_SCU_XMC4_EVENT_t)GLOBAL_SCU_XMC4_EVENT_RTC_PERIODIC);
#endif
    interrupt_configured = true;
 80075e4:	2301      	movs	r3, #1
 80075e6:	73fb      	strb	r3, [r7, #15]
  }


	if (handler->config->alarm_intr == RTC_INT_ALARM_ENABLE)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	79db      	ldrb	r3, [r3, #7]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d105      	bne.n	80075fe <RTC_lConfigureInterrupts+0x6e>
	{
		XMC_RTC_EnableEvent((uint32_t)XMC_RTC_EVENT_ALARM);
 80075f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80075f6:	f7fa fd41 	bl	800207c <XMC_RTC_EnableEvent>
#endif
#if ((UC_FAMILY == XMC4) && (RTC_ALARM_EVENT_TRIG_TO_SCU == 1))
		GLOBAL_SCU_XMC4_EnableEvent((GLOBAL_SCU_XMC4_EVENT_t)GLOBAL_SCU_XMC4_EVENT_RTC_ALARM);
#endif

		interrupt_configured = true;
 80075fa:	2301      	movs	r3, #1
 80075fc:	73fb      	strb	r3, [r7, #15]
	}


  return (interrupt_configured);
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <RTC_lRegister_Callbacks>:

/*
 *  Interface to register the RTC call backs
 */
XMC_RTC_STATUS_t RTC_lRegister_Callbacks(const RTC_t *const handler)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  XMC_RTC_STATUS_t pi_status;
  XMC_RTC_STATUS_t ai_status;

  pi_status = XMC_RTC_STATUS_OK;
 8007610:	2300      	movs	r3, #0
 8007612:	73fb      	strb	r3, [r7, #15]
  ai_status = XMC_RTC_STATUS_OK;
 8007614:	2300      	movs	r3, #0
 8007616:	73bb      	strb	r3, [r7, #14]
                                                                     handler->config->ai_listener);
    }
  #endif
#endif

  return (XMC_RTC_STATUS_t)((uint32_t)pi_status & (uint32_t)ai_status);
 8007618:	7bfa      	ldrb	r2, [r7, #15]
 800761a:	7bbb      	ldrb	r3, [r7, #14]
 800761c:	4013      	ands	r3, r2
 800761e:	b2db      	uxtb	r3, r3
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <RTC_SetTime>:

/*
 *  This function is used to set RTC time.
 */
RTC_STATUS_t RTC_SetTime(XMC_RTC_TIME_t *current_time)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  RTC_STATUS_t status = RTC_STATUS_SUCCESS;
 8007634:	2300      	movs	r3, #0
 8007636:	75fb      	strb	r3, [r7, #23]
  XMC_RTC_TIME_t time_val;

  XMC_ASSERT("RTC_SetTime: NULL pointer", current_time != NULL);

  /* copy to local structure to keep data safe */
  time_val.year = current_time->year;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	88db      	ldrh	r3, [r3, #6]
 800763c:	827b      	strh	r3, [r7, #18]
  time_val.month = current_time->month;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	795b      	ldrb	r3, [r3, #5]
 8007642:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007646:	b2da      	uxtb	r2, r3
 8007648:	7c7b      	ldrb	r3, [r7, #17]
 800764a:	f362 0303 	bfi	r3, r2, #0, #4
 800764e:	747b      	strb	r3, [r7, #17]
  time_val.days = current_time->days;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	78db      	ldrb	r3, [r3, #3]
 8007654:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007658:	b2da      	uxtb	r2, r3
 800765a:	7bfb      	ldrb	r3, [r7, #15]
 800765c:	f362 0304 	bfi	r3, r2, #0, #5
 8007660:	73fb      	strb	r3, [r7, #15]
  time_val.hours = current_time->hours;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	789b      	ldrb	r3, [r3, #2]
 8007666:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800766a:	b2da      	uxtb	r2, r3
 800766c:	7bbb      	ldrb	r3, [r7, #14]
 800766e:	f362 0304 	bfi	r3, r2, #0, #5
 8007672:	73bb      	strb	r3, [r7, #14]
  time_val.minutes = current_time->minutes;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	785b      	ldrb	r3, [r3, #1]
 8007678:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800767c:	b2da      	uxtb	r2, r3
 800767e:	7b7b      	ldrb	r3, [r7, #13]
 8007680:	f362 0305 	bfi	r3, r2, #0, #6
 8007684:	737b      	strb	r3, [r7, #13]
  time_val.seconds = current_time->seconds;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800768e:	b2da      	uxtb	r2, r3
 8007690:	7b3b      	ldrb	r3, [r7, #12]
 8007692:	f362 0305 	bfi	r3, r2, #0, #6
 8007696:	733b      	strb	r3, [r7, #12]
  time_val.daysofweek = current_time->daysofweek;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	791b      	ldrb	r3, [r3, #4]
 800769c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80076a0:	b2da      	uxtb	r2, r3
 80076a2:	7c3b      	ldrb	r3, [r7, #16]
 80076a4:	f362 0302 	bfi	r3, r2, #0, #3
 80076a8:	743b      	strb	r3, [r7, #16]

  if ((time_val.days != 0U) && (time_val.month != 0U))
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
 80076ac:	f003 031f 	and.w	r3, r3, #31
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d025      	beq.n	8007702 <RTC_SetTime+0xd6>
 80076b6:	7c7b      	ldrb	r3, [r7, #17]
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d01f      	beq.n	8007702 <RTC_SetTime+0xd6>
  {
    time_val.days = time_val.days - 1U;
 80076c2:	7bfb      	ldrb	r3, [r7, #15]
 80076c4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	3b01      	subs	r3, #1
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	f003 031f 	and.w	r3, r3, #31
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
 80076d6:	f362 0304 	bfi	r3, r2, #0, #5
 80076da:	73fb      	strb	r3, [r7, #15]
    time_val.month = time_val.month - 1U;
 80076dc:	7c7b      	ldrb	r3, [r7, #17]
 80076de:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	3b01      	subs	r3, #1
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	b2da      	uxtb	r2, r3
 80076ee:	7c7b      	ldrb	r3, [r7, #17]
 80076f0:	f362 0303 	bfi	r3, r2, #0, #4
 80076f4:	747b      	strb	r3, [r7, #17]

    XMC_RTC_SetTime(&time_val);
 80076f6:	f107 030c 	add.w	r3, r7, #12
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7fc ff1e 	bl	800453c <XMC_RTC_SetTime>
 8007700:	e001      	b.n	8007706 <RTC_SetTime+0xda>
  }
  else
  {
    status = RTC_STATUS_FAILURE;
 8007702:	2301      	movs	r3, #1
 8007704:	75fb      	strb	r3, [r7, #23]
  }

  return (status);
 8007706:	7dfb      	ldrb	r3, [r7, #23]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3718      	adds	r7, #24
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <RTC_GetTime>:
}
/*
 *  This function is used to get RTC time.
 */
void RTC_GetTime(XMC_RTC_TIME_t *current_time)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("RTC_GetTime: NULL pointer", current_time != NULL);

  XMC_RTC_GetTime(current_time);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f7fc ff31 	bl	8004580 <XMC_RTC_GetTime>

  current_time->days = current_time->days + 1U;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	78db      	ldrb	r3, [r3, #3]
 8007722:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007726:	b2db      	uxtb	r3, r3
 8007728:	3301      	adds	r3, #1
 800772a:	b2db      	uxtb	r3, r3
 800772c:	f003 031f 	and.w	r3, r3, #31
 8007730:	b2d9      	uxtb	r1, r3
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	78d3      	ldrb	r3, [r2, #3]
 8007736:	f361 0304 	bfi	r3, r1, #0, #5
 800773a:	70d3      	strb	r3, [r2, #3]
  current_time->month = current_time->month + 1U;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	795b      	ldrb	r3, [r3, #5]
 8007740:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007744:	b2db      	uxtb	r3, r3
 8007746:	3301      	adds	r3, #1
 8007748:	b2db      	uxtb	r3, r3
 800774a:	f003 030f 	and.w	r3, r3, #15
 800774e:	b2d9      	uxtb	r1, r3
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	7953      	ldrb	r3, [r2, #5]
 8007754:	f361 0303 	bfi	r3, r1, #0, #4
 8007758:	7153      	strb	r3, [r2, #5]
}
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007760:	b480      	push	{r7}
 8007762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007764:	4b04      	ldr	r3, [pc, #16]	; (8007778 <__NVIC_GetPriorityGrouping+0x18>)
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800776c:	0a1b      	lsrs	r3, r3, #8
}
 800776e:	4618      	mov	r0, r3
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	e000ed00 	.word	0xe000ed00

0800777c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	4603      	mov	r3, r0
 8007784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800778a:	2b00      	cmp	r3, #0
 800778c:	db0b      	blt.n	80077a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800778e:	4908      	ldr	r1, [pc, #32]	; (80077b0 <__NVIC_EnableIRQ+0x34>)
 8007790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007794:	095b      	lsrs	r3, r3, #5
 8007796:	79fa      	ldrb	r2, [r7, #7]
 8007798:	f002 021f 	and.w	r2, r2, #31
 800779c:	2001      	movs	r0, #1
 800779e:	fa00 f202 	lsl.w	r2, r0, r2
 80077a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	e000e100 	.word	0xe000e100

080077b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	4603      	mov	r3, r0
 80077bc:	6039      	str	r1, [r7, #0]
 80077be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	db0a      	blt.n	80077de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077c8:	490d      	ldr	r1, [pc, #52]	; (8007800 <__NVIC_SetPriority+0x4c>)
 80077ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ce:	683a      	ldr	r2, [r7, #0]
 80077d0:	b2d2      	uxtb	r2, r2
 80077d2:	0092      	lsls	r2, r2, #2
 80077d4:	b2d2      	uxtb	r2, r2
 80077d6:	440b      	add	r3, r1
 80077d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80077dc:	e00a      	b.n	80077f4 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077de:	4909      	ldr	r1, [pc, #36]	; (8007804 <__NVIC_SetPriority+0x50>)
 80077e0:	79fb      	ldrb	r3, [r7, #7]
 80077e2:	f003 030f 	and.w	r3, r3, #15
 80077e6:	3b04      	subs	r3, #4
 80077e8:	683a      	ldr	r2, [r7, #0]
 80077ea:	b2d2      	uxtb	r2, r2
 80077ec:	0092      	lsls	r2, r2, #2
 80077ee:	b2d2      	uxtb	r2, r2
 80077f0:	440b      	add	r3, r1
 80077f2:	761a      	strb	r2, [r3, #24]
  }
}
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	e000e100 	.word	0xe000e100
 8007804:	e000ed00 	.word	0xe000ed00

08007808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007808:	b480      	push	{r7}
 800780a:	b089      	sub	sp, #36	; 0x24
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f003 0307 	and.w	r3, r3, #7
 800781a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	f1c3 0307 	rsb	r3, r3, #7
 8007822:	2b06      	cmp	r3, #6
 8007824:	bf28      	it	cs
 8007826:	2306      	movcs	r3, #6
 8007828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	3306      	adds	r3, #6
 800782e:	2b06      	cmp	r3, #6
 8007830:	d902      	bls.n	8007838 <NVIC_EncodePriority+0x30>
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	3b01      	subs	r3, #1
 8007836:	e000      	b.n	800783a <NVIC_EncodePriority+0x32>
 8007838:	2300      	movs	r3, #0
 800783a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	2201      	movs	r2, #1
 8007840:	fa02 f303 	lsl.w	r3, r2, r3
 8007844:	1e5a      	subs	r2, r3, #1
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	401a      	ands	r2, r3
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	2101      	movs	r1, #1
 8007852:	fa01 f303 	lsl.w	r3, r1, r3
 8007856:	1e59      	subs	r1, r3, #1
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 800785c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 800785e:	4618      	mov	r0, r3
 8007860:	3724      	adds	r7, #36	; 0x24
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop

0800786c <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	b25b      	sxtb	r3, r3
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff ff7e 	bl	800777c <__NVIC_EnableIRQ>
}
 8007880:	3708      	adds	r7, #8
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop

08007888 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
 8007888:	b590      	push	{r4, r7, lr}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	781c      	ldrb	r4, [r3, #0]
 8007894:	f7ff ff64 	bl	8007760 <__NVIC_GetPriorityGrouping>
 8007898:	4601      	mov	r1, r0
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	785b      	ldrb	r3, [r3, #1]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 800789e:	461a      	mov	r2, r3
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	789b      	ldrb	r3, [r3, #2]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 80078a4:	4608      	mov	r0, r1
 80078a6:	4611      	mov	r1, r2
 80078a8:	461a      	mov	r2, r3
 80078aa:	f7ff ffad 	bl	8007808 <NVIC_EncodePriority>
 80078ae:	4602      	mov	r2, r0
 80078b0:	b263      	sxtb	r3, r4
 80078b2:	4618      	mov	r0, r3
 80078b4:	4611      	mov	r1, r2
 80078b6:	f7ff ff7d 	bl	80077b4 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
  if (handler->enable_at_init == true)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	78db      	ldrb	r3, [r3, #3]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <INTERRUPT_Init+0x40>
  {
    INTERRUPT_Enable(handler);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7ff ffd2 	bl	800786c <INTERRUPT_Enable>
  {
    INTERRUPT_Enable(handler);
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd90      	pop	{r4, r7, pc}
 80078d2:	bf00      	nop

080078d4 <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80078e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	bf14      	ite	ne
 80078ea:	2301      	movne	r3, #1
 80078ec:	2300      	moveq	r3, #0
 80078ee:	b2db      	uxtb	r3, r3
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800790a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800790e:	2b00      	cmp	r3, #0
 8007910:	bf14      	ite	ne
 8007912:	2301      	movne	r3, #1
 8007914:	2300      	moveq	r3, #0
 8007916:	b2db      	uxtb	r3, r3
}
 8007918:	4618      	mov	r0, r3
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007932:	f003 0308 	and.w	r3, r3, #8
 8007936:	2b00      	cmp	r3, #0
 8007938:	bf14      	ite	ne
 800793a:	2301      	movne	r3, #1
 800793c:	2300      	moveq	r3, #0
 800793e:	b2db      	uxtb	r3, r3
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <I2C_MASTER_IsTXFIFOFull>:
 *  }
 * }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsTXFIFOFull(const I2C_MASTER_t* const handle)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsTXFIFOFull: invalid handle", (handle != NULL));
  return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4618      	mov	r0, r3
 8007992:	f7ff ff9f 	bl	80078d4 <XMC_USIC_CH_TXFIFO_IsFull>
 8007996:	4603      	mov	r3, r0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <I2C_MASTER_IsRXFIFOEmpty>:
 *   }
 *  }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsRXFIFOEmpty(const I2C_MASTER_t* const handle)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsRXFIFOEmpty: invalid handle", (handle != NULL));
  return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7ff ffb9 	bl	8007924 <XMC_USIC_CH_RXFIFO_IsEmpty>
 80079b2:	4603      	mov	r3, r0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <I2C_MASTER_GetReceivedByte>:
 * @endcode
 *
 */
/* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
__STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL));
  return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7fc fd4f 	bl	800446c <XMC_I2C_CH_GetReceivedData>
 80079ce:	4603      	mov	r3, r0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3708      	adds	r7, #8
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <I2C_MASTER_TransmitByte>:
 *    }
 *  }
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	78fb      	ldrb	r3, [r7, #3]
 80079ea:	4610      	mov	r0, r2
 80079ec:	4619      	mov	r1, r3
 80079ee:	f7fc fccb 	bl	8004388 <XMC_I2C_CH_MasterTransmit>
}
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <I2C_MASTER_ReceiveACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fc fce5 	bl	80043d4 <XMC_I2C_CH_MasterReceiveAck>
}
 8007a0a:	3708      	adds	r7, #8
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <I2C_MASTER_ReceiveNACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7fc fcff 	bl	8004420 <XMC_I2C_CH_MasterReceiveNack>
}
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <I2C_MASTER_SendStop>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL));
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4618      	mov	r0, r3
 8007a36:	2110      	movs	r1, #16
 8007a38:	f7ff ff94 	bl	8007964 <XMC_I2C_CH_ClearStatusFlag>
  XMC_I2C_CH_MasterStop(handle->channel);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fc fc7b 	bl	800433c <XMC_I2C_CH_MasterStop>
}
 8007a46:	3708      	adds	r7, #8
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <I2C_MASTER_SendStart>:
 *   }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                  const XMC_I2C_CH_CMD_t cmd)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	4613      	mov	r3, r2
 8007a58:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL));
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4618      	mov	r0, r3
 8007a60:	2104      	movs	r1, #4
 8007a62:	f7ff ff7f 	bl	8007964 <XMC_I2C_CH_ClearStatusFlag>
  XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6819      	ldr	r1, [r3, #0]
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	b29a      	uxth	r2, r3
 8007a6e:	79fb      	ldrb	r3, [r7, #7]
 8007a70:	4608      	mov	r0, r1
 8007a72:	4611      	mov	r1, r2
 8007a74:	461a      	mov	r2, r3
 8007a76:	f7fc fbf9 	bl	800426c <XMC_I2C_CH_MasterStart>
}
 8007a7a:	3710      	adds	r7, #16
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <I2C_MASTER_SendRepeatedStart>:
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t address,
		                                          const XMC_I2C_CH_CMD_t cmd)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL));
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4618      	mov	r0, r3
 8007a94:	2108      	movs	r1, #8
 8007a96:	f7ff ff65 	bl	8007964 <XMC_I2C_CH_ClearStatusFlag>
  XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6819      	ldr	r1, [r3, #0]
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	4608      	mov	r0, r1
 8007aa6:	4611      	mov	r1, r2
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	f7fc fc13 	bl	80042d4 <XMC_I2C_CH_MasterRepeatedStart>
}
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <I2C_MASTER_Init>:
  return (version);
}

/* Function to initialize the USIC Channel with GUI configured values.*/
I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  I2C_MASTER_STATUS_t status;

  if (handle != NULL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d006      	beq.n	8007ad0 <I2C_MASTER_Init+0x1c>
  {
    /*Initialize the multiplexers required for I2C_MASTER configuration*/
    handle->config->fptr_i2c_config();
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	4798      	blx	r3

    status = I2C_MASTER_STATUS_SUCCESS;
 8007aca:	2300      	movs	r3, #0
 8007acc:	73fb      	strb	r3, [r7, #15]
 8007ace:	e001      	b.n	8007ad4 <I2C_MASTER_Init+0x20>
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop

08007ae0 <I2C_MASTER_GetFlagStatus>:

/* Function to get flag status of the requested parameter */
uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t status;

  status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff ff2c 	bl	800794c <XMC_I2C_CH_GetStatusFlag>
 8007af4:	60f8      	str	r0, [r7, #12]

  return (status & flagtype);
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	4013      	ands	r3, r2
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <I2C_MASTER_ClearFlag>:

/* Function to clear flag status of the requested parameter */
void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4618      	mov	r0, r3
 8007b14:	6839      	ldr	r1, [r7, #0]
 8007b16:	f7ff ff25 	bl	8007964 <XMC_I2C_CH_ClearStatusFlag>
}
 8007b1a:	3708      	adds	r7, #8
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <I2C_MASTER_Transmit>:

/* Function to transmit the data to slave device */
I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t address,
                                        uint8_t *data, const uint32_t size, bool send_stop)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b088      	sub	sp, #32
 8007b24:	af02      	add	r7, sp, #8
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	607a      	str	r2, [r7, #4]
 8007b2a:	603b      	str	r3, [r7, #0]
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	72fb      	strb	r3, [r7, #11]
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;
 8007b30:	2302      	movs	r3, #2
 8007b32:	75fb      	strb	r3, [r7, #23]

  if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d013      	beq.n	8007b68 <I2C_MASTER_Transmit+0x48>
  {
#if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
    status = I2C_MASTER_StartTransmitIRQ(handle, send_start, address, data, size, send_stop);
#endif
  }
  else if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d00d      	beq.n	8007b68 <I2C_MASTER_Transmit+0x48>
#endif
  }
  else
  {
#if (I2C_MASTER_DIRECT_TX_ENABLED == 1)
    status = I2C_MASTER_lStartTransmitPolling(handle, send_start, address, data, size, send_stop);
 8007b4c:	7afa      	ldrb	r2, [r7, #11]
 8007b4e:	6a3b      	ldr	r3, [r7, #32]
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b56:	9301      	str	r3, [sp, #4]
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	4611      	mov	r1, r2
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	f000 f88c 	bl	8007c7c <I2C_MASTER_lStartTransmitPolling>
 8007b64:	4603      	mov	r3, r0
 8007b66:	75fb      	strb	r3, [r7, #23]
#endif
  }

  return (status);
 8007b68:	7dfb      	ldrb	r3, [r7, #23]
} /* end of function */
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop

08007b74 <I2C_MASTER_Receive>:
 *
 *
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t address, uint8_t * data,
                                   const uint32_t count, bool send_stop, bool send_nack)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b08a      	sub	sp, #40	; 0x28
 8007b78:	af04      	add	r7, sp, #16
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	607a      	str	r2, [r7, #4]
 8007b7e:	603b      	str	r3, [r7, #0]
 8007b80:	460b      	mov	r3, r1
 8007b82:	72fb      	strb	r3, [r7, #11]
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;
 8007b84:	2302      	movs	r3, #2
 8007b86:	75fb      	strb	r3, [r7, #23]

  if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d016      	beq.n	8007bc2 <I2C_MASTER_Receive+0x4e>
  {
#if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
  status = I2C_MASTER_StartReceiveIRQ(handle, send_start, address, data, count, send_stop, send_nack);
#endif
  }
  else if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d010      	beq.n	8007bc2 <I2C_MASTER_Receive+0x4e>
#endif
  }
  else
  {
#if (I2C_MASTER_DIRECT_RX_ENABLED == 1)
    status = I2C_MASTER_lStartReceivePolling(handle, send_start, address, data, count, send_stop, send_nack);
 8007ba0:	7afa      	ldrb	r2, [r7, #11]
 8007ba2:	6a3b      	ldr	r3, [r7, #32]
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007baa:	9301      	str	r3, [sp, #4]
 8007bac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007bb0:	9302      	str	r3, [sp, #8]
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	4611      	mov	r1, r2
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	f000 f929 	bl	8007e10 <I2C_MASTER_lStartReceivePolling>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	75fb      	strb	r3, [r7, #23]
#endif
  }

  return (status);
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3718      	adds	r7, #24
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <I2C_MASTER_lSendStart_Or_RepeatedStart>:
#if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1) || \
    (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
/* Function to issue Send Start/Repeated Start command */
static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle,const uint32_t address,
                                               const XMC_I2C_CH_CMD_t cmd)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	71fb      	strb	r3, [r7, #7]
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED | XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4618      	mov	r0, r3
 8007be0:	210c      	movs	r1, #12
 8007be2:	f7ff febf 	bl	8007964 <XMC_I2C_CH_ClearStatusFlag>

  if (handle->runtime->bus_acquired == true)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d009      	beq.n	8007c08 <I2C_MASTER_lSendStart_Or_RepeatedStart+0x3c>
  {
  I2C_MASTER_SendRepeatedStart(handle, (uint16_t)address, cmd);
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	4611      	mov	r1, r2
 8007c00:	461a      	mov	r2, r3
 8007c02:	f7ff ff3d 	bl	8007a80 <I2C_MASTER_SendRepeatedStart>
 8007c06:	e00d      	b.n	8007c24 <I2C_MASTER_lSendStart_Or_RepeatedStart+0x58>
  }
  else
  {
    handle->runtime->bus_acquired = true;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    I2C_MASTER_SendStart(handle, (uint16_t)address, cmd);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	79fb      	ldrb	r3, [r7, #7]
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	4611      	mov	r1, r2
 8007c1e:	461a      	mov	r2, r3
 8007c20:	f7ff ff14 	bl	8007a4c <I2C_MASTER_SendStart>
  }
}
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop

08007c2c <I2C_MASTER_AbortTransmit>:
 * If there is a transmission in progress, it will be stopped. If transmit FIFO is used,
 * the existing data will be flushed. After the transmission is stopped, user can start
 * a new transmission without delay.
 **********************************************************************************************************************/
I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_SUCCESS;
 8007c34:	2300      	movs	r3, #0
 8007c36:	73fb      	strb	r3, [r7, #15]

  if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d007      	beq.n	8007c54 <I2C_MASTER_AbortTransmit+0x28>
  {
#if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
    I2C_MASTER_AbortTransmitIRQ(handle);
#endif
  }
  else if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d001      	beq.n	8007c54 <I2C_MASTER_AbortTransmit+0x28>
    I2C_MASTER_lAbortTransmitDMA(handle);
#endif
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8007c50:	2301      	movs	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
  }
  handle->channel->PSCR |= USIC_CH_PSR_IICMode_WTDF_Msk; /*clear WDTF*/
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	6812      	ldr	r2, [r2, #0]
 8007c5c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007c5e:	f042 0202 	orr.w	r2, r2, #2
 8007c62:	64da      	str	r2, [r3, #76]	; 0x4c
  handle->channel->FMR = 0x00000002U;/*clear TDV*/
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2202      	movs	r2, #2
 8007c6a:	669a      	str	r2, [r3, #104]	; 0x68

  return (status);
 8007c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3714      	adds	r7, #20
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop

08007c7c <I2C_MASTER_lStartTransmitPolling>:

#if (I2C_MASTER_DIRECT_TX_ENABLED == 1)
static I2C_MASTER_STATUS_t I2C_MASTER_lStartTransmitPolling(I2C_MASTER_t *const handle, bool send_start,
                                                        const uint32_t slave_address, uint8_t *data,uint32_t size,
                              bool send_stop)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	607a      	str	r2, [r7, #4]
 8007c86:	603b      	str	r3, [r7, #0]
 8007c88:	460b      	mov	r3, r1
 8007c8a:	72fb      	strb	r3, [r7, #11]
  uint32_t buffer_index;
  I2C_MASTER_STATUS_t status;

  status = I2C_MASTER_STATUS_BUSY;
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	74fb      	strb	r3, [r7, #19]

  buffer_index = 0U;
 8007c90:	2300      	movs	r3, #0
 8007c92:	617b      	str	r3, [r7, #20]

  if ((((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) || (size == 0U)))
 8007c94:	7afb      	ldrb	r3, [r7, #11]
 8007c96:	f083 0301 	eor.w	r3, r3, #1
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d009      	beq.n	8007cb4 <I2C_MASTER_lStartTransmitPolling+0x38>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	f083 0301 	eor.w	r3, r3, #1
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d105      	bne.n	8007cc0 <I2C_MASTER_lStartTransmitPolling+0x44>
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d002      	beq.n	8007cc0 <I2C_MASTER_lStartTransmitPolling+0x44>
 8007cba:	6a3b      	ldr	r3, [r7, #32]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d102      	bne.n	8007cc6 <I2C_MASTER_lStartTransmitPolling+0x4a>
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	74fb      	strb	r3, [r7, #19]
 8007cc4:	e09e      	b.n	8007e04 <I2C_MASTER_lStartTransmitPolling+0x188>
  }
  else
  {
    if (send_start == true)
 8007cc6:	7afb      	ldrb	r3, [r7, #11]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d02c      	beq.n	8007d26 <I2C_MASTER_lStartTransmitPolling+0xaa>
    {
      if (handle->runtime->bus_acquired == false)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	f083 0301 	eor.w	r3, r3, #1
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d022      	beq.n	8007d26 <I2C_MASTER_lStartTransmitPolling+0xaa>
      {
        I2C_MASTER_lSendStart_Or_RepeatedStart(handle, slave_address, XMC_I2C_CH_CMD_WRITE);
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	6879      	ldr	r1, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f7ff ff71 	bl	8007bcc <I2C_MASTER_lSendStart_Or_RepeatedStart>
        while (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED | XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED) == 0U);
 8007cea:	bf00      	nop
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f44f 7108 	mov.w	r1, #544	; 0x220
 8007cf2:	f7ff fef5 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d0f7      	beq.n	8007cec <I2C_MASTER_lStartTransmitPolling+0x70>
        if (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	2120      	movs	r1, #32
 8007d00:	f7ff feee 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d008      	beq.n	8007d1c <I2C_MASTER_lStartTransmitPolling+0xa0>
        {
          I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	2120      	movs	r1, #32
 8007d0e:	f7ff fef9 	bl	8007b04 <I2C_MASTER_ClearFlag>
          I2C_MASTER_AbortTransmit(handle);
 8007d12:	68f8      	ldr	r0, [r7, #12]
 8007d14:	f7ff ff8a 	bl	8007c2c <I2C_MASTER_AbortTransmit>
          return I2C_MASTER_STATUS_FAILURE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e074      	b.n	8007e06 <I2C_MASTER_lStartTransmitPolling+0x18a>
        }
        else
        {
          I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d22:	f7ff feef 	bl	8007b04 <I2C_MASTER_ClearFlag>
        }
      }
    }
      
    if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d12e      	bne.n	8007d90 <I2C_MASTER_lStartTransmitPolling+0x114>
    {
      /* send data, byte by byte */
      while (buffer_index < size)
 8007d32:	e028      	b.n	8007d86 <I2C_MASTER_lStartTransmitPolling+0x10a>
      {
        I2C_MASTER_TransmitByte(handle, data[buffer_index]);
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	4413      	add	r3, r2
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	f7ff fe4a 	bl	80079d8 <I2C_MASTER_TransmitByte>
        while (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED | XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED) == 0U);
 8007d44:	bf00      	nop
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f44f 7108 	mov.w	r1, #544	; 0x220
 8007d4c:	f7ff fec8 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0f7      	beq.n	8007d46 <I2C_MASTER_lStartTransmitPolling+0xca>
        if (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	2120      	movs	r1, #32
 8007d5a:	f7ff fec1 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d008      	beq.n	8007d76 <I2C_MASTER_lStartTransmitPolling+0xfa>
        {
          I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	2120      	movs	r1, #32
 8007d68:	f7ff fecc 	bl	8007b04 <I2C_MASTER_ClearFlag>
          I2C_MASTER_AbortTransmit(handle);
 8007d6c:	68f8      	ldr	r0, [r7, #12]
 8007d6e:	f7ff ff5d 	bl	8007c2c <I2C_MASTER_AbortTransmit>
          return I2C_MASTER_STATUS_FAILURE;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e047      	b.n	8007e06 <I2C_MASTER_lStartTransmitPolling+0x18a>
        }
        else
        {
          I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d7c:	f7ff fec2 	bl	8007b04 <I2C_MASTER_ClearFlag>
        }

        buffer_index++;
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	3301      	adds	r3, #1
 8007d84:	617b      	str	r3, [r7, #20]
    }
      
    if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED)
    {
      /* send data, byte by byte */
      while (buffer_index < size)
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	6a3b      	ldr	r3, [r7, #32]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d3d2      	bcc.n	8007d34 <I2C_MASTER_lStartTransmitPolling+0xb8>
 8007d8e:	e02b      	b.n	8007de8 <I2C_MASTER_lStartTransmitPolling+0x16c>
        buffer_index++;
      }
    }
    else
    {
      while (buffer_index < size)
 8007d90:	e01a      	b.n	8007dc8 <I2C_MASTER_lStartTransmitPolling+0x14c>
      {
        /* Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8007d92:	e010      	b.n	8007db6 <I2C_MASTER_lStartTransmitPolling+0x13a>
        {
          /* transmit each byte till index reaches to the last byte */
          if (buffer_index < size)
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	6a3b      	ldr	r3, [r7, #32]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d20b      	bcs.n	8007db4 <I2C_MASTER_lStartTransmitPolling+0x138>
          {
            /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
            I2C_MASTER_TransmitByte(handle, data[buffer_index]);
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	4413      	add	r3, r2
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	4619      	mov	r1, r3
 8007da8:	f7ff fe16 	bl	80079d8 <I2C_MASTER_TransmitByte>
            buffer_index++;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	3301      	adds	r3, #1
 8007db0:	617b      	str	r3, [r7, #20]
 8007db2:	e000      	b.n	8007db6 <I2C_MASTER_lStartTransmitPolling+0x13a>
          }
          else
          {
            break;
 8007db4:	e008      	b.n	8007dc8 <I2C_MASTER_lStartTransmitPolling+0x14c>
    else
    {
      while (buffer_index < size)
      {
        /* Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f7ff fde4 	bl	8007984 <I2C_MASTER_IsTXFIFOFull>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	f083 0301 	eor.w	r3, r3, #1
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e5      	bne.n	8007d94 <I2C_MASTER_lStartTransmitPolling+0x118>
        buffer_index++;
      }
    }
    else
    {
      while (buffer_index < size)
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d3e0      	bcc.n	8007d92 <I2C_MASTER_lStartTransmitPolling+0x116>
          }
        }
      }
      
      /*make sure data is transmitted from FIFO*/
      while (!XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel)){}
 8007dd0:	bf00      	nop
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7ff fd90 	bl	80078fc <XMC_USIC_CH_TXFIFO_IsEmpty>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	f083 0301 	eor.w	r3, r3, #1
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1f4      	bne.n	8007dd2 <I2C_MASTER_lStartTransmitPolling+0x156>
    }

    if(send_stop == true)
 8007de8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <I2C_MASTER_lStartTransmitPolling+0x184>
    {
      handle->runtime->bus_acquired = false;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      I2C_MASTER_SendStop(handle);
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f7ff fe14 	bl	8007a28 <I2C_MASTER_SendStop>
    }

    status = I2C_MASTER_STATUS_SUCCESS;
 8007e00:	2300      	movs	r3, #0
 8007e02:	74fb      	strb	r3, [r7, #19]
  }

  return (status);
 8007e04:	7cfb      	ldrb	r3, [r7, #19]
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3718      	adds	r7, #24
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop

08007e10 <I2C_MASTER_lStartReceivePolling>:

#if (I2C_MASTER_DIRECT_RX_ENABLED == 1)
static I2C_MASTER_STATUS_t I2C_MASTER_lStartReceivePolling(I2C_MASTER_t *const handle, bool send_start,
                                                       uint32_t slave_address, uint8_t *data, uint32_t count,
                               bool send_stop, bool send_nack)
{
 8007e10:	b590      	push	{r4, r7, lr}
 8007e12:	b089      	sub	sp, #36	; 0x24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	607a      	str	r2, [r7, #4]
 8007e1a:	603b      	str	r3, [r7, #0]
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	72fb      	strb	r3, [r7, #11]
  I2C_MASTER_STATUS_t status;
  uint32_t buffer_index;
  uint32_t temp_index;

  status = I2C_MASTER_STATUS_BUSY;
 8007e20:	2302      	movs	r3, #2
 8007e22:	77fb      	strb	r3, [r7, #31]
  if ((((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) || (count == 0U)))
 8007e24:	7afb      	ldrb	r3, [r7, #11]
 8007e26:	f083 0301 	eor.w	r3, r3, #1
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d009      	beq.n	8007e44 <I2C_MASTER_lStartReceivePolling+0x34>
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	f083 0301 	eor.w	r3, r3, #1
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d105      	bne.n	8007e50 <I2C_MASTER_lStartReceivePolling+0x40>
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d002      	beq.n	8007e50 <I2C_MASTER_lStartReceivePolling+0x40>
 8007e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d102      	bne.n	8007e56 <I2C_MASTER_lStartReceivePolling+0x46>
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8007e50:	2301      	movs	r3, #1
 8007e52:	77fb      	strb	r3, [r7, #31]
 8007e54:	e0b8      	b.n	8007fc8 <I2C_MASTER_lStartReceivePolling+0x1b8>
  }
  else
  {
    buffer_index = 0U;
 8007e56:	2300      	movs	r3, #0
 8007e58:	61bb      	str	r3, [r7, #24]
    temp_index = 0U;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]
    if (send_start == true)
 8007e5e:	7afb      	ldrb	r3, [r7, #11]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d022      	beq.n	8007eaa <I2C_MASTER_lStartReceivePolling+0x9a>
    {
      I2C_MASTER_lSendStart_Or_RepeatedStart(handle, slave_address, XMC_I2C_CH_CMD_READ);
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	6879      	ldr	r1, [r7, #4]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f7ff feaf 	bl	8007bcc <I2C_MASTER_lSendStart_Or_RepeatedStart>
      while (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED | XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED) == 0U);
 8007e6e:	bf00      	nop
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f44f 7108 	mov.w	r1, #544	; 0x220
 8007e76:	f7ff fe33 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d0f7      	beq.n	8007e70 <I2C_MASTER_lStartReceivePolling+0x60>
      if (I2C_MASTER_GetFlagStatus(handle, XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	2120      	movs	r1, #32
 8007e84:	f7ff fe2c 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d008      	beq.n	8007ea0 <I2C_MASTER_lStartReceivePolling+0x90>
      {
        I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	2120      	movs	r1, #32
 8007e92:	f7ff fe37 	bl	8007b04 <I2C_MASTER_ClearFlag>
        I2C_MASTER_AbortTransmit(handle);
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fec8 	bl	8007c2c <I2C_MASTER_AbortTransmit>
        return I2C_MASTER_STATUS_FAILURE;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e094      	b.n	8007fca <I2C_MASTER_lStartReceivePolling+0x1ba>
      }
      else
      {
        I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ea6:	f7ff fe2d 	bl	8007b04 <I2C_MASTER_ClearFlag>
      }
    }

    if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d13a      	bne.n	8007f2c <I2C_MASTER_lStartReceivePolling+0x11c>
    {
      while (buffer_index < count)
 8007eb6:	e034      	b.n	8007f22 <I2C_MASTER_lStartReceivePolling+0x112>
      {
        if (((buffer_index + 1U) == count) && (send_nack == true))
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d107      	bne.n	8007ed2 <I2C_MASTER_lStartReceivePolling+0xc2>
 8007ec2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d003      	beq.n	8007ed2 <I2C_MASTER_lStartReceivePolling+0xc2>
        {
          I2C_MASTER_ReceiveNACK(handle);
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f7ff fda0 	bl	8007a10 <I2C_MASTER_ReceiveNACK>
 8007ed0:	e002      	b.n	8007ed8 <I2C_MASTER_lStartReceivePolling+0xc8>
        }
        else
        {
          I2C_MASTER_ReceiveACK(handle);
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f7ff fd90 	bl	80079f8 <I2C_MASTER_ReceiveACK>
        }

        while ((I2C_MASTER_GetFlagStatus(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION) == 0U) &&
 8007ed8:	bf00      	nop
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ee0:	f7ff fdfe 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d107      	bne.n	8007efa <I2C_MASTER_lStartReceivePolling+0xea>
               (I2C_MASTER_GetFlagStatus(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION) == 0U))
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007ef0:	f7ff fdf6 	bl	8007ae0 <I2C_MASTER_GetFlagStatus>
 8007ef4:	4603      	mov	r3, r0
        else
        {
          I2C_MASTER_ReceiveACK(handle);
        }

        while ((I2C_MASTER_GetFlagStatus(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION) == 0U) &&
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d0ef      	beq.n	8007eda <I2C_MASTER_lStartReceivePolling+0xca>
               (I2C_MASTER_GetFlagStatus(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION) == 0U))
        {
          /* wait for RSI */
        }

        I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION);
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007f00:	f7ff fe00 	bl	8007b04 <I2C_MASTER_ClearFlag>
        I2C_MASTER_ClearFlag(handle, (uint32_t)XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION);
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007f0a:	f7ff fdfb 	bl	8007b04 <I2C_MASTER_ClearFlag>

        data[buffer_index++] = I2C_MASTER_GetReceivedByte(handle);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	61ba      	str	r2, [r7, #24]
 8007f14:	683a      	ldr	r2, [r7, #0]
 8007f16:	18d4      	adds	r4, r2, r3
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f7ff fd4f 	bl	80079bc <I2C_MASTER_GetReceivedByte>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	7023      	strb	r3, [r4, #0]
      }
    }

    if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED)
    {
      while (buffer_index < count)
 8007f22:	69ba      	ldr	r2, [r7, #24]
 8007f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d3c6      	bcc.n	8007eb8 <I2C_MASTER_lStartReceivePolling+0xa8>
 8007f2a:	e03f      	b.n	8007fac <I2C_MASTER_lStartReceivePolling+0x19c>
        data[buffer_index++] = I2C_MASTER_GetReceivedByte(handle);
      }
    } /* end of if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED) */
    else
    {
      temp_index = buffer_index;
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	617b      	str	r3, [r7, #20]
      while (temp_index < count)
 8007f30:	e038      	b.n	8007fa4 <I2C_MASTER_lStartReceivePolling+0x194>
      {
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8007f32:	e018      	b.n	8007f66 <I2C_MASTER_lStartReceivePolling+0x156>
        {
          /* transmit each byte till index reaches to the last byte */
          if (temp_index < count)
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d213      	bcs.n	8007f64 <I2C_MASTER_lStartReceivePolling+0x154>
          {
            /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
            if (((temp_index + 1U) == count) && (send_nack == true))
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	1c5a      	adds	r2, r3, #1
 8007f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d107      	bne.n	8007f56 <I2C_MASTER_lStartReceivePolling+0x146>
 8007f46:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d003      	beq.n	8007f56 <I2C_MASTER_lStartReceivePolling+0x146>
            {
              I2C_MASTER_ReceiveNACK(handle);
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7ff fd5e 	bl	8007a10 <I2C_MASTER_ReceiveNACK>
 8007f54:	e002      	b.n	8007f5c <I2C_MASTER_lStartReceivePolling+0x14c>
            }
            else
            {
              I2C_MASTER_ReceiveACK(handle);
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f7ff fd4e 	bl	80079f8 <I2C_MASTER_ReceiveACK>
            }
            temp_index++;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	617b      	str	r3, [r7, #20]
 8007f62:	e000      	b.n	8007f66 <I2C_MASTER_lStartReceivePolling+0x156>
          }
          else
          {
            break;
 8007f64:	e008      	b.n	8007f78 <I2C_MASTER_lStartReceivePolling+0x168>
    else
    {
      temp_index = buffer_index;
      while (temp_index < count)
      {
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f7ff fd0c 	bl	8007984 <I2C_MASTER_IsTXFIFOFull>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	f083 0301 	eor.w	r3, r3, #1
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1dd      	bne.n	8007f34 <I2C_MASTER_lStartReceivePolling+0x124>
          {
            break;
          }
        } /* end of while (I2C_MASTER_IsTXFIFOFull(handle) == false) */

        while (buffer_index < temp_index)
 8007f78:	e010      	b.n	8007f9c <I2C_MASTER_lStartReceivePolling+0x18c>
        {
          /* wait for data to come in RX fifo */
          while (I2C_MASTER_IsRXFIFOEmpty(handle)){}
 8007f7a:	bf00      	nop
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f7ff fd0f 	bl	80079a0 <I2C_MASTER_IsRXFIFOEmpty>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1f9      	bne.n	8007f7c <I2C_MASTER_lStartReceivePolling+0x16c>
          data[buffer_index++] = I2C_MASTER_GetReceivedByte(handle);
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	1c5a      	adds	r2, r3, #1
 8007f8c:	61ba      	str	r2, [r7, #24]
 8007f8e:	683a      	ldr	r2, [r7, #0]
 8007f90:	18d4      	adds	r4, r2, r3
 8007f92:	68f8      	ldr	r0, [r7, #12]
 8007f94:	f7ff fd12 	bl	80079bc <I2C_MASTER_GetReceivedByte>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	7023      	strb	r3, [r4, #0]
          {
            break;
          }
        } /* end of while (I2C_MASTER_IsTXFIFOFull(handle) == false) */

        while (buffer_index < temp_index)
 8007f9c:	69ba      	ldr	r2, [r7, #24]
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d3ea      	bcc.n	8007f7a <I2C_MASTER_lStartReceivePolling+0x16a>
      }
    } /* end of if (handle->config->txFIFO_size == XMC_USIC_CH_FIFO_DISABLED) */
    else
    {
      temp_index = buffer_index;
      while (temp_index < count)
 8007fa4:	697a      	ldr	r2, [r7, #20]
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d3c2      	bcc.n	8007f32 <I2C_MASTER_lStartReceivePolling+0x122>
          data[buffer_index++] = I2C_MASTER_GetReceivedByte(handle);
        }
      } /* end of while (temp_index < count) */
    } /* end of else */

    if (send_stop == true)
 8007fac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d007      	beq.n	8007fc4 <I2C_MASTER_lStartReceivePolling+0x1b4>
    {
      handle->runtime->bus_acquired = false;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
      I2C_MASTER_SendStop(handle);
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f7ff fd32 	bl	8007a28 <I2C_MASTER_SendStop>
    }

    status = I2C_MASTER_STATUS_SUCCESS;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	77fb      	strb	r3, [r7, #31]
  }

  return (status);
 8007fc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3724      	adds	r7, #36	; 0x24
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd90      	pop	{r4, r7, pc}
 8007fd2:	bf00      	nop

08007fd4 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	460b      	mov	r3, r1
 8007fde:	70fb      	strb	r3, [r7, #3]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8007fe4:	78f8      	ldrb	r0, [r7, #3]
 8007fe6:	78fb      	ldrb	r3, [r7, #3]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	3306      	adds	r3, #6
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	4413      	add	r3, r2
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8007ff6:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	1d83      	adds	r3, r0, #6
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	440b      	add	r3, r1
 8008002:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr
 800800e:	bf00      	nop

08008010 <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	460b      	mov	r3, r1
 800801a:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008020:	f023 020f 	bic.w	r2, r3, #15
 8008024:	78fb      	ldrb	r3, [r7, #3]
 8008026:	431a      	orrs	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800802c:	370c      	adds	r7, #12
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop

08008038 <XMC_I2C_CH_Init>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_Enable()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_InitEx(channel, config, true);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	2201      	movs	r2, #1
 8008048:	f7fc f868 	bl	800411c <XMC_I2C_CH_InitEx>
}
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop

08008054 <XMC_I2C_CH_Start>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_SetMode()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2C);
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	2104      	movs	r1, #4
 8008060:	f7ff ffd6 	bl	8008010 <XMC_USIC_CH_SetMode>
}
 8008064:	3708      	adds	r7, #8
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop

0800806c <I2C_MASTER_0_disable_io>:
  .baudrate = (uint32_t)(100000U),
  .address  = 0
};

static void I2C_MASTER_0_disable_io(void)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
 8008070:	4805      	ldr	r0, [pc, #20]	; (8008088 <I2C_MASTER_0_disable_io+0x1c>)
 8008072:	2105      	movs	r1, #5
 8008074:	2200      	movs	r2, #0
 8008076:	f7fb ffcf 	bl	8004018 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)4, XMC_GPIO_MODE_INPUT_TRISTATE);
 800807a:	4803      	ldr	r0, [pc, #12]	; (8008088 <I2C_MASTER_0_disable_io+0x1c>)
 800807c:	2104      	movs	r1, #4
 800807e:	2200      	movs	r2, #0
 8008080:	f7fb ffca 	bl	8004018 <XMC_GPIO_SetMode>
}
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	48028200 	.word	0x48028200

0800808c <I2C_MASTER_0_enable_io>:

static void I2C_MASTER_0_enable_io(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)5, I2C_MASTER_0_sda_pin_config.mode);
 8008090:	23d0      	movs	r3, #208	; 0xd0
 8008092:	4806      	ldr	r0, [pc, #24]	; (80080ac <I2C_MASTER_0_enable_io+0x20>)
 8008094:	2105      	movs	r1, #5
 8008096:	461a      	mov	r2, r3
 8008098:	f7fb ffbe 	bl	8004018 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)4, I2C_MASTER_0_scl_pin_config.mode);
 800809c:	23d0      	movs	r3, #208	; 0xd0
 800809e:	4803      	ldr	r0, [pc, #12]	; (80080ac <I2C_MASTER_0_enable_io+0x20>)
 80080a0:	2104      	movs	r1, #4
 80080a2:	461a      	mov	r2, r3
 80080a4:	f7fb ffb8 	bl	8004018 <XMC_GPIO_SetMode>
}
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	48028200 	.word	0x48028200

080080b0 <I2C_MASTER_0_init>:
  .config = &I2C_MASTER_0_config,
  .runtime = &I2C_MASTER_0_runtime,
};

void I2C_MASTER_0_init(void)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	af00      	add	r7, sp, #0
 
  XMC_I2C_CH_Init(XMC_I2C0_CH1, &I2C_MASTER_0_channel_config);
 80080b4:	4813      	ldr	r0, [pc, #76]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080b6:	4914      	ldr	r1, [pc, #80]	; (8008108 <I2C_MASTER_0_init+0x58>)
 80080b8:	f7ff ffbe 	bl	8008038 <XMC_I2C_CH_Init>

  XMC_USIC_CH_SetInputSource(XMC_I2C0_CH1, XMC_USIC_CH_INPUT_DX0, 1);
 80080bc:	4811      	ldr	r0, [pc, #68]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080be:	2100      	movs	r1, #0
 80080c0:	2201      	movs	r2, #1
 80080c2:	f7ff ff87 	bl	8007fd4 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_I2C0_CH1, XMC_USIC_CH_INPUT_DX1, 0);
 80080c6:	480f      	ldr	r0, [pc, #60]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080c8:	2101      	movs	r1, #1
 80080ca:	2200      	movs	r2, #0
 80080cc:	f7ff ff82 	bl	8007fd4 <XMC_USIC_CH_SetInputSource>

  /* configure i2c tx fifo */
  XMC_USIC_CH_TXFIFO_Configure(XMC_I2C0_CH1,
 80080d0:	480c      	ldr	r0, [pc, #48]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080d2:	2110      	movs	r1, #16
 80080d4:	2204      	movs	r2, #4
 80080d6:	2301      	movs	r3, #1
 80080d8:	f7fc fd18 	bl	8004b0c <XMC_USIC_CH_TXFIFO_Configure>
                               16,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               (uint32_t)1);
  /* configure i2c rx fifo */
  XMC_USIC_CH_RXFIFO_Configure(XMC_I2C0_CH1,
 80080dc:	4809      	ldr	r0, [pc, #36]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080de:	2100      	movs	r1, #0
 80080e0:	2204      	movs	r2, #4
 80080e2:	230f      	movs	r3, #15
 80080e4:	f7fc fd3a 	bl	8004b5c <XMC_USIC_CH_RXFIFO_Configure>
                               0,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                                (uint32_t)(15));
  XMC_I2C_CH_Start(XMC_I2C0_CH1);
 80080e8:	4806      	ldr	r0, [pc, #24]	; (8008104 <I2C_MASTER_0_init+0x54>)
 80080ea:	f7ff ffb3 	bl	8008054 <XMC_I2C_CH_Start>

  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)5, &I2C_MASTER_0_sda_pin_config);
 80080ee:	4807      	ldr	r0, [pc, #28]	; (800810c <I2C_MASTER_0_init+0x5c>)
 80080f0:	2105      	movs	r1, #5
 80080f2:	4a07      	ldr	r2, [pc, #28]	; (8008110 <I2C_MASTER_0_init+0x60>)
 80080f4:	f7f9 feac 	bl	8001e50 <XMC_GPIO_Init>
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, (uint8_t)4, &I2C_MASTER_0_scl_pin_config);
 80080f8:	4804      	ldr	r0, [pc, #16]	; (800810c <I2C_MASTER_0_init+0x5c>)
 80080fa:	2104      	movs	r1, #4
 80080fc:	4a05      	ldr	r2, [pc, #20]	; (8008114 <I2C_MASTER_0_init+0x64>)
 80080fe:	f7f9 fea7 	bl	8001e50 <XMC_GPIO_Init>
}
 8008102:	bd80      	pop	{r7, pc}
 8008104:	40030200 	.word	0x40030200
 8008108:	080130e4 	.word	0x080130e4
 800810c:	48028200 	.word	0x48028200
 8008110:	080130cc 	.word	0x080130cc
 8008114:	080130d8 	.word	0x080130d8

08008118 <I2C_MASTER_1_disable_io>:
  .baudrate = (uint32_t)(400000U),
  .address  = 0
};

static void I2C_MASTER_1_disable_io(void)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
 800811c:	4805      	ldr	r0, [pc, #20]	; (8008134 <I2C_MASTER_1_disable_io+0x1c>)
 800811e:	2105      	movs	r1, #5
 8008120:	2200      	movs	r2, #0
 8008122:	f7fb ff79 	bl	8004018 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)6, XMC_GPIO_MODE_INPUT_TRISTATE);
 8008126:	4803      	ldr	r0, [pc, #12]	; (8008134 <I2C_MASTER_1_disable_io+0x1c>)
 8008128:	2106      	movs	r1, #6
 800812a:	2200      	movs	r2, #0
 800812c:	f7fb ff74 	bl	8004018 <XMC_GPIO_SetMode>
}
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	48028300 	.word	0x48028300

08008138 <I2C_MASTER_1_enable_io>:

static void I2C_MASTER_1_enable_io(void)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)5, I2C_MASTER_1_sda_pin_config.mode);
 800813c:	23c8      	movs	r3, #200	; 0xc8
 800813e:	4806      	ldr	r0, [pc, #24]	; (8008158 <I2C_MASTER_1_enable_io+0x20>)
 8008140:	2105      	movs	r1, #5
 8008142:	461a      	mov	r2, r3
 8008144:	f7fb ff68 	bl	8004018 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)6, I2C_MASTER_1_scl_pin_config.mode);
 8008148:	23c8      	movs	r3, #200	; 0xc8
 800814a:	4803      	ldr	r0, [pc, #12]	; (8008158 <I2C_MASTER_1_enable_io+0x20>)
 800814c:	2106      	movs	r1, #6
 800814e:	461a      	mov	r2, r3
 8008150:	f7fb ff62 	bl	8004018 <XMC_GPIO_SetMode>
}
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	48028300 	.word	0x48028300

0800815c <I2C_MASTER_1_init>:
  .config = &I2C_MASTER_1_config,
  .runtime = &I2C_MASTER_1_runtime,
};

void I2C_MASTER_1_init(void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	af00      	add	r7, sp, #0
 
  XMC_I2C_CH_Init(XMC_I2C2_CH1, &I2C_MASTER_1_channel_config);
 8008160:	4813      	ldr	r0, [pc, #76]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 8008162:	4914      	ldr	r1, [pc, #80]	; (80081b4 <I2C_MASTER_1_init+0x58>)
 8008164:	f7ff ff68 	bl	8008038 <XMC_I2C_CH_Init>

  XMC_USIC_CH_SetInputSource(XMC_I2C2_CH1, XMC_USIC_CH_INPUT_DX0, 0);
 8008168:	4811      	ldr	r0, [pc, #68]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 800816a:	2100      	movs	r1, #0
 800816c:	2200      	movs	r2, #0
 800816e:	f7ff ff31 	bl	8007fd4 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_I2C2_CH1, XMC_USIC_CH_INPUT_DX1, 1);
 8008172:	480f      	ldr	r0, [pc, #60]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 8008174:	2101      	movs	r1, #1
 8008176:	2201      	movs	r2, #1
 8008178:	f7ff ff2c 	bl	8007fd4 <XMC_USIC_CH_SetInputSource>

  /* configure i2c tx fifo */
  XMC_USIC_CH_TXFIFO_Configure(XMC_I2C2_CH1,
 800817c:	480c      	ldr	r0, [pc, #48]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 800817e:	2110      	movs	r1, #16
 8008180:	2204      	movs	r2, #4
 8008182:	2301      	movs	r3, #1
 8008184:	f7fc fcc2 	bl	8004b0c <XMC_USIC_CH_TXFIFO_Configure>
                               16,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               (uint32_t)1);
  /* configure i2c rx fifo */
  XMC_USIC_CH_RXFIFO_Configure(XMC_I2C2_CH1,
 8008188:	4809      	ldr	r0, [pc, #36]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 800818a:	2100      	movs	r1, #0
 800818c:	2204      	movs	r2, #4
 800818e:	230f      	movs	r3, #15
 8008190:	f7fc fce4 	bl	8004b5c <XMC_USIC_CH_RXFIFO_Configure>
                               0,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                                (uint32_t)(15));
  XMC_I2C_CH_Start(XMC_I2C2_CH1);
 8008194:	4806      	ldr	r0, [pc, #24]	; (80081b0 <I2C_MASTER_1_init+0x54>)
 8008196:	f7ff ff5d 	bl	8008054 <XMC_I2C_CH_Start>

  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)5, &I2C_MASTER_1_sda_pin_config);
 800819a:	4807      	ldr	r0, [pc, #28]	; (80081b8 <I2C_MASTER_1_init+0x5c>)
 800819c:	2105      	movs	r1, #5
 800819e:	4a07      	ldr	r2, [pc, #28]	; (80081bc <I2C_MASTER_1_init+0x60>)
 80081a0:	f7f9 fe56 	bl	8001e50 <XMC_GPIO_Init>
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)6, &I2C_MASTER_1_scl_pin_config);
 80081a4:	4804      	ldr	r0, [pc, #16]	; (80081b8 <I2C_MASTER_1_init+0x5c>)
 80081a6:	2106      	movs	r1, #6
 80081a8:	4a05      	ldr	r2, [pc, #20]	; (80081c0 <I2C_MASTER_1_init+0x64>)
 80081aa:	f7f9 fe51 	bl	8001e50 <XMC_GPIO_Init>
}
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	48024200 	.word	0x48024200
 80081b4:	08013130 	.word	0x08013130
 80081b8:	48028300 	.word	0x48028300
 80081bc:	08013118 	.word	0x08013118
 80081c0:	08013124 	.word	0x08013124

080081c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081c4:	b480      	push	{r7}
 80081c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081c8:	4b04      	ldr	r3, [pc, #16]	; (80081dc <__NVIC_GetPriorityGrouping+0x18>)
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80081d0:	0a1b      	lsrs	r3, r3, #8
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	e000ed00 	.word	0xe000ed00

080081e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	4603      	mov	r3, r0
 80081e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80081ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	db0b      	blt.n	800820a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80081f2:	4908      	ldr	r1, [pc, #32]	; (8008214 <__NVIC_EnableIRQ+0x34>)
 80081f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081f8:	095b      	lsrs	r3, r3, #5
 80081fa:	79fa      	ldrb	r2, [r7, #7]
 80081fc:	f002 021f 	and.w	r2, r2, #31
 8008200:	2001      	movs	r0, #1
 8008202:	fa00 f202 	lsl.w	r2, r0, r2
 8008206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr
 8008214:	e000e100 	.word	0xe000e100

08008218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	4603      	mov	r3, r0
 8008220:	6039      	str	r1, [r7, #0]
 8008222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008228:	2b00      	cmp	r3, #0
 800822a:	db0a      	blt.n	8008242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800822c:	490d      	ldr	r1, [pc, #52]	; (8008264 <__NVIC_SetPriority+0x4c>)
 800822e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	b2d2      	uxtb	r2, r2
 8008236:	0092      	lsls	r2, r2, #2
 8008238:	b2d2      	uxtb	r2, r2
 800823a:	440b      	add	r3, r1
 800823c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8008240:	e00a      	b.n	8008258 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008242:	4909      	ldr	r1, [pc, #36]	; (8008268 <__NVIC_SetPriority+0x50>)
 8008244:	79fb      	ldrb	r3, [r7, #7]
 8008246:	f003 030f 	and.w	r3, r3, #15
 800824a:	3b04      	subs	r3, #4
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	b2d2      	uxtb	r2, r2
 8008250:	0092      	lsls	r2, r2, #2
 8008252:	b2d2      	uxtb	r2, r2
 8008254:	440b      	add	r3, r1
 8008256:	761a      	strb	r2, [r3, #24]
  }
}
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	e000e100 	.word	0xe000e100
 8008268:	e000ed00 	.word	0xe000ed00

0800826c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800826c:	b480      	push	{r7}
 800826e:	b089      	sub	sp, #36	; 0x24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f003 0307 	and.w	r3, r3, #7
 800827e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	f1c3 0307 	rsb	r3, r3, #7
 8008286:	2b06      	cmp	r3, #6
 8008288:	bf28      	it	cs
 800828a:	2306      	movcs	r3, #6
 800828c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	3306      	adds	r3, #6
 8008292:	2b06      	cmp	r3, #6
 8008294:	d902      	bls.n	800829c <NVIC_EncodePriority+0x30>
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	3b01      	subs	r3, #1
 800829a:	e000      	b.n	800829e <NVIC_EncodePriority+0x32>
 800829c:	2300      	movs	r3, #0
 800829e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	2201      	movs	r2, #1
 80082a4:	fa02 f303 	lsl.w	r3, r2, r3
 80082a8:	1e5a      	subs	r2, r3, #1
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	401a      	ands	r2, r3
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2101      	movs	r1, #1
 80082b6:	fa01 f303 	lsl.w	r3, r1, r3
 80082ba:	1e59      	subs	r1, r3, #1
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80082c0:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3724      	adds	r7, #36	; 0x24
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop

080082d0 <GLOBAL_DMA_Init>:
  return version;
}

/* GLOBAL_DMA initialization function */
GLOBAL_DMA_STATUS_t GLOBAL_DMA_Init(GLOBAL_DMA_t *const obj)
{
 80082d0:	b590      	push	{r4, r7, lr}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DMA_GLOBAL_Init: NULL DMA_GLOBAL_t object", (obj != NULL));

  if (obj->initialized == false)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	7a1b      	ldrb	r3, [r3, #8]
 80082dc:	f083 0301 	eor.w	r3, r3, #1
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d024      	beq.n	8008330 <GLOBAL_DMA_Init+0x60>
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7fb fa0a 	bl	8003704 <XMC_DMA_Init>

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	7a5c      	ldrb	r4, [r3, #9]
 80082f4:	f7ff ff66 	bl	80081c4 <__NVIC_GetPriorityGrouping>
 80082f8:	4601      	mov	r1, r0
                                                        obj->config->priority,
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	781b      	ldrb	r3, [r3, #0]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8008300:	461a      	mov	r2, r3
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	785b      	ldrb	r3, [r3, #1]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8008308:	4608      	mov	r0, r1
 800830a:	4611      	mov	r1, r2
 800830c:	461a      	mov	r2, r3
 800830e:	f7ff ffad 	bl	800826c <NVIC_EncodePriority>
 8008312:	4602      	mov	r2, r0
 8008314:	b263      	sxtb	r3, r4
 8008316:	4618      	mov	r0, r3
 8008318:	4611      	mov	r1, r2
 800831a:	f7ff ff7d 	bl	8008218 <__NVIC_SetPriority>
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
    NVIC_EnableIRQ(obj->irq_node);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	7a5b      	ldrb	r3, [r3, #9]
 8008322:	b25b      	sxtb	r3, r3
 8008324:	4618      	mov	r0, r3
 8008326:	f7ff ff5b 	bl	80081e0 <__NVIC_EnableIRQ>
    obj->initialized = true;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2201      	movs	r2, #1
 800832e:	721a      	strb	r2, [r3, #8]
  }

  return GLOBAL_DMA_STATUS_SUCCESS;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	bd90      	pop	{r4, r7, pc}
 800833a:	bf00      	nop

0800833c <GPDMA0_0_IRQHandler>:
  .initialized = (bool)0U, /* Is DMA initialized yet? */
  .irq_node = (IRQn_Type)105U /* Allotted DMA IRQ node */
};

void GPDMA0_0_IRQHandler(void)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	af00      	add	r7, sp, #0
  XMC_DMA_IRQHandler(XMC_DMA0);
 8008340:	4801      	ldr	r0, [pc, #4]	; (8008348 <GPDMA0_0_IRQHandler+0xc>)
 8008342:	f7fb fd59 	bl	8003df8 <XMC_DMA_IRQHandler>
}
 8008346:	bd80      	pop	{r7, pc}
 8008348:	50014000 	.word	0x50014000

0800834c <GPDMA1_0_IRQHandler>:

#ifdef XMC_DMA1
void GPDMA1_0_IRQHandler(void)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	af00      	add	r7, sp, #0
  XMC_DMA_IRQHandler(XMC_DMA1);
 8008350:	4801      	ldr	r0, [pc, #4]	; (8008358 <GPDMA1_0_IRQHandler+0xc>)
 8008352:	f7fb fd51 	bl	8003df8 <XMC_DMA_IRQHandler>
}
 8008356:	bd80      	pop	{r7, pc}
 8008358:	50018000 	.word	0x50018000

0800835c <XMC_CCU8_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU8_Init()<BR>  XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR>  XMC_CCU8_StartPrescaler()<BR>
 *  XMC_CCU8_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU8_StartPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU8_GIDLC_SPRB_Msk;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f44f 7280 	mov.w	r2, #256	; 0x100
 800836a:	60da      	str	r2, [r3, #12]
}
 800836c:	370c      	adds	r7, #12
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop

08008378 <GLOBAL_CCU8_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU8_STATUS_t GLOBAL_CCU8_Init(GLOBAL_CCU8_t* handle)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU8_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	7b5b      	ldrb	r3, [r3, #13]
 8008384:	f083 0301 	eor.w	r3, r3, #1
 8008388:	b2db      	uxtb	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00f      	beq.n	80083ae <GLOBAL_CCU8_Init+0x36>
  {
    /* Enable CCU8 module */
    XMC_CCU8_Init(handle->module_ptr,handle->mcs_action);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	689a      	ldr	r2, [r3, #8]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	7b1b      	ldrb	r3, [r3, #12]
 8008396:	4610      	mov	r0, r2
 8008398:	4619      	mov	r1, r3
 800839a:	f7fb f8c3 	bl	8003524 <XMC_CCU8_Init>
    /* Start the prescaler */
    XMC_CCU8_StartPrescaler(handle->module_ptr);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7ff ffda 	bl	800835c <XMC_CCU8_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU8_STATUS_SUCCESS);
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b083      	sub	sp, #12
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80083c6:	60da      	str	r2, [r3, #12]
}
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop

080083d4 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	7b5b      	ldrb	r3, [r3, #13]
 80083e0:	f083 0301 	eor.w	r3, r3, #1
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00f      	beq.n	800840a <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	689a      	ldr	r2, [r3, #8]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	7b1b      	ldrb	r3, [r3, #12]
 80083f2:	4610      	mov	r0, r2
 80083f4:	4619      	mov	r1, r3
 80083f6:	f7fa ffc1 	bl	800337c <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	4618      	mov	r0, r3
 8008400:	f7ff ffda 	bl	80083b8 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3708      	adds	r7, #8
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <GLOBAL_CAN_Init>:
  return (version);
}

/*  Function to initialize the CAN Peripheral module clock.  */
GLOBAL_CAN_STATUS_t GLOBAL_CAN_Init(GLOBAL_CAN_t *handle)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b084      	sub	sp, #16
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  GLOBAL_CAN_STATUS_t status = GLOBAL_CAN_STATUS_SUCCESS;
 800841c:	2300      	movs	r3, #0
 800841e:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("GLOBAL_CAN_Init: handle null", handle != NULL);

  if (handle->init_status != true)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	7a5b      	ldrb	r3, [r3, #9]
 8008424:	f083 0301 	eor.w	r3, r3, #1
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00f      	beq.n	800844e <GLOBAL_CAN_Init+0x3a>
  {
#if defined(MULTICAN_PLUS)
    XMC_CAN_InitEx(handle->canglobal_ptr, (XMC_CAN_CANCLKSRC_t)handle->can_clock_src, handle->can_frequency);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6859      	ldr	r1, [r3, #4]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	7a1a      	ldrb	r2, [r3, #8]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4608      	mov	r0, r1
 800843c:	4611      	mov	r1, r2
 800843e:	461a      	mov	r2, r3
 8008440:	f7fa fcf0 	bl	8002e24 <XMC_CAN_InitEx>
#else
    XMC_CAN_InitEx(handle->canglobal_ptr, XMC_CAN_CANCLKSRC_FPERI, handle->can_frequency);
#endif
    handle->init_status = true;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	725a      	strb	r2, [r3, #9]
    status = GLOBAL_CAN_STATUS_SUCCESS;
 800844a:	2300      	movs	r3, #0
 800844c:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 800844e:	7bfb      	ldrb	r3, [r7, #15]

}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <FATFS_Init>:

/*
 * API to initialize the FATFS APP
 */
FATFS_STATUS_t FATFS_Init(FATFS_t *const handle)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("FATFS_Init:HandlePtr NULL", (handle != NULL));
  FATFS_STATUS_t status = FATFS_STATUS_SUCCESS;
 8008460:	2300      	movs	r3, #0
 8008462:	73fb      	strb	r3, [r7, #15]
  if (handle->initialized == false)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	791b      	ldrb	r3, [r3, #4]
 8008468:	f083 0301 	eor.w	r3, r3, #1
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d022      	beq.n	80084b8 <FATFS_Init+0x60>
  {
  for (int i = 0; i<FF_VOLUMES; i++)
 8008472:	2300      	movs	r3, #0
 8008474:	60bb      	str	r3, [r7, #8]
 8008476:	e00e      	b.n	8008496 <FATFS_Init+0x3e>
  {
    status |= (FATFS_STATUS_t)SDMMC_BLOCK_Init(sdmmc_block[i]);
 8008478:	4a13      	ldr	r2, [pc, #76]	; (80084c8 <FATFS_Init+0x70>)
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008480:	4618      	mov	r0, r3
 8008482:	f7fe fff7 	bl	8007474 <SDMMC_BLOCK_Init>
 8008486:	4603      	mov	r3, r0
 8008488:	461a      	mov	r2, r3
 800848a:	7bfb      	ldrb	r3, [r7, #15]
 800848c:	4313      	orrs	r3, r2
 800848e:	73fb      	strb	r3, [r7, #15]
{
  XMC_ASSERT("FATFS_Init:HandlePtr NULL", (handle != NULL));
  FATFS_STATUS_t status = FATFS_STATUS_SUCCESS;
  if (handle->initialized == false)
  {
  for (int i = 0; i<FF_VOLUMES; i++)
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	3301      	adds	r3, #1
 8008494:	60bb      	str	r3, [r7, #8]
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0ed      	beq.n	8008478 <FATFS_Init+0x20>
#if (FATFS_STANDARDLIBRARY == 1U)
  SLTHA_Init();
#endif

#if (FF_FS_NORTC == 0U)
  if (status == FATFS_STATUS_SUCCESS)
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d106      	bne.n	80084b0 <FATFS_Init+0x58>
  {
    status = (FATFS_STATUS_t)RTC_Init(handle->rtc_handle);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7ff f832 	bl	8007510 <RTC_Init>
 80084ac:	4603      	mov	r3, r0
 80084ae:	73fb      	strb	r3, [r7, #15]
  }
#endif
    handle->initialized = true;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	711a      	strb	r2, [r3, #4]
 80084b6:	e001      	b.n	80084bc <FATFS_Init+0x64>
  }
  else
  {
    status = FATFS_STATUS_FAILURE;
 80084b8:	2301      	movs	r3, #1
 80084ba:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	08013164 	.word	0x08013164

080084cc <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6819      	ldr	r1, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	7c1a      	ldrb	r2, [r3, #16]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	3304      	adds	r3, #4
 80084e0:	4608      	mov	r0, r1
 80084e2:	4611      	mov	r1, r2
 80084e4:	461a      	mov	r2, r3
 80084e6:	f7f9 fcb3 	bl	8001e50 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6819      	ldr	r1, [r3, #0]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	7c1a      	ldrb	r2, [r3, #16]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	7c5b      	ldrb	r3, [r3, #17]
 80084f6:	4608      	mov	r0, r1
 80084f8:	4611      	mov	r1, r2
 80084fa:	461a      	mov	r2, r3
 80084fc:	f7fb fdcc 	bl	8004098 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	3708      	adds	r7, #8
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop

0800850c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f003 0307 	and.w	r3, r3, #7
 800851a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800851c:	4b0c      	ldr	r3, [pc, #48]	; (8008550 <__NVIC_SetPriorityGrouping+0x44>)
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008528:	4013      	ands	r3, r2
 800852a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8008534:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800853c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 800853e:	4a04      	ldr	r2, [pc, #16]	; (8008550 <__NVIC_SetPriorityGrouping+0x44>)
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	60d3      	str	r3, [r2, #12]
}
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	e000ed00 	.word	0xe000ed00

08008554 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b082      	sub	sp, #8
 8008558:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 800855a:	2001      	movs	r0, #1
 800855c:	f7ff ffd6 	bl	800850c <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008560:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8008562:	4b21      	ldr	r3, [pc, #132]	; (80085e8 <SystemCoreSetup+0x94>)
 8008564:	4a21      	ldr	r2, [pc, #132]	; (80085ec <SystemCoreSetup+0x98>)
 8008566:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008568:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800856c:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800856e:	4a1e      	ldr	r2, [pc, #120]	; (80085e8 <SystemCoreSetup+0x94>)
 8008570:	4b1d      	ldr	r3, [pc, #116]	; (80085e8 <SystemCoreSetup+0x94>)
 8008572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008576:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800857a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 800857e:	4b1c      	ldr	r3, [pc, #112]	; (80085f0 <SystemCoreSetup+0x9c>)
 8008580:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008584:	3314      	adds	r3, #20
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f023 030f 	bic.w	r3, r3, #15
 8008590:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f043 0304 	orr.w	r3, r3, #4
 8008598:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 800859a:	4b15      	ldr	r3, [pc, #84]	; (80085f0 <SystemCoreSetup+0x9c>)
 800859c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085a0:	3314      	adds	r3, #20
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 80085a6:	4a10      	ldr	r2, [pc, #64]	; (80085e8 <SystemCoreSetup+0x94>)
 80085a8:	4b0f      	ldr	r3, [pc, #60]	; (80085e8 <SystemCoreSetup+0x94>)
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	f023 0310 	bic.w	r3, r3, #16
 80085b0:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80085b2:	4a0d      	ldr	r2, [pc, #52]	; (80085e8 <SystemCoreSetup+0x94>)
 80085b4:	4b0c      	ldr	r3, [pc, #48]	; (80085e8 <SystemCoreSetup+0x94>)
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	f023 0308 	bic.w	r3, r3, #8
 80085bc:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80085be:	4a0a      	ldr	r2, [pc, #40]	; (80085e8 <SystemCoreSetup+0x94>)
 80085c0:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <SystemCoreSetup+0x94>)
 80085c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085c8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80085ca:	4a07      	ldr	r2, [pc, #28]	; (80085e8 <SystemCoreSetup+0x94>)
 80085cc:	4b06      	ldr	r3, [pc, #24]	; (80085e8 <SystemCoreSetup+0x94>)
 80085ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80085d4:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80085d6:	4a04      	ldr	r2, [pc, #16]	; (80085e8 <SystemCoreSetup+0x94>)
 80085d8:	4b03      	ldr	r3, [pc, #12]	; (80085e8 <SystemCoreSetup+0x94>)
 80085da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80085e0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	e000ed00 	.word	0xe000ed00
 80085ec:	08000000 	.word	0x08000000
 80085f0:	58001000 	.word	0x58001000

080085f4 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 80085fc:	2300      	movs	r3, #0
 80085fe:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	701a      	strb	r2, [r3, #0]

  return (status);
 8008606:	7bfb      	ldrb	r3, [r7, #15]
}
 8008608:	4618      	mov	r0, r3
 800860a:	3714      	adds	r7, #20
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8008614:	b480      	push	{r7}
 8008616:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8008618:	4b02      	ldr	r3, [pc, #8]	; (8008624 <OSCHP_GetFrequency+0x10>)
}
 800861a:	4618      	mov	r0, r3
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr
 8008624:	00b71b00 	.word	0x00b71b00

08008628 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8008628:	b5b0      	push	{r4, r5, r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 800862e:	4b13      	ldr	r3, [pc, #76]	; (800867c <SystemCoreClockSetup+0x54>)
 8008630:	1d3c      	adds	r4, r7, #4
 8008632:	461d      	mov	r5, r3
 8008634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 800863c:	1d3b      	adds	r3, r7, #4
 800863e:	4618      	mov	r0, r3
 8008640:	f7f9 fd9a 	bl	8002178 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8008644:	2000      	movs	r0, #0
 8008646:	f7f9 fed1 	bl	80023ec <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 800864a:	2000      	movs	r0, #0
 800864c:	f7f9 fe86 	bl	800235c <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 8008650:	2004      	movs	r0, #4
 8008652:	f7f9 ff57 	bl	8002504 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8008656:	f7f9 ffe1 	bl	800261c <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 800865a:	2001      	movs	r0, #1
 800865c:	2120      	movs	r1, #32
 800865e:	f7f9 ffed 	bl	800263c <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8008662:	2000      	movs	r0, #0
 8008664:	f7f9 fe8e 	bl	8002384 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8008668:	2001      	movs	r0, #1
 800866a:	f7f9 ff73 	bl	8002554 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 800866e:	2001      	movs	r0, #1
 8008670:	f7f9 ff5c 	bl	800252c <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 8008674:	3718      	adds	r7, #24
 8008676:	46bd      	mov	sp, r7
 8008678:	bdb0      	pop	{r4, r5, r7, pc}
 800867a:	bf00      	nop
 800867c:	080136cc 	.word	0x080136cc

08008680 <XMC_CAN_NODE_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_POINTER_EVENT_t ptr_event,
    const uint32_t service_request)
{
 8008680:	b480      	push	{r7}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	460b      	mov	r3, r1
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	72fb      	strb	r3, [r7, #11]
  can_node->NIPR = (uint32_t)((can_node->NIPR) & ~(uint32_t)(CAN_NODE_NIPR_Msk << (uint32_t)ptr_event)) | (service_request << (uint32_t)ptr_event);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	689a      	ldr	r2, [r3, #8]
 8008692:	7afb      	ldrb	r3, [r7, #11]
 8008694:	2107      	movs	r1, #7
 8008696:	fa01 f303 	lsl.w	r3, r1, r3
 800869a:	43db      	mvns	r3, r3
 800869c:	401a      	ands	r2, r3
 800869e:	7afb      	ldrb	r3, [r7, #11]
 80086a0:	6879      	ldr	r1, [r7, #4]
 80086a2:	fa01 f303 	lsl.w	r3, r1, r3
 80086a6:	431a      	orrs	r2, r3
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	609a      	str	r2, [r3, #8]
}
 80086ac:	3714      	adds	r7, #20
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop

080086b8 <XMC_CAN_NODE_SetReceiveInput>:
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b083      	sub	sp, #12
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	70fb      	strb	r3, [r7, #3]
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	f023 0207 	bic.w	r2, r3, #7
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
 80086cc:	78fb      	ldrb	r3, [r7, #3]
 80086ce:	f003 0307 	and.w	r3, r3, #7
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
 80086d2:	431a      	orrs	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	60da      	str	r2, [r3, #12]
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
}
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop

080086e4 <XMC_CAN_NODE_EnableLoopBack>:
 *  NPCRx can be written only if bit NCRx.CCE is set.
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  can_node->NPCR |= (uint32_t)CAN_NODE_NPCR_LBM_Msk;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	60da      	str	r2, [r3, #12]
}
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop

08008704 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	601a      	str	r2, [r3, #0]
}
 8008718:	370c      	adds	r7, #12
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop

08008724 <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	601a      	str	r2, [r3, #0]
}
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop

08008744 <XMC_CAN_NODE_SetInitBit>:
 * XMC_CAN_NODE_ResetInitBit()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_INIT_Msk;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f043 0201 	orr.w	r2, r3, #1
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	601a      	str	r2, [r3, #0]
}
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop

08008764 <XMC_CAN_NODE_ResetInitBit>:
 * \par<b>Related API's:</b><br>
 * XMC_CAN_NODE_SetInitBit()
 *
 */
__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_INIT_Msk;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f023 0201 	bic.w	r2, r3, #1
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	601a      	str	r2, [r3, #0]
}
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop

08008784 <XMC_CAN_NODE_ReSetAnalyzerMode>:
 * XMC_CAN_NODE_SetAnalyzerMode()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CALM_Msk;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	601a      	str	r2, [r3, #0]
}
 8008798:	370c      	adds	r7, #12
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop

080087a4 <XMC_CAN_MO_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	460b      	mov	r3, r1
 80087ae:	607a      	str	r2, [r7, #4]
 80087b0:	72fb      	strb	r3, [r7, #11]
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	6812      	ldr	r2, [r2, #0]
 80087ba:	6891      	ldr	r1, [r2, #8]
 80087bc:	7afa      	ldrb	r2, [r7, #11]
 80087be:	2007      	movs	r0, #7
 80087c0:	fa00 f202 	lsl.w	r2, r0, r2
 80087c4:	43d2      	mvns	r2, r2
 80087c6:	4011      	ands	r1, r2
                              (service_request << (uint32_t)can_mo_ptr_int);
 80087c8:	7afa      	ldrb	r2, [r7, #11]
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	fa00 f202 	lsl.w	r2, r0, r2

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
 80087d0:	430a      	orrs	r2, r1
 80087d2:	609a      	str	r2, [r3, #8]
                              (service_request << (uint32_t)can_mo_ptr_int);
}
 80087d4:	3714      	adds	r7, #20
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr
 80087de:	bf00      	nop

080087e0 <XMC_CAN_MO_GetStatus>:
 * None
 *
 */

__STATIC_INLINE uint32_t XMC_CAN_MO_GetStatus(const XMC_CAN_MO_t *const can_mo)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  return ((can_mo->can_mo_ptr->MOSTAT));
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	69db      	ldr	r3, [r3, #28]
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	370c      	adds	r7, #12
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop

080087fc <XMC_CAN_MO_EnableEvent>:
 *
 */

__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,
    const uint32_t event)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOFCR |= event;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	6812      	ldr	r2, [r2, #0]
 800880e:	6811      	ldr	r1, [r2, #0]
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	601a      	str	r2, [r3, #0]
}
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <CAN_NODE_MO_EnableTxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4618      	mov	r0, r3
 800882e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8008832:	f7ff ffe3 	bl	80087fc <XMC_CAN_MO_EnableEvent>
}
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <CAN_NODE_MO_EnableRxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4618      	mov	r0, r3
 800884a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800884e:	f7ff ffd5 	bl	80087fc <XMC_CAN_MO_EnableEvent>
}
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <CAN_NODE_SetNodeEvents>:
  * @param  handle is a pointer pointing to APP data structure.
  * @return None
  */

static void CAN_NODE_SetNodeEvents(const CAN_NODE_t *handle)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  uint32_t lnode_event = 0U;
 8008860:	2300      	movs	r3, #0
 8008862:	60fb      	str	r3, [r7, #12]

  XMC_ASSERT("CAN_NODE_lInit: handle null", handle != NULL);

  CAN_NODE_SetNodePointer(handle); /* set node service pointer */
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f831 	bl	80088cc <CAN_NODE_SetNodePointer>

  if (handle->txok_event_enable == true)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8008870:	2b00      	cmp	r3, #0
 8008872:	d003      	beq.n	800887c <CAN_NODE_SetNodeEvents+0x24>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_TX_INT;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f043 0302 	orr.w	r3, r3, #2
 800887a:	60fb      	str	r3, [r7, #12]
  }
  if (handle->lec_event_enable == true)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d003      	beq.n	800888e <CAN_NODE_SetNodeEvents+0x36>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_LEC;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f043 0304 	orr.w	r3, r3, #4
 800888c:	60fb      	str	r3, [r7, #12]
  }
  if (handle->alert_event_enable == true)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8008894:	2b00      	cmp	r3, #0
 8008896:	d003      	beq.n	80088a0 <CAN_NODE_SetNodeEvents+0x48>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_ALERT;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f043 0308 	orr.w	r3, r3, #8
 800889e:	60fb      	str	r3, [r7, #12]
  }
  XMC_CAN_NODE_EnableEvent(handle->node_ptr, (XMC_CAN_NODE_EVENT_t)lnode_event);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	4618      	mov	r0, r3
 80088a6:	68f9      	ldr	r1, [r7, #12]
 80088a8:	f7fa fcce 	bl	8003248 <XMC_CAN_NODE_EnableEvent>

  if (handle->framecount_event_enable == true)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f893 30a6 	ldrb.w	r3, [r3, #166]	; 0xa6
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d006      	beq.n	80088c4 <CAN_NODE_SetNodeEvents+0x6c>
  {
    XMC_CAN_NODE_EnableEvent(handle->node_ptr, XMC_CAN_NODE_EVENT_CFCIE);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	4618      	mov	r0, r3
 80088bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80088c0:	f7fa fcc2 	bl	8003248 <XMC_CAN_NODE_EnableEvent>
  }

}
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop

080088cc <CAN_NODE_SetNodePointer>:
  * @brief  Function to set the Node event pointer
  *
  */

static void CAN_NODE_SetNodePointer(const CAN_NODE_t *handle)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	685a      	ldr	r2, [r3, #4]
                                                        handle->node_sr_ptr->alert_event_sr);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088de:	781b      	ldrb	r3, [r3, #0]
{

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
 80088e0:	4610      	mov	r0, r2
 80088e2:	2100      	movs	r1, #0
 80088e4:	461a      	mov	r2, r3
 80088e6:	f7ff fecb 	bl	8008680 <XMC_CAN_NODE_SetEventNodePointer>
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	685a      	ldr	r2, [r3, #4]
                                                         handle->node_sr_ptr->lec_event_sr);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088f4:	785b      	ldrb	r3, [r3, #1]

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
 80088f6:	4610      	mov	r0, r2
 80088f8:	2104      	movs	r1, #4
 80088fa:	461a      	mov	r2, r3
 80088fc:	f7ff fec0 	bl	8008680 <XMC_CAN_NODE_SetEventNodePointer>
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685a      	ldr	r2, [r3, #4]
                                                               handle->node_sr_ptr->txok_event_sr);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800890a:	789b      	ldrb	r3, [r3, #2]
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
 800890c:	4610      	mov	r0, r2
 800890e:	2108      	movs	r1, #8
 8008910:	461a      	mov	r2, r3
 8008912:	f7ff feb5 	bl	8008680 <XMC_CAN_NODE_SetEventNodePointer>
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685a      	ldr	r2, [r3, #4]
                                                             handle->node_sr_ptr->framecount_event_sr);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008920:	78db      	ldrb	r3, [r3, #3]
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
 8008922:	4610      	mov	r0, r2
 8008924:	210c      	movs	r1, #12
 8008926:	461a      	mov	r2, r3
 8008928:	f7ff feaa 	bl	8008680 <XMC_CAN_NODE_SetEventNodePointer>
                                                             handle->node_sr_ptr->framecount_event_sr);

}
 800892c:	3708      	adds	r7, #8
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop

08008934 <CAN_NODE_MO_Init>:
  XMC_CAN_NODE_NominalBitTimeConfigure(can_node, can_bit_time);
}

/*  Function to initialize the CAN MO based on UI configuration. */
void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_Init: lmo_ptr null", lmo_ptr != NULL);

  XMC_CAN_MO_Config(lmo_ptr->mo_ptr);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4618      	mov	r0, r3
 8008942:	f7fa faaf 	bl	8002ea4 <XMC_CAN_MO_Config>

  if (lmo_ptr->tx_event_enable == true)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	79db      	ldrb	r3, [r3, #7]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d00b      	beq.n	8008966 <CAN_NODE_MO_Init+0x32>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_TRANSMIT, lmo_ptr->tx_sr);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	795b      	ldrb	r3, [r3, #5]
 8008956:	4610      	mov	r0, r2
 8008958:	2104      	movs	r1, #4
 800895a:	461a      	mov	r2, r3
 800895c:	f7ff ff22 	bl	80087a4 <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableTxEvent(lmo_ptr);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7ff ff5d 	bl	8008820 <CAN_NODE_MO_EnableTxEvent>
  }
  if (lmo_ptr->rx_event_enable == true)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	7a1b      	ldrb	r3, [r3, #8]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00b      	beq.n	8008986 <CAN_NODE_MO_Init+0x52>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_RECEIVE, lmo_ptr->rx_sr);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	799b      	ldrb	r3, [r3, #6]
 8008976:	4610      	mov	r0, r2
 8008978:	2100      	movs	r1, #0
 800897a:	461a      	mov	r2, r3
 800897c:	f7ff ff12 	bl	80087a4 <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableRxEvent(lmo_ptr);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f7ff ff5b 	bl	800883c <CAN_NODE_MO_EnableRxEvent>
  }

}
 8008986:	3708      	adds	r7, #8
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <CAN_NODE_MO_Transmit>:

/* Function to transmit the can MO frame.  */
CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 8008994:	2300      	movs	r3, #0
 8008996:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("CAN_NODE_MO_Transmit: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Transmit(lmo_ptr->mo_ptr);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f7fa fb55 	bl	800304c <XMC_CAN_MO_Transmit>
 80089a2:	4603      	mov	r3, r0
 80089a4:	73fb      	strb	r3, [r7, #15]
  return (status);
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <CAN_NODE_MO_Receive>:

/* Function to read the received CAN message from the selected message object. */
CAN_NODE_STATUS_t CAN_NODE_MO_Receive( CAN_NODE_LMO_t *lmo_ptr)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 80089b8:	2300      	movs	r3, #0
 80089ba:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("CAN_NODE_MO_Receive: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Receive(lmo_ptr->mo_ptr);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4618      	mov	r0, r3
 80089c2:	f7fa fb71 	bl	80030a8 <XMC_CAN_MO_Receive>
 80089c6:	4603      	mov	r3, r0
 80089c8:	73fb      	strb	r3, [r7, #15]
  return (status);
 80089ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3710      	adds	r7, #16
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <CAN_NODE_MO_UpdateData>:
  return (status);
}

/* Function to updates the data for the CAN Message Object. */
CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 80089de:	2300      	movs	r3, #0
 80089e0:	73fb      	strb	r3, [r7, #15]
  uint32_t *data_pointer = (uint32_t*) array_data;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  lmo_ptr->mo_ptr->can_data[0U] = *data_pointer;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	6812      	ldr	r2, [r2, #0]
 80089ee:	611a      	str	r2, [r3, #16]
  lmo_ptr->mo_ptr->can_data[1U] = *(data_pointer + 1U);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	6852      	ldr	r2, [r2, #4]
 80089f8:	615a      	str	r2, [r3, #20]

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_UpdateData(lmo_ptr->mo_ptr);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4618      	mov	r0, r3
 8008a00:	f7fa faec 	bl	8002fdc <XMC_CAN_MO_UpdateData>
 8008a04:	4603      	mov	r3, r0
 8008a06:	73fb      	strb	r3, [r7, #15]
  return (status);
 8008a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop

08008a14 <CAN_NODE_MO_GetStatus>:

/*  Function to reads the status of the CAN Message Object.  */
uint32_t CAN_NODE_MO_GetStatus(const CAN_NODE_LMO_t *lmo_ptr)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  uint32_t status;

  XMC_ASSERT("CAN_NODE_MO_GetStatus: lmo_ptr null", lmo_ptr != NULL);

  status = XMC_CAN_MO_GetStatus(lmo_ptr->mo_ptr);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7ff fedd 	bl	80087e0 <XMC_CAN_MO_GetStatus>
 8008a26:	60f8      	str	r0, [r7, #12]

  return (status);
 8008a28:	68fb      	ldr	r3, [r7, #12]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop

08008a34 <CAN_NODE_Init>:
/*  Function to initialize the CAN node by configuring the baud rate, can bus type (External or internal)
 *  and message objects.
 */

CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t* handle)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b086      	sub	sp, #24
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	75fb      	strb	r3, [r7, #23]
  uint32_t loop_count;
  const CAN_NODE_LMO_t *lmo_ptr;

  XMC_ASSERT("CAN_NODE_Init: handle null", handle != NULL);

  const CAN_NODE_GPIO_t *const lgpio_ptr = handle->gpio_out;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Initialize the GLOBAL_CAN APP */
  status  = (CAN_NODE_STATUS_t)GLOBAL_CAN_Init(handle->global_ptr);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7ff fce1 	bl	8008414 <GLOBAL_CAN_Init>
 8008a52:	4603      	mov	r3, r0
 8008a54:	75fb      	strb	r3, [r7, #23]

  if (status == CAN_NODE_STATUS_SUCCESS)
 8008a56:	7dfb      	ldrb	r3, [r7, #23]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f040 8087 	bne.w	8008b6c <CAN_NODE_Init+0x138>
  {
    /* Initialize the GUI configured values for baud rate to NBTR Reg */
    if (XMC_CAN_NODE_NominalBitTimeConfigureEx(handle->node_ptr, handle->baudrate_config) == XMC_CAN_STATUS_SUCCESS)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	685a      	ldr	r2, [r3, #4]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	4610      	mov	r0, r2
 8008a68:	4619      	mov	r1, r3
 8008a6a:	f7fa f8b5 	bl	8002bd8 <XMC_CAN_NODE_NominalBitTimeConfigureEx>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d178      	bne.n	8008b66 <CAN_NODE_Init+0x132>
    {
      /* set CCE and INIT bit NCR for node configuration */

      XMC_CAN_NODE_EnableConfigurationChange(handle->node_ptr);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7ff fe43 	bl	8008704 <XMC_CAN_NODE_EnableConfigurationChange>
      XMC_CAN_NODE_SetInitBit(handle->node_ptr);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff fe5e 	bl	8008744 <XMC_CAN_NODE_SetInitBit>
      XMC_CAN_NODE_ReSetAnalyzerMode(handle->node_ptr);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff fe79 	bl	8008784 <XMC_CAN_NODE_ReSetAnalyzerMode>

      if (handle->loopback_enable == true) /* Loop back mode enabled */
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f893 30a7 	ldrb.w	r3, [r3, #167]	; 0xa7
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d005      	beq.n	8008aa8 <CAN_NODE_Init+0x74>
      {
        XMC_CAN_NODE_EnableLoopBack(handle->node_ptr);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	f7ff fe1f 	bl	80086e4 <XMC_CAN_NODE_EnableLoopBack>
 8008aa6:	e018      	b.n	8008ada <CAN_NODE_Init+0xa6>
      }
      else
      {
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008aae:	6819      	ldr	r1, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008ab6:	791a      	ldrb	r2, [r3, #4]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008abe:	4608      	mov	r0, r1
 8008ac0:	4611      	mov	r1, r2
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f7f9 f9c4 	bl	8001e50 <XMC_GPIO_Init>
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	685a      	ldr	r2, [r3, #4]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	f7ff fdef 	bl	80086b8 <XMC_CAN_NODE_SetReceiveInput>
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7ff febc 	bl	8008858 <CAN_NODE_SetNodeEvents>

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	613b      	str	r3, [r7, #16]
 8008ae4:	e019      	b.n	8008b1a <CAN_NODE_Init+0xe6>
      {
        lmo_ptr = handle->lmobj_ptr[loop_count];
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	3302      	adds	r3, #2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	4413      	add	r3, r2
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	60bb      	str	r3, [r7, #8]
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	6859      	ldr	r1, [r3, #4]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	791b      	ldrb	r3, [r3, #4]
 8008b04:	4608      	mov	r0, r1
 8008b06:	4611      	mov	r1, r2
 8008b08:	461a      	mov	r2, r3
 8008b0a:	f7fa f90d 	bl	8002d28 <XMC_CAN_AllocateMOtoNodeList>
        CAN_NODE_MO_Init(lmo_ptr);
 8008b0e:	68b8      	ldr	r0, [r7, #8]
 8008b10:	f7ff ff10 	bl	8008934 <CAN_NODE_MO_Init>
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	3301      	adds	r3, #1
 8008b18:	613b      	str	r3, [r7, #16]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8008b20:	461a      	mov	r2, r3
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d8de      	bhi.n	8008ae6 <CAN_NODE_Init+0xb2>
        lmo_ptr = handle->lmobj_ptr[loop_count];
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
        CAN_NODE_MO_Init(lmo_ptr);
      }
      /* reset CCE and INIT bit NCR for node configuration */
      XMC_CAN_NODE_DisableConfigurationChange(handle->node_ptr);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff fdf9 	bl	8008724 <XMC_CAN_NODE_DisableConfigurationChange>
      XMC_CAN_NODE_ResetInitBit(handle->node_ptr);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7ff fe14 	bl	8008764 <XMC_CAN_NODE_ResetInitBit>
      if (handle->loopback_enable == false)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f893 30a7 	ldrb.w	r3, [r3, #167]	; 0xa7
 8008b42:	f083 0301 	eor.w	r3, r3, #1
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d011      	beq.n	8008b70 <CAN_NODE_Init+0x13c>
      {
        /* CAN transmit pin configuration */
        XMC_GPIO_Init(lgpio_ptr->port, lgpio_ptr->pin, handle->gpio_out_config);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6819      	ldr	r1, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	791a      	ldrb	r2, [r3, #4]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008b5a:	4608      	mov	r0, r1
 8008b5c:	4611      	mov	r1, r2
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f7f9 f976 	bl	8001e50 <XMC_GPIO_Init>
 8008b64:	e004      	b.n	8008b70 <CAN_NODE_Init+0x13c>
      }
    }
    else
    {
      status = CAN_NODE_STATUS_FAILURE;
 8008b66:	2301      	movs	r3, #1
 8008b68:	75fb      	strb	r3, [r7, #23]
 8008b6a:	e001      	b.n	8008b70 <CAN_NODE_Init+0x13c>
    }
  }
  else
  {
    status = CAN_NODE_STATUS_FAILURE;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	75fb      	strb	r3, [r7, #23]
  }

  return (status);
 8008b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop

08008b7c <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8008b82:	2300      	movs	r3, #0
 8008b84:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8008b86:	48b7      	ldr	r0, [pc, #732]	; (8008e64 <DAVE_Init+0x2e8>)
 8008b88:	f7ff fd34 	bl	80085f4 <CLOCK_XMC4_Init>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8008b90:	79fb      	ldrb	r3, [r7, #7]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d104      	bne.n	8008ba0 <DAVE_Init+0x24>
  {
	 /**  Initialization of DIGITAL_IO APP instance DC_DC_EN_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DC_DC_EN_OUT_D); 
 8008b96:	48b4      	ldr	r0, [pc, #720]	; (8008e68 <DAVE_Init+0x2ec>)
 8008b98:	f7ff fc98 	bl	80084cc <DIGITAL_IO_Init>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008ba0:	79fb      	ldrb	r3, [r7, #7]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d104      	bne.n	8008bb0 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance VACUUM_PUMP_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VACUUM_PUMP_OUT_D); 
 8008ba6:	48b1      	ldr	r0, [pc, #708]	; (8008e6c <DAVE_Init+0x2f0>)
 8008ba8:	f7ff fc90 	bl	80084cc <DIGITAL_IO_Init>
 8008bac:	4603      	mov	r3, r0
 8008bae:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008bb0:	79fb      	ldrb	r3, [r7, #7]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d104      	bne.n	8008bc0 <DAVE_Init+0x44>
  {
	 /**  Initialization of DIGITAL_IO APP instance HEADLAMPS_ADJ_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&HEADLAMPS_ADJ_PWR_OUT_D); 
 8008bb6:	48ae      	ldr	r0, [pc, #696]	; (8008e70 <DAVE_Init+0x2f4>)
 8008bb8:	f7ff fc88 	bl	80084cc <DIGITAL_IO_Init>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008bc0:	79fb      	ldrb	r3, [r7, #7]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d104      	bne.n	8008bd0 <DAVE_Init+0x54>
  {
	 /**  Initialization of DIGITAL_IO APP instance AC_RADIATOR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&AC_RADIATOR_OUT_D); 
 8008bc6:	48ab      	ldr	r0, [pc, #684]	; (8008e74 <DAVE_Init+0x2f8>)
 8008bc8:	f7ff fc80 	bl	80084cc <DIGITAL_IO_Init>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008bd0:	79fb      	ldrb	r3, [r7, #7]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d104      	bne.n	8008be0 <DAVE_Init+0x64>
  {
	 /**  Initialization of DIGITAL_IO APP instance INSTRUMENT_CON_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&INSTRUMENT_CON_PWR_OUT_D); 
 8008bd6:	48a8      	ldr	r0, [pc, #672]	; (8008e78 <DAVE_Init+0x2fc>)
 8008bd8:	f7ff fc78 	bl	80084cc <DIGITAL_IO_Init>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008be0:	79fb      	ldrb	r3, [r7, #7]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d104      	bne.n	8008bf0 <DAVE_Init+0x74>
  {
	 /**  Initialization of DIGITAL_IO APP instance ACCEL_CS_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ACCEL_CS_OUT); 
 8008be6:	48a5      	ldr	r0, [pc, #660]	; (8008e7c <DAVE_Init+0x300>)
 8008be8:	f7ff fc70 	bl	80084cc <DIGITAL_IO_Init>
 8008bec:	4603      	mov	r3, r0
 8008bee:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008bf0:	79fb      	ldrb	r3, [r7, #7]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d104      	bne.n	8008c00 <DAVE_Init+0x84>
  {
	 /**  Initialization of DIGITAL_IO APP instance ELECT_HANDBRAKE_EN_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ELECT_HANDBRAKE_EN_OUT_D); 
 8008bf6:	48a2      	ldr	r0, [pc, #648]	; (8008e80 <DAVE_Init+0x304>)
 8008bf8:	f7ff fc68 	bl	80084cc <DIGITAL_IO_Init>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c00:	79fb      	ldrb	r3, [r7, #7]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d104      	bne.n	8008c10 <DAVE_Init+0x94>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_CONTACTOR_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_CONTACTOR_RELAY_OUT_D); 
 8008c06:	489f      	ldr	r0, [pc, #636]	; (8008e84 <DAVE_Init+0x308>)
 8008c08:	f7ff fc60 	bl	80084cc <DIGITAL_IO_Init>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c10:	79fb      	ldrb	r3, [r7, #7]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d104      	bne.n	8008c20 <DAVE_Init+0xa4>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_PARK_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_PARK_RELAY_OUT_D); 
 8008c16:	489c      	ldr	r0, [pc, #624]	; (8008e88 <DAVE_Init+0x30c>)
 8008c18:	f7ff fc58 	bl	80084cc <DIGITAL_IO_Init>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c20:	79fb      	ldrb	r3, [r7, #7]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d104      	bne.n	8008c30 <DAVE_Init+0xb4>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_REV_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_REV_RELAY_OUT_D); 
 8008c26:	4899      	ldr	r0, [pc, #612]	; (8008e8c <DAVE_Init+0x310>)
 8008c28:	f7ff fc50 	bl	80084cc <DIGITAL_IO_Init>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c30:	79fb      	ldrb	r3, [r7, #7]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d104      	bne.n	8008c40 <DAVE_Init+0xc4>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_FWD_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_FWD_RELAY_OUT_D); 
 8008c36:	4896      	ldr	r0, [pc, #600]	; (8008e90 <DAVE_Init+0x314>)
 8008c38:	f7ff fc48 	bl	80084cc <DIGITAL_IO_Init>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c40:	79fb      	ldrb	r3, [r7, #7]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d104      	bne.n	8008c50 <DAVE_Init+0xd4>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_REGEN_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_REGEN_RELAY_OUT_D); 
 8008c46:	4893      	ldr	r0, [pc, #588]	; (8008e94 <DAVE_Init+0x318>)
 8008c48:	f7ff fc40 	bl	80084cc <DIGITAL_IO_Init>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c50:	79fb      	ldrb	r3, [r7, #7]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d104      	bne.n	8008c60 <DAVE_Init+0xe4>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_ELOCK_RELAY_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_ELOCK_RELAY_OUT_D); 
 8008c56:	4890      	ldr	r0, [pc, #576]	; (8008e98 <DAVE_Init+0x31c>)
 8008c58:	f7ff fc38 	bl	80084cc <DIGITAL_IO_Init>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c60:	79fb      	ldrb	r3, [r7, #7]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d104      	bne.n	8008c70 <DAVE_Init+0xf4>
  {
	 /**  Initialization of DIGITAL_IO APP instance POS_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&POS_OUT_D); 
 8008c66:	488d      	ldr	r0, [pc, #564]	; (8008e9c <DAVE_Init+0x320>)
 8008c68:	f7ff fc30 	bl	80084cc <DIGITAL_IO_Init>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c70:	79fb      	ldrb	r3, [r7, #7]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d104      	bne.n	8008c80 <DAVE_Init+0x104>
  {
	 /**  Initialization of DIGITAL_IO APP instance VCU_FAN_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VCU_FAN_PWR_OUT_D); 
 8008c76:	488a      	ldr	r0, [pc, #552]	; (8008ea0 <DAVE_Init+0x324>)
 8008c78:	f7ff fc28 	bl	80084cc <DIGITAL_IO_Init>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c80:	79fb      	ldrb	r3, [r7, #7]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d104      	bne.n	8008c90 <DAVE_Init+0x114>
  {
	 /**  Initialization of DIGITAL_IO APP instance AUX_EFUSE_1_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&AUX_EFUSE_1_OUT_D); 
 8008c86:	4887      	ldr	r0, [pc, #540]	; (8008ea4 <DAVE_Init+0x328>)
 8008c88:	f7ff fc20 	bl	80084cc <DIGITAL_IO_Init>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008c90:	79fb      	ldrb	r3, [r7, #7]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d104      	bne.n	8008ca0 <DAVE_Init+0x124>
  {
	 /**  Initialization of DIGITAL_IO APP instance WIPER_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&WIPER_PWR_OUT_D); 
 8008c96:	4884      	ldr	r0, [pc, #528]	; (8008ea8 <DAVE_Init+0x32c>)
 8008c98:	f7ff fc18 	bl	80084cc <DIGITAL_IO_Init>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008ca0:	79fb      	ldrb	r3, [r7, #7]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d104      	bne.n	8008cb0 <DAVE_Init+0x134>
  {
	 /**  Initialization of DIGITAL_IO APP instance THROTTLE_POT_CS_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&THROTTLE_POT_CS_OUT_D); 
 8008ca6:	4881      	ldr	r0, [pc, #516]	; (8008eac <DAVE_Init+0x330>)
 8008ca8:	f7ff fc10 	bl	80084cc <DIGITAL_IO_Init>
 8008cac:	4603      	mov	r3, r0
 8008cae:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008cb0:	79fb      	ldrb	r3, [r7, #7]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d104      	bne.n	8008cc0 <DAVE_Init+0x144>
  {
	 /**  Initialization of DIGITAL_IO APP instance LIGHTS_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LIGHTS_PWR_OUT_D); 
 8008cb6:	487e      	ldr	r0, [pc, #504]	; (8008eb0 <DAVE_Init+0x334>)
 8008cb8:	f7ff fc08 	bl	80084cc <DIGITAL_IO_Init>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008cc0:	79fb      	ldrb	r3, [r7, #7]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d104      	bne.n	8008cd0 <DAVE_Init+0x154>
  {
	 /**  Initialization of DIGITAL_IO APP instance INFOTAINMENT_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&INFOTAINMENT_PWR_OUT_D); 
 8008cc6:	487b      	ldr	r0, [pc, #492]	; (8008eb4 <DAVE_Init+0x338>)
 8008cc8:	f7ff fc00 	bl	80084cc <DIGITAL_IO_Init>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008cd0:	79fb      	ldrb	r3, [r7, #7]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d104      	bne.n	8008ce0 <DAVE_Init+0x164>
  {
	 /**  Initialization of DIGITAL_IO APP instance AUDIO_AMP_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&AUDIO_AMP_OUT_D); 
 8008cd6:	4878      	ldr	r0, [pc, #480]	; (8008eb8 <DAVE_Init+0x33c>)
 8008cd8:	f7ff fbf8 	bl	80084cc <DIGITAL_IO_Init>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008ce0:	79fb      	ldrb	r3, [r7, #7]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d104      	bne.n	8008cf0 <DAVE_Init+0x174>
  {
	 /**  Initialization of DIGITAL_IO APP instance VACUUM_SENSOR_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VACUUM_SENSOR_PWR_OUT_D); 
 8008ce6:	4875      	ldr	r0, [pc, #468]	; (8008ebc <DAVE_Init+0x340>)
 8008ce8:	f7ff fbf0 	bl	80084cc <DIGITAL_IO_Init>
 8008cec:	4603      	mov	r3, r0
 8008cee:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008cf0:	79fb      	ldrb	r3, [r7, #7]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d104      	bne.n	8008d00 <DAVE_Init+0x184>
  {
	 /**  Initialization of DIGITAL_IO APP instance BRAKE_LIGHT_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&BRAKE_LIGHT_OUT_D); 
 8008cf6:	4872      	ldr	r0, [pc, #456]	; (8008ec0 <DAVE_Init+0x344>)
 8008cf8:	f7ff fbe8 	bl	80084cc <DIGITAL_IO_Init>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d00:	79fb      	ldrb	r3, [r7, #7]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d104      	bne.n	8008d10 <DAVE_Init+0x194>
  {
	 /**  Initialization of DIGITAL_IO APP instance HORN_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&HORN_PWR_OUT_D); 
 8008d06:	486f      	ldr	r0, [pc, #444]	; (8008ec4 <DAVE_Init+0x348>)
 8008d08:	f7ff fbe0 	bl	80084cc <DIGITAL_IO_Init>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d10:	79fb      	ldrb	r3, [r7, #7]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d104      	bne.n	8008d20 <DAVE_Init+0x1a4>
  {
	 /**  Initialization of DIGITAL_IO APP instance DOOR_LOCK_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DOOR_LOCK_OUT_D); 
 8008d16:	486c      	ldr	r0, [pc, #432]	; (8008ec8 <DAVE_Init+0x34c>)
 8008d18:	f7ff fbd8 	bl	80084cc <DIGITAL_IO_Init>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d20:	79fb      	ldrb	r3, [r7, #7]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d104      	bne.n	8008d30 <DAVE_Init+0x1b4>
  {
	 /**  Initialization of DIGITAL_IO APP instance RIGHT_INDICATOR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&RIGHT_INDICATOR_OUT_D); 
 8008d26:	4869      	ldr	r0, [pc, #420]	; (8008ecc <DAVE_Init+0x350>)
 8008d28:	f7ff fbd0 	bl	80084cc <DIGITAL_IO_Init>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d30:	79fb      	ldrb	r3, [r7, #7]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d104      	bne.n	8008d40 <DAVE_Init+0x1c4>
  {
	 /**  Initialization of DIGITAL_IO APP instance HIGH_BEAM_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&HIGH_BEAM_OUT_D); 
 8008d36:	4866      	ldr	r0, [pc, #408]	; (8008ed0 <DAVE_Init+0x354>)
 8008d38:	f7ff fbc8 	bl	80084cc <DIGITAL_IO_Init>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d40:	79fb      	ldrb	r3, [r7, #7]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d104      	bne.n	8008d50 <DAVE_Init+0x1d4>
  {
	 /**  Initialization of DIGITAL_IO APP instance LOW_BEAM_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LOW_BEAM_OUT_D); 
 8008d46:	4863      	ldr	r0, [pc, #396]	; (8008ed4 <DAVE_Init+0x358>)
 8008d48:	f7ff fbc0 	bl	80084cc <DIGITAL_IO_Init>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d50:	79fb      	ldrb	r3, [r7, #7]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d104      	bne.n	8008d60 <DAVE_Init+0x1e4>
  {
	 /**  Initialization of DIGITAL_IO APP instance REV_LIGHT_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&REV_LIGHT_OUT_D); 
 8008d56:	4860      	ldr	r0, [pc, #384]	; (8008ed8 <DAVE_Init+0x35c>)
 8008d58:	f7ff fbb8 	bl	80084cc <DIGITAL_IO_Init>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d60:	79fb      	ldrb	r3, [r7, #7]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d104      	bne.n	8008d70 <DAVE_Init+0x1f4>
  {
	 /**  Initialization of DIGITAL_IO APP instance ELEC_HANDBRAKE_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ELEC_HANDBRAKE_IN_D); 
 8008d66:	485d      	ldr	r0, [pc, #372]	; (8008edc <DAVE_Init+0x360>)
 8008d68:	f7ff fbb0 	bl	80084cc <DIGITAL_IO_Init>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d70:	79fb      	ldrb	r3, [r7, #7]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d104      	bne.n	8008d80 <DAVE_Init+0x204>
  {
	 /**  Initialization of DIGITAL_IO APP instance AUX_ANALOG1_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&AUX_ANALOG1_IN_D); 
 8008d76:	485a      	ldr	r0, [pc, #360]	; (8008ee0 <DAVE_Init+0x364>)
 8008d78:	f7ff fba8 	bl	80084cc <DIGITAL_IO_Init>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d80:	79fb      	ldrb	r3, [r7, #7]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d104      	bne.n	8008d90 <DAVE_Init+0x214>
  {
	 /**  Initialization of DIGITAL_IO APP instance INT_ACCEL_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&INT_ACCEL_IN_D); 
 8008d86:	4857      	ldr	r0, [pc, #348]	; (8008ee4 <DAVE_Init+0x368>)
 8008d88:	f7ff fba0 	bl	80084cc <DIGITAL_IO_Init>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d104      	bne.n	8008da0 <DAVE_Init+0x224>
  {
	 /**  Initialization of DIGITAL_IO APP instance CIGARETTE_LIGHTER_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CIGARETTE_LIGHTER_PWR_OUT_D); 
 8008d96:	4854      	ldr	r0, [pc, #336]	; (8008ee8 <DAVE_Init+0x36c>)
 8008d98:	f7ff fb98 	bl	80084cc <DIGITAL_IO_Init>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008da0:	79fb      	ldrb	r3, [r7, #7]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d104      	bne.n	8008db0 <DAVE_Init+0x234>
  {
	 /**  Initialization of DIGITAL_IO APP instance BUZZER_EN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&BUZZER_EN_D); 
 8008da6:	4851      	ldr	r0, [pc, #324]	; (8008eec <DAVE_Init+0x370>)
 8008da8:	f7ff fb90 	bl	80084cc <DIGITAL_IO_Init>
 8008dac:	4603      	mov	r3, r0
 8008dae:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008db0:	79fb      	ldrb	r3, [r7, #7]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d104      	bne.n	8008dc0 <DAVE_Init+0x244>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_RELAY_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_RELAY_PWR_OUT_D); 
 8008db6:	484e      	ldr	r0, [pc, #312]	; (8008ef0 <DAVE_Init+0x374>)
 8008db8:	f7ff fb88 	bl	80084cc <DIGITAL_IO_Init>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008dc0:	79fb      	ldrb	r3, [r7, #7]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d104      	bne.n	8008dd0 <DAVE_Init+0x254>
  {
	 /**  Initialization of DIGITAL_IO APP instance MC_FAN_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MC_FAN_PWR_OUT_D); 
 8008dc6:	484b      	ldr	r0, [pc, #300]	; (8008ef4 <DAVE_Init+0x378>)
 8008dc8:	f7ff fb80 	bl	80084cc <DIGITAL_IO_Init>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008dd0:	79fb      	ldrb	r3, [r7, #7]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d104      	bne.n	8008de0 <DAVE_Init+0x264>
  {
	 /**  Initialization of DIGITAL_IO APP instance VEHICLE_SPEED_PWM_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VEHICLE_SPEED_PWM_OUT); 
 8008dd6:	4848      	ldr	r0, [pc, #288]	; (8008ef8 <DAVE_Init+0x37c>)
 8008dd8:	f7ff fb78 	bl	80084cc <DIGITAL_IO_Init>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008de0:	79fb      	ldrb	r3, [r7, #7]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d104      	bne.n	8008df0 <DAVE_Init+0x274>
  {
	 /**  Initialization of DIGITAL_IO APP instance VEHICLE_RPM_PWM_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VEHICLE_RPM_PWM_OUT); 
 8008de6:	4845      	ldr	r0, [pc, #276]	; (8008efc <DAVE_Init+0x380>)
 8008de8:	f7ff fb70 	bl	80084cc <DIGITAL_IO_Init>
 8008dec:	4603      	mov	r3, r0
 8008dee:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008df0:	79fb      	ldrb	r3, [r7, #7]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d104      	bne.n	8008e00 <DAVE_Init+0x284>
  {
	 /**  Initialization of DIGITAL_IO APP instance PWR_WINDOW_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&PWR_WINDOW_OUT_D); 
 8008df6:	4842      	ldr	r0, [pc, #264]	; (8008f00 <DAVE_Init+0x384>)
 8008df8:	f7ff fb68 	bl	80084cc <DIGITAL_IO_Init>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e00:	79fb      	ldrb	r3, [r7, #7]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d104      	bne.n	8008e10 <DAVE_Init+0x294>
  {
	 /**  Initialization of DIGITAL_IO APP instance PWR_STEERING_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&PWR_STEERING_OUT_D); 
 8008e06:	483f      	ldr	r0, [pc, #252]	; (8008f04 <DAVE_Init+0x388>)
 8008e08:	f7ff fb60 	bl	80084cc <DIGITAL_IO_Init>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e10:	79fb      	ldrb	r3, [r7, #7]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <DAVE_Init+0x2a4>
  {
	 /**  Initialization of DIGITAL_IO APP instance LEFT_INDICATOR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LEFT_INDICATOR_OUT_D); 
 8008e16:	483c      	ldr	r0, [pc, #240]	; (8008f08 <DAVE_Init+0x38c>)
 8008e18:	f7ff fb58 	bl	80084cc <DIGITAL_IO_Init>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e20:	79fb      	ldrb	r3, [r7, #7]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d104      	bne.n	8008e30 <DAVE_Init+0x2b4>
  {
	 /**  Initialization of DIGITAL_IO APP instance ADC3_CS_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ADC3_CS_OUT); 
 8008e26:	4839      	ldr	r0, [pc, #228]	; (8008f0c <DAVE_Init+0x390>)
 8008e28:	f7ff fb50 	bl	80084cc <DIGITAL_IO_Init>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e30:	79fb      	ldrb	r3, [r7, #7]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d104      	bne.n	8008e40 <DAVE_Init+0x2c4>
  {
	 /**  Initialization of DIGITAL_IO APP instance INPUTS_3V3_PWR_EN */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&INPUTS_3V3_PWR_EN); 
 8008e36:	4836      	ldr	r0, [pc, #216]	; (8008f10 <DAVE_Init+0x394>)
 8008e38:	f7ff fb48 	bl	80084cc <DIGITAL_IO_Init>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e40:	79fb      	ldrb	r3, [r7, #7]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d104      	bne.n	8008e50 <DAVE_Init+0x2d4>
  {
	 /**  Initialization of DIGITAL_IO APP instance COMM_3V3_PWR_EN */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&COMM_3V3_PWR_EN); 
 8008e46:	4833      	ldr	r0, [pc, #204]	; (8008f14 <DAVE_Init+0x398>)
 8008e48:	f7ff fb40 	bl	80084cc <DIGITAL_IO_Init>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008e50:	79fb      	ldrb	r3, [r7, #7]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d162      	bne.n	8008f1c <DAVE_Init+0x3a0>
  {
	 /**  Initialization of DIGITAL_IO APP instance SENSOR_3V3_PWR_EN */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&SENSOR_3V3_PWR_EN); 
 8008e56:	4830      	ldr	r0, [pc, #192]	; (8008f18 <DAVE_Init+0x39c>)
 8008e58:	f7ff fb38 	bl	80084cc <DIGITAL_IO_Init>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	71fb      	strb	r3, [r7, #7]
 8008e60:	e05c      	b.n	8008f1c <DAVE_Init+0x3a0>
 8008e62:	bf00      	nop
 8008e64:	1fff4538 	.word	0x1fff4538
 8008e68:	08013168 	.word	0x08013168
 8008e6c:	0801317c 	.word	0x0801317c
 8008e70:	08013190 	.word	0x08013190
 8008e74:	080131a4 	.word	0x080131a4
 8008e78:	080131b8 	.word	0x080131b8
 8008e7c:	080131cc 	.word	0x080131cc
 8008e80:	080131e0 	.word	0x080131e0
 8008e84:	080131f4 	.word	0x080131f4
 8008e88:	08013208 	.word	0x08013208
 8008e8c:	0801321c 	.word	0x0801321c
 8008e90:	08013230 	.word	0x08013230
 8008e94:	08013244 	.word	0x08013244
 8008e98:	08013258 	.word	0x08013258
 8008e9c:	0801326c 	.word	0x0801326c
 8008ea0:	08013280 	.word	0x08013280
 8008ea4:	08013294 	.word	0x08013294
 8008ea8:	080132a8 	.word	0x080132a8
 8008eac:	080132bc 	.word	0x080132bc
 8008eb0:	080132d0 	.word	0x080132d0
 8008eb4:	080132e4 	.word	0x080132e4
 8008eb8:	080132f8 	.word	0x080132f8
 8008ebc:	0801330c 	.word	0x0801330c
 8008ec0:	08013320 	.word	0x08013320
 8008ec4:	08013334 	.word	0x08013334
 8008ec8:	08013348 	.word	0x08013348
 8008ecc:	0801335c 	.word	0x0801335c
 8008ed0:	08013370 	.word	0x08013370
 8008ed4:	08013384 	.word	0x08013384
 8008ed8:	08013398 	.word	0x08013398
 8008edc:	080133ac 	.word	0x080133ac
 8008ee0:	080133c0 	.word	0x080133c0
 8008ee4:	080133d4 	.word	0x080133d4
 8008ee8:	080133e8 	.word	0x080133e8
 8008eec:	080133fc 	.word	0x080133fc
 8008ef0:	08013410 	.word	0x08013410
 8008ef4:	08013424 	.word	0x08013424
 8008ef8:	08013438 	.word	0x08013438
 8008efc:	0801344c 	.word	0x0801344c
 8008f00:	08013460 	.word	0x08013460
 8008f04:	08013474 	.word	0x08013474
 8008f08:	08013488 	.word	0x08013488
 8008f0c:	0801349c 	.word	0x0801349c
 8008f10:	080134b0 	.word	0x080134b0
 8008f14:	080134c4 	.word	0x080134c4
 8008f18:	080134d8 	.word	0x080134d8
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f1c:	79fb      	ldrb	r3, [r7, #7]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d104      	bne.n	8008f2c <DAVE_Init+0x3b0>
  {
	 /**  Initialization of DIGITAL_IO APP instance CABIN_LIGHT_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CABIN_LIGHT_OUT_D); 
 8008f22:	4895      	ldr	r0, [pc, #596]	; (8009178 <DAVE_Init+0x5fc>)
 8008f24:	f7ff fad2 	bl	80084cc <DIGITAL_IO_Init>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f2c:	79fb      	ldrb	r3, [r7, #7]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d104      	bne.n	8008f3c <DAVE_Init+0x3c0>
  {
	 /**  Initialization of DIGITAL_IO APP instance ADC2_CS_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ADC2_CS_OUT); 
 8008f32:	4892      	ldr	r0, [pc, #584]	; (800917c <DAVE_Init+0x600>)
 8008f34:	f7ff faca 	bl	80084cc <DIGITAL_IO_Init>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f3c:	79fb      	ldrb	r3, [r7, #7]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d104      	bne.n	8008f4c <DAVE_Init+0x3d0>
  {
	 /**  Initialization of DIGITAL_IO APP instance ADC1_CS_OUT */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ADC1_CS_OUT); 
 8008f42:	488f      	ldr	r0, [pc, #572]	; (8009180 <DAVE_Init+0x604>)
 8008f44:	f7ff fac2 	bl	80084cc <DIGITAL_IO_Init>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f4c:	79fb      	ldrb	r3, [r7, #7]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d104      	bne.n	8008f5c <DAVE_Init+0x3e0>
  {
	 /**  Initialization of DIGITAL_IO APP instance SPEED_SENSOR_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&SPEED_SENSOR_IN_D); 
 8008f52:	488c      	ldr	r0, [pc, #560]	; (8009184 <DAVE_Init+0x608>)
 8008f54:	f7ff faba 	bl	80084cc <DIGITAL_IO_Init>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f5c:	79fb      	ldrb	r3, [r7, #7]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d104      	bne.n	8008f6c <DAVE_Init+0x3f0>
  {
	 /**  Initialization of DIGITAL_IO APP instance VACUUM_SENSOR_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VACUUM_SENSOR_IN_D); 
 8008f62:	4889      	ldr	r0, [pc, #548]	; (8009188 <DAVE_Init+0x60c>)
 8008f64:	f7ff fab2 	bl	80084cc <DIGITAL_IO_Init>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f6c:	79fb      	ldrb	r3, [r7, #7]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d104      	bne.n	8008f7c <DAVE_Init+0x400>
  {
	 /**  Initialization of DIGITAL_IO APP instance BRAKE_OIL_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&BRAKE_OIL_IN_D); 
 8008f72:	4886      	ldr	r0, [pc, #536]	; (800918c <DAVE_Init+0x610>)
 8008f74:	f7ff faaa 	bl	80084cc <DIGITAL_IO_Init>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f7c:	79fb      	ldrb	r3, [r7, #7]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d104      	bne.n	8008f8c <DAVE_Init+0x410>
  {
	 /**  Initialization of DIGITAL_IO APP instance CHARGING_STARTED_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CHARGING_STARTED_IN_D); 
 8008f82:	4883      	ldr	r0, [pc, #524]	; (8009190 <DAVE_Init+0x614>)
 8008f84:	f7ff faa2 	bl	80084cc <DIGITAL_IO_Init>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f8c:	79fb      	ldrb	r3, [r7, #7]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d104      	bne.n	8008f9c <DAVE_Init+0x420>
  {
	 /**  Initialization of DIGITAL_IO APP instance CHARGER_CONNECTED_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CHARGER_CONNECTED_IN_D); 
 8008f92:	4880      	ldr	r0, [pc, #512]	; (8009194 <DAVE_Init+0x618>)
 8008f94:	f7ff fa9a 	bl	80084cc <DIGITAL_IO_Init>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d104      	bne.n	8008fac <DAVE_Init+0x430>
  {
	 /**  Initialization of DIGITAL_IO APP instance IGNI_POS2_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IGNI_POS2_IN_D); 
 8008fa2:	487d      	ldr	r0, [pc, #500]	; (8009198 <DAVE_Init+0x61c>)
 8008fa4:	f7ff fa92 	bl	80084cc <DIGITAL_IO_Init>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008fac:	79fb      	ldrb	r3, [r7, #7]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <DAVE_Init+0x440>
  {
	 /**  Initialization of DIGITAL_IO APP instance IGNI_POS1_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&IGNI_POS1_IN_D); 
 8008fb2:	487a      	ldr	r0, [pc, #488]	; (800919c <DAVE_Init+0x620>)
 8008fb4:	f7ff fa8a 	bl	80084cc <DIGITAL_IO_Init>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008fbc:	79fb      	ldrb	r3, [r7, #7]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d104      	bne.n	8008fcc <DAVE_Init+0x450>
  {
	 /**  Initialization of DIGITAL_IO APP instance ACC_PEDAL_SW_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ACC_PEDAL_SW_IN_D); 
 8008fc2:	4877      	ldr	r0, [pc, #476]	; (80091a0 <DAVE_Init+0x624>)
 8008fc4:	f7ff fa82 	bl	80084cc <DIGITAL_IO_Init>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008fcc:	79fb      	ldrb	r3, [r7, #7]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d104      	bne.n	8008fdc <DAVE_Init+0x460>
  {
	 /**  Initialization of DIGITAL_IO APP instance HANDBRAKE_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&HANDBRAKE_IN_D); 
 8008fd2:	4874      	ldr	r0, [pc, #464]	; (80091a4 <DAVE_Init+0x628>)
 8008fd4:	f7ff fa7a 	bl	80084cc <DIGITAL_IO_Init>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d104      	bne.n	8008fec <DAVE_Init+0x470>
  {
	 /**  Initialization of DIGITAL_IO APP instance BRAKE_SW_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&BRAKE_SW_IN_D); 
 8008fe2:	4871      	ldr	r0, [pc, #452]	; (80091a8 <DAVE_Init+0x62c>)
 8008fe4:	f7ff fa72 	bl	80084cc <DIGITAL_IO_Init>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008fec:	79fb      	ldrb	r3, [r7, #7]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d104      	bne.n	8008ffc <DAVE_Init+0x480>
  {
	 /**  Initialization of DIGITAL_IO APP instance DOOR_LOCK_PWR_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DOOR_LOCK_PWR_OUT_D); 
 8008ff2:	486e      	ldr	r0, [pc, #440]	; (80091ac <DAVE_Init+0x630>)
 8008ff4:	f7ff fa6a 	bl	80084cc <DIGITAL_IO_Init>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8008ffc:	79fb      	ldrb	r3, [r7, #7]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d104      	bne.n	800900c <DAVE_Init+0x490>
  {
	 /**  Initialization of DIGITAL_IO APP instance GEAR_SW1_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&GEAR_SW1_IN_D); 
 8009002:	486b      	ldr	r0, [pc, #428]	; (80091b0 <DAVE_Init+0x634>)
 8009004:	f7ff fa62 	bl	80084cc <DIGITAL_IO_Init>
 8009008:	4603      	mov	r3, r0
 800900a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800900c:	79fb      	ldrb	r3, [r7, #7]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d104      	bne.n	800901c <DAVE_Init+0x4a0>
  {
	 /**  Initialization of DIGITAL_IO APP instance GEAR_SW2_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&GEAR_SW2_IN_D); 
 8009012:	4868      	ldr	r0, [pc, #416]	; (80091b4 <DAVE_Init+0x638>)
 8009014:	f7ff fa5a 	bl	80084cc <DIGITAL_IO_Init>
 8009018:	4603      	mov	r3, r0
 800901a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800901c:	79fb      	ldrb	r3, [r7, #7]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d104      	bne.n	800902c <DAVE_Init+0x4b0>
  {
	 /**  Initialization of DIGITAL_IO APP instance GEAR_SW3_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&GEAR_SW3_IN_D); 
 8009022:	4865      	ldr	r0, [pc, #404]	; (80091b8 <DAVE_Init+0x63c>)
 8009024:	f7ff fa52 	bl	80084cc <DIGITAL_IO_Init>
 8009028:	4603      	mov	r3, r0
 800902a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d104      	bne.n	800903c <DAVE_Init+0x4c0>
  {
	 /**  Initialization of DIGITAL_IO APP instance GEAR_SW4_IN_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&GEAR_SW4_IN_D); 
 8009032:	4862      	ldr	r0, [pc, #392]	; (80091bc <DAVE_Init+0x640>)
 8009034:	f7ff fa4a 	bl	80084cc <DIGITAL_IO_Init>
 8009038:	4603      	mov	r3, r0
 800903a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800903c:	79fb      	ldrb	r3, [r7, #7]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d104      	bne.n	800904c <DAVE_Init+0x4d0>
  {
	 /**  Initialization of DIGITAL_IO APP instance DIGITAL_IO_5 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_5); 
 8009042:	485f      	ldr	r0, [pc, #380]	; (80091c0 <DAVE_Init+0x644>)
 8009044:	f7ff fa42 	bl	80084cc <DIGITAL_IO_Init>
 8009048:	4603      	mov	r3, r0
 800904a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800904c:	79fb      	ldrb	r3, [r7, #7]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d104      	bne.n	800905c <DAVE_Init+0x4e0>
  {
	 /**  Initialization of DIGITAL_IO APP instance DIGITAL_IO_6 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_6); 
 8009052:	485c      	ldr	r0, [pc, #368]	; (80091c4 <DAVE_Init+0x648>)
 8009054:	f7ff fa3a 	bl	80084cc <DIGITAL_IO_Init>
 8009058:	4603      	mov	r3, r0
 800905a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800905c:	79fb      	ldrb	r3, [r7, #7]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d104      	bne.n	800906c <DAVE_Init+0x4f0>
  {
	 /**  Initialization of I2C_MASTER APP instance I2C_MASTER_0 */
	 init_status = (DAVE_STATUS_t)I2C_MASTER_Init(&I2C_MASTER_0); 
 8009062:	4859      	ldr	r0, [pc, #356]	; (80091c8 <DAVE_Init+0x64c>)
 8009064:	f7fe fd26 	bl	8007ab4 <I2C_MASTER_Init>
 8009068:	4603      	mov	r3, r0
 800906a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800906c:	79fb      	ldrb	r3, [r7, #7]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d104      	bne.n	800907c <DAVE_Init+0x500>
  {
	 /**  Initialization of I2C_MASTER APP instance I2C_MASTER_1 */
	 init_status = (DAVE_STATUS_t)I2C_MASTER_Init(&I2C_MASTER_1); 
 8009072:	4856      	ldr	r0, [pc, #344]	; (80091cc <DAVE_Init+0x650>)
 8009074:	f7fe fd1e 	bl	8007ab4 <I2C_MASTER_Init>
 8009078:	4603      	mov	r3, r0
 800907a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800907c:	79fb      	ldrb	r3, [r7, #7]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d104      	bne.n	800908c <DAVE_Init+0x510>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0); 
 8009082:	4853      	ldr	r0, [pc, #332]	; (80091d0 <DAVE_Init+0x654>)
 8009084:	f7ff fcd6 	bl	8008a34 <CAN_NODE_Init>
 8009088:	4603      	mov	r3, r0
 800908a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d104      	bne.n	800909c <DAVE_Init+0x520>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_1 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_1); 
 8009092:	4850      	ldr	r0, [pc, #320]	; (80091d4 <DAVE_Init+0x658>)
 8009094:	f7ff fcce 	bl	8008a34 <CAN_NODE_Init>
 8009098:	4603      	mov	r3, r0
 800909a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800909c:	79fb      	ldrb	r3, [r7, #7]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d104      	bne.n	80090ac <DAVE_Init+0x530>
  {
	 /**  Initialization of TIMER APP instance TIMER_0 */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_0); 
 80090a2:	484d      	ldr	r0, [pc, #308]	; (80091d8 <DAVE_Init+0x65c>)
 80090a4:	f7fc ff98 	bl	8005fd8 <TIMER_Init>
 80090a8:	4603      	mov	r3, r0
 80090aa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090ac:	79fb      	ldrb	r3, [r7, #7]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d104      	bne.n	80090bc <DAVE_Init+0x540>
  {
	 /**  Initialization of WATCHDOG APP instance WATCHDOG_0 */
	 init_status = (DAVE_STATUS_t)WATCHDOG_Init(&WATCHDOG_0); 
 80090b2:	484a      	ldr	r0, [pc, #296]	; (80091dc <DAVE_Init+0x660>)
 80090b4:	f7fc fcfa 	bl	8005aac <WATCHDOG_Init>
 80090b8:	4603      	mov	r3, r0
 80090ba:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090bc:	79fb      	ldrb	r3, [r7, #7]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d104      	bne.n	80090cc <DAVE_Init+0x550>
  {
	 /**  Initialization of TIMER APP instance TIMER_1 */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_1); 
 80090c2:	4847      	ldr	r0, [pc, #284]	; (80091e0 <DAVE_Init+0x664>)
 80090c4:	f7fc ff88 	bl	8005fd8 <TIMER_Init>
 80090c8:	4603      	mov	r3, r0
 80090ca:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090cc:	79fb      	ldrb	r3, [r7, #7]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d104      	bne.n	80090dc <DAVE_Init+0x560>
  {
	 /**  Initialization of TIMER APP instance TIMER_2 */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_2); 
 80090d2:	4844      	ldr	r0, [pc, #272]	; (80091e4 <DAVE_Init+0x668>)
 80090d4:	f7fc ff80 	bl	8005fd8 <TIMER_Init>
 80090d8:	4603      	mov	r3, r0
 80090da:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090dc:	79fb      	ldrb	r3, [r7, #7]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d104      	bne.n	80090ec <DAVE_Init+0x570>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
 80090e2:	4841      	ldr	r0, [pc, #260]	; (80091e8 <DAVE_Init+0x66c>)
 80090e4:	f7fe fbd0 	bl	8007888 <INTERRUPT_Init>
 80090e8:	4603      	mov	r3, r0
 80090ea:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090ec:	79fb      	ldrb	r3, [r7, #7]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d104      	bne.n	80090fc <DAVE_Init+0x580>
  {
	 /**  Initialization of UART APP instance UART_0 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_0); 
 80090f2:	483e      	ldr	r0, [pc, #248]	; (80091ec <DAVE_Init+0x670>)
 80090f4:	f7fc fd44 	bl	8005b80 <UART_Init>
 80090f8:	4603      	mov	r3, r0
 80090fa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80090fc:	79fb      	ldrb	r3, [r7, #7]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d104      	bne.n	800910c <DAVE_Init+0x590>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_2 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_2); 
 8009102:	483b      	ldr	r0, [pc, #236]	; (80091f0 <DAVE_Init+0x674>)
 8009104:	f7ff fc96 	bl	8008a34 <CAN_NODE_Init>
 8009108:	4603      	mov	r3, r0
 800910a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d104      	bne.n	800911c <DAVE_Init+0x5a0>
  {
	 /**  Initialization of DIGITAL_IO APP instance CTS */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CTS); 
 8009112:	4838      	ldr	r0, [pc, #224]	; (80091f4 <DAVE_Init+0x678>)
 8009114:	f7ff f9da 	bl	80084cc <DIGITAL_IO_Init>
 8009118:	4603      	mov	r3, r0
 800911a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800911c:	79fb      	ldrb	r3, [r7, #7]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d104      	bne.n	800912c <DAVE_Init+0x5b0>
  {
	 /**  Initialization of DIGITAL_IO APP instance RTS */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&RTS); 
 8009122:	4835      	ldr	r0, [pc, #212]	; (80091f8 <DAVE_Init+0x67c>)
 8009124:	f7ff f9d2 	bl	80084cc <DIGITAL_IO_Init>
 8009128:	4603      	mov	r3, r0
 800912a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800912c:	79fb      	ldrb	r3, [r7, #7]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d104      	bne.n	800913c <DAVE_Init+0x5c0>
  {
	 /**  Initialization of DIGITAL_IO APP instance DIGITAL_IO_PWRKEY */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_PWRKEY); 
 8009132:	4832      	ldr	r0, [pc, #200]	; (80091fc <DAVE_Init+0x680>)
 8009134:	f7ff f9ca 	bl	80084cc <DIGITAL_IO_Init>
 8009138:	4603      	mov	r3, r0
 800913a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800913c:	79fb      	ldrb	r3, [r7, #7]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d104      	bne.n	800914c <DAVE_Init+0x5d0>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODULE_4G_EN_OUT_D */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODULE_4G_EN_OUT_D); 
 8009142:	482f      	ldr	r0, [pc, #188]	; (8009200 <DAVE_Init+0x684>)
 8009144:	f7ff f9c2 	bl	80084cc <DIGITAL_IO_Init>
 8009148:	4603      	mov	r3, r0
 800914a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800914c:	79fb      	ldrb	r3, [r7, #7]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d104      	bne.n	800915c <DAVE_Init+0x5e0>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
 8009152:	482c      	ldr	r0, [pc, #176]	; (8009204 <DAVE_Init+0x688>)
 8009154:	f7fd fc2a 	bl	80069ac <SYSTIMER_Init>
 8009158:	4603      	mov	r3, r0
 800915a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800915c:	79fb      	ldrb	r3, [r7, #7]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d104      	bne.n	800916c <DAVE_Init+0x5f0>
  {
	 /**  Initialization of FATFS APP instance FATFS_0 */
	 init_status = (DAVE_STATUS_t)FATFS_Init(&FATFS_0); 
 8009162:	4829      	ldr	r0, [pc, #164]	; (8009208 <DAVE_Init+0x68c>)
 8009164:	f7ff f978 	bl	8008458 <FATFS_Init>
 8009168:	4603      	mov	r3, r0
 800916a:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 800916c:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 800916e:	4618      	mov	r0, r3
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	080134ec 	.word	0x080134ec
 800917c:	08013500 	.word	0x08013500
 8009180:	08013514 	.word	0x08013514
 8009184:	08013528 	.word	0x08013528
 8009188:	0801353c 	.word	0x0801353c
 800918c:	08013550 	.word	0x08013550
 8009190:	08013564 	.word	0x08013564
 8009194:	08013578 	.word	0x08013578
 8009198:	0801358c 	.word	0x0801358c
 800919c:	080135a0 	.word	0x080135a0
 80091a0:	080135b4 	.word	0x080135b4
 80091a4:	080135c8 	.word	0x080135c8
 80091a8:	080135dc 	.word	0x080135dc
 80091ac:	080135f0 	.word	0x080135f0
 80091b0:	08013604 	.word	0x08013604
 80091b4:	08013618 	.word	0x08013618
 80091b8:	0801362c 	.word	0x0801362c
 80091bc:	08013640 	.word	0x08013640
 80091c0:	08013654 	.word	0x08013654
 80091c4:	08013668 	.word	0x08013668
 80091c8:	1ffe8a5c 	.word	0x1ffe8a5c
 80091cc:	1ffe8a68 	.word	0x1ffe8a68
 80091d0:	08013898 	.word	0x08013898
 80091d4:	08013a80 	.word	0x08013a80
 80091d8:	1ffe8850 	.word	0x1ffe8850
 80091dc:	1ffe883c 	.word	0x1ffe883c
 80091e0:	1ffe889c 	.word	0x1ffe889c
 80091e4:	1ffe88e0 	.word	0x1ffe88e0
 80091e8:	080130c8 	.word	0x080130c8
 80091ec:	1ffe8844 	.word	0x1ffe8844
 80091f0:	08013b9c 	.word	0x08013b9c
 80091f4:	0801367c 	.word	0x0801367c
 80091f8:	08013690 	.word	0x08013690
 80091fc:	080136a4 	.word	0x080136a4
 8009200:	080136b8 	.word	0x080136b8
 8009204:	1fff44c8 	.word	0x1fff44c8
 8009208:	1ffe8ab0 	.word	0x1ffe8ab0

0800920c <OBDII_CAN_Tx>:
		{0x5E4, {0x00}},
		{0x5E5, {0x00}}
};

void OBDII_CAN_Tx(void)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_2;
 8009212:	4b49      	ldr	r3, [pc, #292]	; (8009338 <OBDII_CAN_Tx+0x12c>)
 8009214:	60bb      	str	r3, [r7, #8]
	uint8_t *array_data;

/*******************************************bms 0x01******************************************/
	OBDII_CAN[can_0x01].CAN_Data[0] = BMS_SOC; // soc
 8009216:	4b49      	ldr	r3, [pc, #292]	; (800933c <OBDII_CAN_Tx+0x130>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	b2da      	uxtb	r2, r3
 800921c:	4b48      	ldr	r3, [pc, #288]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800921e:	711a      	strb	r2, [r3, #4]

	OBDII_CAN[can_0x01].CAN_Data[1] = Bms_maxTemp; // temp;
 8009220:	4b48      	ldr	r3, [pc, #288]	; (8009344 <OBDII_CAN_Tx+0x138>)
 8009222:	881b      	ldrh	r3, [r3, #0]
 8009224:	b2da      	uxtb	r2, r3
 8009226:	4b46      	ldr	r3, [pc, #280]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009228:	715a      	strb	r2, [r3, #5]

	//OBDII_CAN[can_0x01].CAN_Data[2];//packcurrent H;
	//OBDII_CAN[can_0x01].CAN_Data[3];//packcurrent L;

	OBDII_CAN[can_0x01].CAN_Data[4] = CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[7]; //packvoltage H
 800922a:	4b47      	ldr	r3, [pc, #284]	; (8009348 <OBDII_CAN_Tx+0x13c>)
 800922c:	7ddb      	ldrb	r3, [r3, #23]
 800922e:	b2da      	uxtb	r2, r3
 8009230:	4b43      	ldr	r3, [pc, #268]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009232:	721a      	strb	r2, [r3, #8]
	OBDII_CAN[can_0x01].CAN_Data[5] = CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[6]; //packvoltage L
 8009234:	4b44      	ldr	r3, [pc, #272]	; (8009348 <OBDII_CAN_Tx+0x13c>)
 8009236:	7d9b      	ldrb	r3, [r3, #22]
 8009238:	b2da      	uxtb	r2, r3
 800923a:	4b41      	ldr	r3, [pc, #260]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800923c:	725a      	strb	r2, [r3, #9]

/*******************************************eps 0x02******************************************/


/*******************************************hvac 0x03******************************************/
	 OBDII_CAN[can_0x03].CAN_Data[0] = CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[0]; //TempdegreeC
 800923e:	4b43      	ldr	r3, [pc, #268]	; (800934c <OBDII_CAN_Tx+0x140>)
 8009240:	7c1b      	ldrb	r3, [r3, #16]
 8009242:	b2da      	uxtb	r2, r3
 8009244:	4b3e      	ldr	r3, [pc, #248]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009246:	771a      	strb	r2, [r3, #28]
	 OBDII_CAN[can_0x03].CAN_Data[1] = CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[1]; //Pressure
 8009248:	4b40      	ldr	r3, [pc, #256]	; (800934c <OBDII_CAN_Tx+0x140>)
 800924a:	7c5b      	ldrb	r3, [r3, #17]
 800924c:	b2da      	uxtb	r2, r3
 800924e:	4b3c      	ldr	r3, [pc, #240]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009250:	775a      	strb	r2, [r3, #29]

	 OBDII_CAN[can_0x03].CAN_Data[2] = CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[2]; //1: AC switch on,  0: AC switch off,
 8009252:	4b3e      	ldr	r3, [pc, #248]	; (800934c <OBDII_CAN_Tx+0x140>)
 8009254:	7c9b      	ldrb	r3, [r3, #18]
 8009256:	b2da      	uxtb	r2, r3
 8009258:	4b39      	ldr	r3, [pc, #228]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800925a:	779a      	strb	r2, [r3, #30]

	 OBDII_CAN[can_0x03].CAN_Data[3] = CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[1]; //AC rpm H
 800925c:	4b3b      	ldr	r3, [pc, #236]	; (800934c <OBDII_CAN_Tx+0x140>)
 800925e:	795b      	ldrb	r3, [r3, #5]
 8009260:	b2da      	uxtb	r2, r3
 8009262:	4b37      	ldr	r3, [pc, #220]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009264:	77da      	strb	r2, [r3, #31]
	 OBDII_CAN[can_0x03].CAN_Data[4] = CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[0]; //AC rpm L
 8009266:	4b39      	ldr	r3, [pc, #228]	; (800934c <OBDII_CAN_Tx+0x140>)
 8009268:	791b      	ldrb	r3, [r3, #4]
 800926a:	b2da      	uxtb	r2, r3
 800926c:	4b34      	ldr	r3, [pc, #208]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800926e:	f883 2020 	strb.w	r2, [r3, #32]

	 OBDII_CAN[can_0x03].CAN_Data[5] = CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[3]; //AC ON -> compressor enable bit
 8009272:	4b36      	ldr	r3, [pc, #216]	; (800934c <OBDII_CAN_Tx+0x140>)
 8009274:	79db      	ldrb	r3, [r3, #7]
 8009276:	b2da      	uxtb	r2, r3
 8009278:	4b31      	ldr	r3, [pc, #196]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800927a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	 //OBDII_CAN[can_0x04].CAN_Data[3]; //throttle percentage L

	//OBDII_CAN[can_0x04].CAN_Data[4]; //speed H
	 //OBDII_CAN[can_0x04].CAN_Data[5]; //speed L

	 OBDII_CAN[can_0x04].CAN_Data[6] = Mcu_Temp;
 800927e:	4b34      	ldr	r3, [pc, #208]	; (8009350 <OBDII_CAN_Tx+0x144>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	b2da      	uxtb	r2, r3
 8009284:	4b2e      	ldr	r3, [pc, #184]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009286:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	 OBDII_CAN[can_0x04].CAN_Data[7] = Motor_Temp;
 800928a:	4b32      	ldr	r3, [pc, #200]	; (8009354 <OBDII_CAN_Tx+0x148>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	b2da      	uxtb	r2, r3
 8009290:	4b2b      	ldr	r3, [pc, #172]	; (8009340 <OBDII_CAN_Tx+0x134>)
 8009292:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

/*******************************************madhura 0x05******************************************/

	 OBDII_CAN[can_0x05].CAN_Data[0] = obc_madhura[can_0x18FF50E5].CAN_Data[0]; // voltage H
 8009296:	4b30      	ldr	r3, [pc, #192]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 8009298:	7c1b      	ldrb	r3, [r3, #16]
 800929a:	b2da      	uxtb	r2, r3
 800929c:	4b28      	ldr	r3, [pc, #160]	; (8009340 <OBDII_CAN_Tx+0x134>)
 800929e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	 OBDII_CAN[can_0x05].CAN_Data[1] = obc_madhura[can_0x18FF50E5].CAN_Data[1]; // voltage L
 80092a2:	4b2d      	ldr	r3, [pc, #180]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 80092a4:	7c5b      	ldrb	r3, [r3, #17]
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	4b25      	ldr	r3, [pc, #148]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	 OBDII_CAN[can_0x05].CAN_Data[2] = obc_madhura[can_0x18FF50E5].CAN_Data[2]; // current H
 80092ae:	4b2a      	ldr	r3, [pc, #168]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 80092b0:	7c9b      	ldrb	r3, [r3, #18]
 80092b2:	b2da      	uxtb	r2, r3
 80092b4:	4b22      	ldr	r3, [pc, #136]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092b6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	 OBDII_CAN[can_0x05].CAN_Data[3] = obc_madhura[can_0x18FF50E5].CAN_Data[3]; // current L
 80092ba:	4b27      	ldr	r3, [pc, #156]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 80092bc:	7cdb      	ldrb	r3, [r3, #19]
 80092be:	b2da      	uxtb	r2, r3
 80092c0:	4b1f      	ldr	r3, [pc, #124]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092c2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

	 OBDII_CAN[can_0x05].CAN_Data[4] = obc_madhura[can_0x18FF50E5].CAN_Data[4]; // 0:Charger turned on, 1:Battery Protection, Charger Shutdown Output
 80092c6:	4b24      	ldr	r3, [pc, #144]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 80092c8:	7d1b      	ldrb	r3, [r3, #20]
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	4b1c      	ldr	r3, [pc, #112]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	 OBDII_CAN[can_0x05].CAN_Data[5] = obc_madhura[can_0x18FF50E5].CAN_Data[5]; // 0:charging mode, 1:Heating mode while charging, 2: heating mode
 80092d2:	4b21      	ldr	r3, [pc, #132]	; (8009358 <OBDII_CAN_Tx+0x14c>)
 80092d4:	7d5b      	ldrb	r3, [r3, #21]
 80092d6:	b2da      	uxtb	r2, r3
 80092d8:	4b19      	ldr	r3, [pc, #100]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39


	 for(int i = 0; i < can_OBD_max; i++)
 80092de:	2300      	movs	r3, #0
 80092e0:	60fb      	str	r3, [r7, #12]
 80092e2:	e023      	b.n	800932c <OBDII_CAN_Tx+0x120>
	 {
		 array_data = &OBDII_CAN[i].CAN_Data[0];
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	4613      	mov	r3, r2
 80092e8:	005b      	lsls	r3, r3, #1
 80092ea:	4413      	add	r3, r2
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	4a14      	ldr	r2, [pc, #80]	; (8009340 <OBDII_CAN_Tx+0x134>)
 80092f0:	4413      	add	r3, r2
 80092f2:	3304      	adds	r3, #4
 80092f4:	607b      	str	r3, [r7, #4]

		 //  update data for the MO to transmit
		 status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[i],array_data);
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	3302      	adds	r3, #2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	4413      	add	r3, r2
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	4618      	mov	r0, r3
 8009304:	6879      	ldr	r1, [r7, #4]
 8009306:	f7ff fb65 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800930a:	4603      	mov	r3, r0
 800930c:	70fb      	strb	r3, [r7, #3]

		 if (status == CAN_NODE_STATUS_SUCCESS)
 800930e:	78fb      	ldrb	r3, [r7, #3]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d108      	bne.n	8009326 <OBDII_CAN_Tx+0x11a>
		 {
		    // message object data updated.

		    // transmit the data
		    CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[i]);
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	3302      	adds	r3, #2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	4413      	add	r3, r2
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	4618      	mov	r0, r3
 8009322:	f7ff fb33 	bl	800898c <CAN_NODE_MO_Transmit>

	 OBDII_CAN[can_0x05].CAN_Data[4] = obc_madhura[can_0x18FF50E5].CAN_Data[4]; // 0:Charger turned on, 1:Battery Protection, Charger Shutdown Output
	 OBDII_CAN[can_0x05].CAN_Data[5] = obc_madhura[can_0x18FF50E5].CAN_Data[5]; // 0:charging mode, 1:Heating mode while charging, 2: heating mode


	 for(int i = 0; i < can_OBD_max; i++)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3301      	adds	r3, #1
 800932a:	60fb      	str	r3, [r7, #12]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2b04      	cmp	r3, #4
 8009330:	ddd8      	ble.n	80092e4 <OBDII_CAN_Tx+0xd8>
		 else
		 {
		     // message object failed to update.
		 }
	 }
}
 8009332:	3710      	adds	r7, #16
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	08013b9c 	.word	0x08013b9c
 800933c:	1fff48b8 	.word	0x1fff48b8
 8009340:	1ffe9218 	.word	0x1ffe9218
 8009344:	1fff48b4 	.word	0x1fff48b4
 8009348:	1ffe9254 	.word	0x1ffe9254
 800934c:	1ffe93a4 	.word	0x1ffe93a4
 8009350:	1fff4970 	.word	0x1fff4970
 8009354:	1fff48c8 	.word	0x1fff48c8
 8009358:	1ffe94c4 	.word	0x1ffe94c4

0800935c <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 800935c:	b480      	push	{r7}
 800935e:	b083      	sub	sp, #12
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	61da      	str	r2, [r3, #28]
}
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <CAN_Rx_0x1808A7F3>:
		{0X180BA7F3, {0x00}}
};


void CAN_Rx_0x1808A7F3(void)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b084      	sub	sp, #16
 800937c:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800937e:	4b1c      	ldr	r3, [pc, #112]	; (80093f0 <CAN_Rx_0x1808A7F3+0x78>)
 8009380:	60fb      	str	r3, [r7, #12]

	mo_index = 12;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009382:	230c      	movs	r3, #12
 8009384:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 8009386:	7afb      	ldrb	r3, [r7, #11]
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	3302      	adds	r3, #2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 8009396:	7afb      	ldrb	r3, [r7, #11]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	3302      	adds	r3, #2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7ff fb36 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 80093a8:	4603      	mov	r3, r0
 80093aa:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 80093ac:	78fb      	ldrb	r3, [r7, #3]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d016      	beq.n	80093e4 <CAN_Rx_0x1808A7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	2101      	movs	r1, #1
 80093ba:	f7ff ffcf 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 80093be:	7afb      	ldrb	r3, [r7, #11]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	3302      	adds	r3, #2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	4413      	add	r3, r2
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7ff faf0 	bl	80089b0 <CAN_NODE_MO_Receive>
 80093d0:	4603      	mov	r3, r0
 80093d2:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 80093d4:	78bb      	ldrb	r3, [r7, #2]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d102      	bne.n	80093e0 <CAN_Rx_0x1808A7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 80093da:	2301      	movs	r3, #1
 80093dc:	707b      	strb	r3, [r7, #1]
 80093de:	e001      	b.n	80093e4 <CAN_Rx_0x1808A7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 80093e0:	2300      	movs	r3, #0
 80093e2:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X1808A7F3();
 80093e4:	f000 fbac 	bl	8009b40 <process_Rx_CAN_0X1808A7F3>
}
 80093e8:	3710      	adds	r7, #16
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	08013898 	.word	0x08013898

080093f4 <CAN_Rx_0x180AA7F3>:


void CAN_Rx_0x180AA7F3(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 80093fa:	4b1c      	ldr	r3, [pc, #112]	; (800946c <CAN_Rx_0x180AA7F3+0x78>)
 80093fc:	60fb      	str	r3, [r7, #12]

	mo_index = 13;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 80093fe:	230d      	movs	r3, #13
 8009400:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 8009402:	7afb      	ldrb	r3, [r7, #11]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	3302      	adds	r3, #2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	4413      	add	r3, r2
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 8009412:	7afb      	ldrb	r3, [r7, #11]
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	3302      	adds	r3, #2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	4618      	mov	r0, r3
 8009420:	f7ff faf8 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 8009424:	4603      	mov	r3, r0
 8009426:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 8009428:	78fb      	ldrb	r3, [r7, #3]
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	d016      	beq.n	8009460 <CAN_Rx_0x180AA7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	2101      	movs	r1, #1
 8009436:	f7ff ff91 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800943a:	7afb      	ldrb	r3, [r7, #11]
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	3302      	adds	r3, #2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	4618      	mov	r0, r3
 8009448:	f7ff fab2 	bl	80089b0 <CAN_NODE_MO_Receive>
 800944c:	4603      	mov	r3, r0
 800944e:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 8009450:	78bb      	ldrb	r3, [r7, #2]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d102      	bne.n	800945c <CAN_Rx_0x180AA7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 8009456:	2301      	movs	r3, #1
 8009458:	707b      	strb	r3, [r7, #1]
 800945a:	e001      	b.n	8009460 <CAN_Rx_0x180AA7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 800945c:	2300      	movs	r3, #0
 800945e:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X180AA7F3();
 8009460:	f000 fb88 	bl	8009b74 <process_Rx_CAN_0X180AA7F3>
}
 8009464:	3710      	adds	r7, #16
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}
 800946a:	bf00      	nop
 800946c:	08013898 	.word	0x08013898

08009470 <CAN_Rx_0x180BA7F3>:


void CAN_Rx_0x180BA7F3(void)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009476:	4b1c      	ldr	r3, [pc, #112]	; (80094e8 <CAN_Rx_0x180BA7F3+0x78>)
 8009478:	60fb      	str	r3, [r7, #12]

	mo_index = 14;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 800947a:	230e      	movs	r3, #14
 800947c:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800947e:	7afb      	ldrb	r3, [r7, #11]
 8009480:	68fa      	ldr	r2, [r7, #12]
 8009482:	3302      	adds	r3, #2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4413      	add	r3, r2
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800948e:	7afb      	ldrb	r3, [r7, #11]
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	3302      	adds	r3, #2
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	4413      	add	r3, r2
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff faba 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 80094a0:	4603      	mov	r3, r0
 80094a2:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 80094a4:	78fb      	ldrb	r3, [r7, #3]
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d016      	beq.n	80094dc <CAN_Rx_0x180BA7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	2101      	movs	r1, #1
 80094b2:	f7ff ff53 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 80094b6:	7afb      	ldrb	r3, [r7, #11]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	3302      	adds	r3, #2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	4413      	add	r3, r2
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7ff fa74 	bl	80089b0 <CAN_NODE_MO_Receive>
 80094c8:	4603      	mov	r3, r0
 80094ca:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 80094cc:	78bb      	ldrb	r3, [r7, #2]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d102      	bne.n	80094d8 <CAN_Rx_0x180BA7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 80094d2:	2301      	movs	r3, #1
 80094d4:	707b      	strb	r3, [r7, #1]
 80094d6:	e001      	b.n	80094dc <CAN_Rx_0x180BA7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 80094d8:	2300      	movs	r3, #0
 80094da:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X180BA7F3();
 80094dc:	f000 fb9a 	bl	8009c14 <process_Rx_CAN_0X180BA7F3>
}
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	08013898 	.word	0x08013898

080094ec <CAN_Rx_0x180EA7F3>:


void CAN_Rx_0x180EA7F3(void)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 80094f2:	4b1c      	ldr	r3, [pc, #112]	; (8009564 <CAN_Rx_0x180EA7F3+0x78>)
 80094f4:	60fb      	str	r3, [r7, #12]

	mo_index = 20;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 80094f6:	2314      	movs	r3, #20
 80094f8:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 80094fa:	7afb      	ldrb	r3, [r7, #11]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	3302      	adds	r3, #2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4413      	add	r3, r2
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800950a:	7afb      	ldrb	r3, [r7, #11]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	3302      	adds	r3, #2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	4618      	mov	r0, r3
 8009518:	f7ff fa7c 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800951c:	4603      	mov	r3, r0
 800951e:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 8009520:	78fb      	ldrb	r3, [r7, #3]
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	2b00      	cmp	r3, #0
 8009528:	d016      	beq.n	8009558 <CAN_Rx_0x180EA7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	2101      	movs	r1, #1
 800952e:	f7ff ff15 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 8009532:	7afb      	ldrb	r3, [r7, #11]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	3302      	adds	r3, #2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	4413      	add	r3, r2
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	4618      	mov	r0, r3
 8009540:	f7ff fa36 	bl	80089b0 <CAN_NODE_MO_Receive>
 8009544:	4603      	mov	r3, r0
 8009546:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 8009548:	78bb      	ldrb	r3, [r7, #2]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d102      	bne.n	8009554 <CAN_Rx_0x180EA7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 800954e:	2301      	movs	r3, #1
 8009550:	707b      	strb	r3, [r7, #1]
 8009552:	e001      	b.n	8009558 <CAN_Rx_0x180EA7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 8009554:	2300      	movs	r3, #0
 8009556:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X180EA7F3();
 8009558:	f000 f968 	bl	800982c <process_Rx_CAN_0X180EA7F3>
}
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	08013898 	.word	0x08013898

08009568 <CAN_Rx_0x180FA7F3>:

void CAN_Rx_0x180FA7F3(void)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800956e:	4b1c      	ldr	r3, [pc, #112]	; (80095e0 <CAN_Rx_0x180FA7F3+0x78>)
 8009570:	60fb      	str	r3, [r7, #12]

	mo_index = 21;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009572:	2315      	movs	r3, #21
 8009574:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 8009576:	7afb      	ldrb	r3, [r7, #11]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	3302      	adds	r3, #2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	4413      	add	r3, r2
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 8009586:	7afb      	ldrb	r3, [r7, #11]
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	3302      	adds	r3, #2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	4618      	mov	r0, r3
 8009594:	f7ff fa3e 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 8009598:	4603      	mov	r3, r0
 800959a:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800959c:	78fb      	ldrb	r3, [r7, #3]
 800959e:	f003 0301 	and.w	r3, r3, #1
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d016      	beq.n	80095d4 <CAN_Rx_0x180FA7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	2101      	movs	r1, #1
 80095aa:	f7ff fed7 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 80095ae:	7afb      	ldrb	r3, [r7, #11]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	3302      	adds	r3, #2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7ff f9f8 	bl	80089b0 <CAN_NODE_MO_Receive>
 80095c0:	4603      	mov	r3, r0
 80095c2:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 80095c4:	78bb      	ldrb	r3, [r7, #2]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d102      	bne.n	80095d0 <CAN_Rx_0x180FA7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 80095ca:	2301      	movs	r3, #1
 80095cc:	707b      	strb	r3, [r7, #1]
 80095ce:	e001      	b.n	80095d4 <CAN_Rx_0x180FA7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 80095d0:	2300      	movs	r3, #0
 80095d2:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X180FA7F3();
 80095d4:	f000 fa2e 	bl	8009a34 <process_Rx_CAN_0X180FA7F3>
}
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	08013898 	.word	0x08013898

080095e4 <CAN_Rx_0x1810A7F3>:

void CAN_Rx_0x1810A7F3(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 80095ea:	4b1c      	ldr	r3, [pc, #112]	; (800965c <CAN_Rx_0x1810A7F3+0x78>)
 80095ec:	60fb      	str	r3, [r7, #12]

	mo_index = 22;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 80095ee:	2316      	movs	r3, #22
 80095f0:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 80095f2:	7afb      	ldrb	r3, [r7, #11]
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	3302      	adds	r3, #2
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	4413      	add	r3, r2
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 8009602:	7afb      	ldrb	r3, [r7, #11]
 8009604:	68fa      	ldr	r2, [r7, #12]
 8009606:	3302      	adds	r3, #2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4413      	add	r3, r2
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	4618      	mov	r0, r3
 8009610:	f7ff fa00 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 8009614:	4603      	mov	r3, r0
 8009616:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 8009618:	78fb      	ldrb	r3, [r7, #3]
 800961a:	f003 0301 	and.w	r3, r3, #1
 800961e:	2b00      	cmp	r3, #0
 8009620:	d016      	beq.n	8009650 <CAN_Rx_0x1810A7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	2101      	movs	r1, #1
 8009626:	f7ff fe99 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800962a:	7afb      	ldrb	r3, [r7, #11]
 800962c:	68fa      	ldr	r2, [r7, #12]
 800962e:	3302      	adds	r3, #2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	4413      	add	r3, r2
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	4618      	mov	r0, r3
 8009638:	f7ff f9ba 	bl	80089b0 <CAN_NODE_MO_Receive>
 800963c:	4603      	mov	r3, r0
 800963e:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 8009640:	78bb      	ldrb	r3, [r7, #2]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d102      	bne.n	800964c <CAN_Rx_0x1810A7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 8009646:	2301      	movs	r3, #1
 8009648:	707b      	strb	r3, [r7, #1]
 800964a:	e001      	b.n	8009650 <CAN_Rx_0x1810A7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 800964c:	2300      	movs	r3, #0
 800964e:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X1810A7F3();
 8009650:	f000 f8c0 	bl	80097d4 <process_Rx_CAN_0X1810A7F3>
}
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	08013898 	.word	0x08013898

08009660 <CAN_Rx_0x1814A7F3>:
	}
	process_Rx_CAN_0X1813A7F3();
}

void CAN_Rx_0x1814A7F3(void)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009666:	4b1c      	ldr	r3, [pc, #112]	; (80096d8 <CAN_Rx_0x1814A7F3+0x78>)
 8009668:	60fb      	str	r3, [r7, #12]

	mo_index = 20;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 800966a:	2314      	movs	r3, #20
 800966c:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800966e:	7afb      	ldrb	r3, [r7, #11]
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	3302      	adds	r3, #2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4413      	add	r3, r2
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800967e:	7afb      	ldrb	r3, [r7, #11]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	3302      	adds	r3, #2
 8009684:	009b      	lsls	r3, r3, #2
 8009686:	4413      	add	r3, r2
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	4618      	mov	r0, r3
 800968c:	f7ff f9c2 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 8009690:	4603      	mov	r3, r0
 8009692:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 8009694:	78fb      	ldrb	r3, [r7, #3]
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d016      	beq.n	80096cc <CAN_Rx_0x1814A7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	2101      	movs	r1, #1
 80096a2:	f7ff fe5b 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 80096a6:	7afb      	ldrb	r3, [r7, #11]
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	3302      	adds	r3, #2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	4413      	add	r3, r2
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7ff f97c 	bl	80089b0 <CAN_NODE_MO_Receive>
 80096b8:	4603      	mov	r3, r0
 80096ba:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 80096bc:	78bb      	ldrb	r3, [r7, #2]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d102      	bne.n	80096c8 <CAN_Rx_0x1814A7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 80096c2:	2301      	movs	r3, #1
 80096c4:	707b      	strb	r3, [r7, #1]
 80096c6:	e001      	b.n	80096cc <CAN_Rx_0x1814A7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 80096c8:	2300      	movs	r3, #0
 80096ca:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X1814A7F3();
 80096cc:	f000 fa04 	bl	8009ad8 <process_Rx_CAN_0X1814A7F3>
}
 80096d0:	3710      	adds	r7, #16
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	08013898 	.word	0x08013898

080096dc <CAN_Rx_0x1815A7F3>:

void CAN_Rx_0x1815A7F3(void)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 80096e2:	4b1c      	ldr	r3, [pc, #112]	; (8009754 <CAN_Rx_0x1815A7F3+0x78>)
 80096e4:	60fb      	str	r3, [r7, #12]

	mo_index = 20;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 80096e6:	2314      	movs	r3, #20
 80096e8:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 80096ea:	7afb      	ldrb	r3, [r7, #11]
 80096ec:	68fa      	ldr	r2, [r7, #12]
 80096ee:	3302      	adds	r3, #2
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	4413      	add	r3, r2
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 80096fa:	7afb      	ldrb	r3, [r7, #11]
 80096fc:	68fa      	ldr	r2, [r7, #12]
 80096fe:	3302      	adds	r3, #2
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	4413      	add	r3, r2
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	4618      	mov	r0, r3
 8009708:	f7ff f984 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800970c:	4603      	mov	r3, r0
 800970e:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 8009710:	78fb      	ldrb	r3, [r7, #3]
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	2b00      	cmp	r3, #0
 8009718:	d016      	beq.n	8009748 <CAN_Rx_0x1815A7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	2101      	movs	r1, #1
 800971e:	f7ff fe1d 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 8009722:	7afb      	ldrb	r3, [r7, #11]
 8009724:	68fa      	ldr	r2, [r7, #12]
 8009726:	3302      	adds	r3, #2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4413      	add	r3, r2
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	4618      	mov	r0, r3
 8009730:	f7ff f93e 	bl	80089b0 <CAN_NODE_MO_Receive>
 8009734:	4603      	mov	r3, r0
 8009736:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 8009738:	78bb      	ldrb	r3, [r7, #2]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d102      	bne.n	8009744 <CAN_Rx_0x1815A7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 800973e:	2301      	movs	r3, #1
 8009740:	707b      	strb	r3, [r7, #1]
 8009742:	e001      	b.n	8009748 <CAN_Rx_0x1815A7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 8009744:	2300      	movs	r3, #0
 8009746:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X1815A7F3();
 8009748:	f000 f9e0 	bl	8009b0c <process_Rx_CAN_0X1815A7F3>
}
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	08013898 	.word	0x08013898

08009758 <CAN_Rx_0x180CA7F3>:


void CAN_Rx_0x180CA7F3(void)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800975e:	4b1c      	ldr	r3, [pc, #112]	; (80097d0 <CAN_Rx_0x180CA7F3+0x78>)
 8009760:	60fb      	str	r3, [r7, #12]

	mo_index = 24;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009762:	2318      	movs	r3, #24
 8009764:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 8009766:	7afb      	ldrb	r3, [r7, #11]
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	3302      	adds	r3, #2
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	4413      	add	r3, r2
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 8009776:	7afb      	ldrb	r3, [r7, #11]
 8009778:	68fa      	ldr	r2, [r7, #12]
 800977a:	3302      	adds	r3, #2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	4413      	add	r3, r2
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	4618      	mov	r0, r3
 8009784:	f7ff f946 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 8009788:	4603      	mov	r3, r0
 800978a:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800978c:	78fb      	ldrb	r3, [r7, #3]
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	2b00      	cmp	r3, #0
 8009794:	d016      	beq.n	80097c4 <CAN_Rx_0x180CA7F3+0x6c>
	{
	  // Clear the flag
	  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	2101      	movs	r1, #1
 800979a:	f7ff fddf 	bl	800935c <XMC_CAN_MO_ResetStatus>
	  // Read the received Message object
	  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800979e:	7afb      	ldrb	r3, [r7, #11]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	3302      	adds	r3, #2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	4413      	add	r3, r2
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7ff f900 	bl	80089b0 <CAN_NODE_MO_Receive>
 80097b0:	4603      	mov	r3, r0
 80097b2:	70bb      	strb	r3, [r7, #2]

	  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 80097b4:	78bb      	ldrb	r3, [r7, #2]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d102      	bne.n	80097c0 <CAN_Rx_0x180CA7F3+0x68>
	  {
	    // message object receive success.
		  test = 1;
 80097ba:	2301      	movs	r3, #1
 80097bc:	707b      	strb	r3, [r7, #1]
 80097be:	e001      	b.n	80097c4 <CAN_Rx_0x180CA7F3+0x6c>
	  }
	  else
	  {
	    // message object failed to receive.
		  test = 0;
 80097c0:	2300      	movs	r3, #0
 80097c2:	707b      	strb	r3, [r7, #1]
	  }
	}
	process_Rx_CAN_0X180CA7F3();
 80097c4:	f000 fa7e 	bl	8009cc4 <process_Rx_CAN_0X180CA7F3>
}
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	08013898 	.word	0x08013898

080097d4 <process_Rx_CAN_0X1810A7F3>:


void process_Rx_CAN_0X1810A7F3(void)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b084      	sub	sp, #16
 80097d8:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 80097da:	4b11      	ldr	r3, [pc, #68]	; (8009820 <process_Rx_CAN_0X1810A7F3+0x4c>)
 80097dc:	60fb      	str	r3, [r7, #12]

	mo_index = 22;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 80097de:	2316      	movs	r3, #22
 80097e0:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X1810A7F3].CAN_Data[0];
 80097e2:	4b10      	ldr	r3, [pc, #64]	; (8009824 <process_Rx_CAN_0X1810A7F3+0x50>)
 80097e4:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 80097e6:	7afb      	ldrb	r3, [r7, #11]
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	3302      	adds	r3, #2
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	4413      	add	r3, r2
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	4618      	mov	r0, r3
 80097f4:	6879      	ldr	r1, [r7, #4]
 80097f6:	f000 ff8b 	bl	800a710 <CAN_NODE_MO_ReadData>

	//charging_started = ((tempData[0]) & 2);

	charge_complete = 0x00;
 80097fa:	4b0b      	ldr	r3, [pc, #44]	; (8009828 <process_Rx_CAN_0X1810A7F3+0x54>)
 80097fc:	2200      	movs	r2, #0
 80097fe:	701a      	strb	r2, [r3, #0]
	if(((tempData[6] >> 4) & 0x01))
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	3306      	adds	r3, #6
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	091b      	lsrs	r3, r3, #4
 8009808:	b2db      	uxtb	r3, r3
 800980a:	f003 0301 	and.w	r3, r3, #1
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <process_Rx_CAN_0X1810A7F3+0x44>
		charge_complete = 0x10;
 8009812:	4b05      	ldr	r3, [pc, #20]	; (8009828 <process_Rx_CAN_0X1810A7F3+0x54>)
 8009814:	2210      	movs	r2, #16
 8009816:	701a      	strb	r2, [r3, #0]
}
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	08013898 	.word	0x08013898
 8009824:	1ffe9270 	.word	0x1ffe9270
 8009828:	1fff4915 	.word	0x1fff4915

0800982c <process_Rx_CAN_0X180EA7F3>:

void process_Rx_CAN_0X180EA7F3(void)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
	int8_t *tempData, mo_index;
	static unsigned int charge_count = 0, c4;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009832:	4b70      	ldr	r3, [pc, #448]	; (80099f4 <process_Rx_CAN_0X180EA7F3+0x1c8>)
 8009834:	617b      	str	r3, [r7, #20]

	mo_index = 20;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009836:	2314      	movs	r3, #20
 8009838:	74fb      	strb	r3, [r7, #19]

	tempData = &CAN_BMS_29bit[CAN_0X180EA7F3].CAN_Data[0];
 800983a:	4b6f      	ldr	r3, [pc, #444]	; (80099f8 <process_Rx_CAN_0X180EA7F3+0x1cc>)
 800983c:	60fb      	str	r3, [r7, #12]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800983e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009842:	697a      	ldr	r2, [r7, #20]
 8009844:	3302      	adds	r3, #2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	4413      	add	r3, r2
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	4618      	mov	r0, r3
 800984e:	68f9      	ldr	r1, [r7, #12]
 8009850:	f000 ff5e 	bl	800a710 <CAN_NODE_MO_ReadData>

	ChargeCurrentLimit = ((uint16_t)(((uint16_t)tempData[3] << 8) | (uint8_t)tempData[2]))/10;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	3303      	adds	r3, #3
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	b25b      	sxtb	r3, r3
 800985c:	b29b      	uxth	r3, r3
 800985e:	021b      	lsls	r3, r3, #8
 8009860:	b29a      	uxth	r2, r3
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3302      	adds	r3, #2
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	b2db      	uxtb	r3, r3
 800986a:	b29b      	uxth	r3, r3
 800986c:	4313      	orrs	r3, r2
 800986e:	b29b      	uxth	r3, r3
 8009870:	b29b      	uxth	r3, r3
 8009872:	4a62      	ldr	r2, [pc, #392]	; (80099fc <process_Rx_CAN_0X180EA7F3+0x1d0>)
 8009874:	fba2 2303 	umull	r2, r3, r2, r3
 8009878:	08db      	lsrs	r3, r3, #3
 800987a:	b29a      	uxth	r2, r3
 800987c:	4b60      	ldr	r3, [pc, #384]	; (8009a00 <process_Rx_CAN_0X180EA7F3+0x1d4>)
 800987e:	801a      	strh	r2, [r3, #0]
	DischargeCurrentLimit = ((int)(((int)tempData[5] << 8) | (int)tempData[4]))/10;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	3305      	adds	r3, #5
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	b25b      	sxtb	r3, r3
 8009888:	021a      	lsls	r2, r3, #8
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	3304      	adds	r3, #4
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	b25b      	sxtb	r3, r3
 8009892:	4313      	orrs	r3, r2
 8009894:	4a5b      	ldr	r2, [pc, #364]	; (8009a04 <process_Rx_CAN_0X180EA7F3+0x1d8>)
 8009896:	fb82 1203 	smull	r1, r2, r2, r3
 800989a:	1092      	asrs	r2, r2, #2
 800989c:	17db      	asrs	r3, r3, #31
 800989e:	1ad3      	subs	r3, r2, r3
 80098a0:	b29a      	uxth	r2, r3
 80098a2:	4b59      	ldr	r3, [pc, #356]	; (8009a08 <process_Rx_CAN_0X180EA7F3+0x1dc>)
 80098a4:	801a      	strh	r2, [r3, #0]
	RegenerativeCurrentLimit = ((uint16_t)(((uint16_t)tempData[7] << 8) | (uint8_t)tempData[6]))/10;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	3307      	adds	r3, #7
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	b25b      	sxtb	r3, r3
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	021b      	lsls	r3, r3, #8
 80098b2:	b29a      	uxth	r2, r3
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	3306      	adds	r3, #6
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	b29b      	uxth	r3, r3
 80098be:	4313      	orrs	r3, r2
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	4a4d      	ldr	r2, [pc, #308]	; (80099fc <process_Rx_CAN_0X180EA7F3+0x1d0>)
 80098c6:	fba2 2303 	umull	r2, r3, r2, r3
 80098ca:	08db      	lsrs	r3, r3, #3
 80098cc:	b29a      	uxth	r2, r3
 80098ce:	4b4f      	ldr	r3, [pc, #316]	; (8009a0c <process_Rx_CAN_0X180EA7F3+0x1e0>)
 80098d0:	801a      	strh	r2, [r3, #0]
//	int d =((uint16_t)((CAN_BMS_29bit[CAN_0X180EA7F3].CAN_Data[1] << 8) | CAN_BMS_29bit[CAN_0X180EA7F3].CAN_Data[0]));
	PackCurrent =  ((int)(((int)tempData[1] << 8) | (int8_t)tempData[0]))/10;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	3301      	adds	r3, #1
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	b25b      	sxtb	r3, r3
 80098da:	021a      	lsls	r2, r3, #8
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	b25b      	sxtb	r3, r3
 80098e2:	4313      	orrs	r3, r2
 80098e4:	4a47      	ldr	r2, [pc, #284]	; (8009a04 <process_Rx_CAN_0X180EA7F3+0x1d8>)
 80098e6:	fb82 1203 	smull	r1, r2, r2, r3
 80098ea:	1092      	asrs	r2, r2, #2
 80098ec:	17db      	asrs	r3, r3, #31
 80098ee:	1ad3      	subs	r3, r2, r3
 80098f0:	4a47      	ldr	r2, [pc, #284]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 80098f2:	6013      	str	r3, [r2, #0]

	static int c = 0;// hv_count = 0;
	if((PackCurrent > 1))
 80098f4:	4b46      	ldr	r3, [pc, #280]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	dd37      	ble.n	800996c <process_Rx_CAN_0X180EA7F3+0x140>
	{
		if(charge_count++ > 20)
 80098fc:	4b45      	ldr	r3, [pc, #276]	; (8009a14 <process_Rx_CAN_0X180EA7F3+0x1e8>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	4944      	ldr	r1, [pc, #272]	; (8009a14 <process_Rx_CAN_0X180EA7F3+0x1e8>)
 8009904:	600a      	str	r2, [r1, #0]
 8009906:	2b14      	cmp	r3, #20
 8009908:	d905      	bls.n	8009916 <process_Rx_CAN_0X180EA7F3+0xea>
		{
			charging_started = 1;
 800990a:	4b43      	ldr	r3, [pc, #268]	; (8009a18 <process_Rx_CAN_0X180EA7F3+0x1ec>)
 800990c:	2201      	movs	r2, #1
 800990e:	701a      	strb	r2, [r3, #0]
			charge_count = 0;
 8009910:	4b40      	ldr	r3, [pc, #256]	; (8009a14 <process_Rx_CAN_0X180EA7F3+0x1e8>)
 8009912:	2200      	movs	r2, #0
 8009914:	601a      	str	r2, [r3, #0]
		}

		if(Regenration_flag || RPM)
 8009916:	4b41      	ldr	r3, [pc, #260]	; (8009a1c <process_Rx_CAN_0X180EA7F3+0x1f0>)
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d103      	bne.n	8009926 <process_Rx_CAN_0X180EA7F3+0xfa>
 800991e:	4b40      	ldr	r3, [pc, #256]	; (8009a20 <process_Rx_CAN_0X180EA7F3+0x1f4>)
 8009920:	881b      	ldrh	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d01e      	beq.n	8009964 <process_Rx_CAN_0X180EA7F3+0x138>
		{

			//HvBatteryPower = 10 * 58;PackVoltage;
			charge_count = charging_started = 0;
 8009926:	4b3c      	ldr	r3, [pc, #240]	; (8009a18 <process_Rx_CAN_0X180EA7F3+0x1ec>)
 8009928:	2200      	movs	r2, #0
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	4b39      	ldr	r3, [pc, #228]	; (8009a14 <process_Rx_CAN_0X180EA7F3+0x1e8>)
 800992e:	2200      	movs	r2, #0
 8009930:	601a      	str	r2, [r3, #0]
			HvBatteryPower = PackCurrent;
 8009932:	4b37      	ldr	r3, [pc, #220]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a3b      	ldr	r2, [pc, #236]	; (8009a24 <process_Rx_CAN_0X180EA7F3+0x1f8>)
 8009938:	6013      	str	r3, [r2, #0]
			hv_count = 1;
 800993a:	4b3b      	ldr	r3, [pc, #236]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 800993c:	2201      	movs	r2, #1
 800993e:	801a      	strh	r2, [r3, #0]
			if(PackCurrent > c)
 8009940:	4b33      	ldr	r3, [pc, #204]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	4b39      	ldr	r3, [pc, #228]	; (8009a2c <process_Rx_CAN_0X180EA7F3+0x200>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	429a      	cmp	r2, r3
 800994a:	dd0b      	ble.n	8009964 <process_Rx_CAN_0X180EA7F3+0x138>
				{
				if((hv_count++ < 2))
 800994c:	4b36      	ldr	r3, [pc, #216]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 800994e:	881b      	ldrh	r3, [r3, #0]
 8009950:	1c5a      	adds	r2, r3, #1
 8009952:	b291      	uxth	r1, r2
 8009954:	4a34      	ldr	r2, [pc, #208]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 8009956:	8011      	strh	r1, [r2, #0]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d803      	bhi.n	8009964 <process_Rx_CAN_0X180EA7F3+0x138>
					c = PackCurrent;
 800995c:	4b2c      	ldr	r3, [pc, #176]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a32      	ldr	r2, [pc, #200]	; (8009a2c <process_Rx_CAN_0X180EA7F3+0x200>)
 8009962:	6013      	str	r3, [r2, #0]
				else if(PackCurrent < HvBatteryPower)
				{
					//HvBatteryPower = c * 58;PackVoltage;
				}
		}
		c4 = 0;
 8009964:	4b32      	ldr	r3, [pc, #200]	; (8009a30 <process_Rx_CAN_0X180EA7F3+0x204>)
 8009966:	2200      	movs	r2, #0
 8009968:	601a      	str	r2, [r3, #0]
 800996a:	e010      	b.n	800998e <process_Rx_CAN_0X180EA7F3+0x162>

		//charge_count++;
	}
	else if((PackCurrent <= 0))
 800996c:	4b28      	ldr	r3, [pc, #160]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	dc0c      	bgt.n	800998e <process_Rx_CAN_0X180EA7F3+0x162>
	{
		charge_count = charging_started = 0;
 8009974:	4b28      	ldr	r3, [pc, #160]	; (8009a18 <process_Rx_CAN_0X180EA7F3+0x1ec>)
 8009976:	2200      	movs	r2, #0
 8009978:	701a      	strb	r2, [r3, #0]
 800997a:	4b26      	ldr	r3, [pc, #152]	; (8009a14 <process_Rx_CAN_0X180EA7F3+0x1e8>)
 800997c:	2200      	movs	r2, #0
 800997e:	601a      	str	r2, [r3, #0]
		HvBatteryPower = c = 0;
 8009980:	4b2a      	ldr	r3, [pc, #168]	; (8009a2c <process_Rx_CAN_0X180EA7F3+0x200>)
 8009982:	2200      	movs	r2, #0
 8009984:	601a      	str	r2, [r3, #0]
 8009986:	4b29      	ldr	r3, [pc, #164]	; (8009a2c <process_Rx_CAN_0X180EA7F3+0x200>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a26      	ldr	r2, [pc, #152]	; (8009a24 <process_Rx_CAN_0X180EA7F3+0x1f8>)
 800998c:	6013      	str	r3, [r2, #0]
	}

if( (hv_count == 1) )
 800998e:	4b26      	ldr	r3, [pc, #152]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 8009990:	881b      	ldrh	r3, [r3, #0]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d10d      	bne.n	80099b2 <process_Rx_CAN_0X180EA7F3+0x186>
{
	HvBatteryPower = HvBatteryPower * 58;PackVoltage;
 8009996:	4b23      	ldr	r3, [pc, #140]	; (8009a24 <process_Rx_CAN_0X180EA7F3+0x1f8>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	223a      	movs	r2, #58	; 0x3a
 800999c:	fb02 f303 	mul.w	r3, r2, r3
 80099a0:	4a20      	ldr	r2, [pc, #128]	; (8009a24 <process_Rx_CAN_0X180EA7F3+0x1f8>)
 80099a2:	6013      	str	r3, [r2, #0]
	hv_count++;
 80099a4:	4b20      	ldr	r3, [pc, #128]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 80099a6:	881b      	ldrh	r3, [r3, #0]
 80099a8:	3301      	adds	r3, #1
 80099aa:	b29a      	uxth	r2, r3
 80099ac:	4b1e      	ldr	r3, [pc, #120]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 80099ae:	801a      	strh	r2, [r3, #0]
 80099b0:	e006      	b.n	80099c0 <process_Rx_CAN_0X180EA7F3+0x194>

}
else if(hv_count > 10)
 80099b2:	4b1d      	ldr	r3, [pc, #116]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 80099b4:	881b      	ldrh	r3, [r3, #0]
 80099b6:	2b0a      	cmp	r3, #10
 80099b8:	d902      	bls.n	80099c0 <process_Rx_CAN_0X180EA7F3+0x194>
	hv_count = 0;
 80099ba:	4b1b      	ldr	r3, [pc, #108]	; (8009a28 <process_Rx_CAN_0X180EA7F3+0x1fc>)
 80099bc:	2200      	movs	r2, #0
 80099be:	801a      	strh	r2, [r3, #0]

	//OBDII_CAN[can_0x01].CAN_Data[2] = tempData[1];
	//OBDII_CAN[can_0x01].CAN_Data[3] = tempData[0];
if(PackCurrent < c4)
 80099c0:	4b13      	ldr	r3, [pc, #76]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	461a      	mov	r2, r3
 80099c6:	4b1a      	ldr	r3, [pc, #104]	; (8009a30 <process_Rx_CAN_0X180EA7F3+0x204>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d207      	bcs.n	80099de <process_Rx_CAN_0X180EA7F3+0x1b2>
{
	int a;
	a++;
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	3301      	adds	r3, #1
 80099d2:	60bb      	str	r3, [r7, #8]
	c4 = PackCurrent;
 80099d4:	4b0e      	ldr	r3, [pc, #56]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	4b15      	ldr	r3, [pc, #84]	; (8009a30 <process_Rx_CAN_0X180EA7F3+0x204>)
 80099dc:	601a      	str	r2, [r3, #0]
}
if(PackCurrent < -10)
 80099de:	4b0c      	ldr	r3, [pc, #48]	; (8009a10 <process_Rx_CAN_0X180EA7F3+0x1e4>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f113 0f0a 	cmn.w	r3, #10
 80099e6:	da02      	bge.n	80099ee <process_Rx_CAN_0X180EA7F3+0x1c2>
{
	int a;
	a++;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	3301      	adds	r3, #1
 80099ec:	607b      	str	r3, [r7, #4]
}
}
 80099ee:	3718      	adds	r7, #24
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	08013898 	.word	0x08013898
 80099f8:	1ffe9258 	.word	0x1ffe9258
 80099fc:	cccccccd 	.word	0xcccccccd
 8009a00:	1fff4990 	.word	0x1fff4990
 8009a04:	66666667 	.word	0x66666667
 8009a08:	1fff48b6 	.word	0x1fff48b6
 8009a0c:	1fff48dc 	.word	0x1fff48dc
 8009a10:	1fff48d4 	.word	0x1fff48d4
 8009a14:	1fff453c 	.word	0x1fff453c
 8009a18:	1fff4914 	.word	0x1fff4914
 8009a1c:	1fff4992 	.word	0x1fff4992
 8009a20:	1fff48d0 	.word	0x1fff48d0
 8009a24:	1fff48d8 	.word	0x1fff48d8
 8009a28:	1fff48f4 	.word	0x1fff48f4
 8009a2c:	1fff4540 	.word	0x1fff4540
 8009a30:	1fff4544 	.word	0x1fff4544

08009a34 <process_Rx_CAN_0X180FA7F3>:

void process_Rx_CAN_0X180FA7F3(void)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
	int PackCurent = 0;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	60fb      	str	r3, [r7, #12]
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009a3e:	4b20      	ldr	r3, [pc, #128]	; (8009ac0 <process_Rx_CAN_0X180FA7F3+0x8c>)
 8009a40:	60bb      	str	r3, [r7, #8]

	mo_index = 21;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009a42:	2315      	movs	r3, #21
 8009a44:	71fb      	strb	r3, [r7, #7]

	tempData = &CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[0];
 8009a46:	4b1f      	ldr	r3, [pc, #124]	; (8009ac4 <process_Rx_CAN_0X180FA7F3+0x90>)
 8009a48:	603b      	str	r3, [r7, #0]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009a4a:	79fb      	ldrb	r3, [r7, #7]
 8009a4c:	68ba      	ldr	r2, [r7, #8]
 8009a4e:	3302      	adds	r3, #2
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	4413      	add	r3, r2
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	4618      	mov	r0, r3
 8009a58:	6839      	ldr	r1, [r7, #0]
 8009a5a:	f000 fe59 	bl	800a710 <CAN_NODE_MO_ReadData>

	Bms_SOC = ((uint16_t)tempData[1] << 8) | tempData[0];
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	3301      	adds	r3, #1
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	021b      	lsls	r3, r3, #8
 8009a66:	b29a      	uxth	r2, r3
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	b29b      	uxth	r3, r3
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	b29a      	uxth	r2, r3
 8009a74:	4b14      	ldr	r3, [pc, #80]	; (8009ac8 <process_Rx_CAN_0X180FA7F3+0x94>)
 8009a76:	801a      	strh	r2, [r3, #0]

	Bms_SOH = (((uint16_t)tempData[3] << 8) | tempData[2]) / 10;
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	3303      	adds	r3, #3
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	021b      	lsls	r3, r3, #8
 8009a80:	683a      	ldr	r2, [r7, #0]
 8009a82:	3202      	adds	r2, #2
 8009a84:	7812      	ldrb	r2, [r2, #0]
 8009a86:	4313      	orrs	r3, r2
 8009a88:	4a10      	ldr	r2, [pc, #64]	; (8009acc <process_Rx_CAN_0X180FA7F3+0x98>)
 8009a8a:	fb82 1203 	smull	r1, r2, r2, r3
 8009a8e:	1092      	asrs	r2, r2, #2
 8009a90:	17db      	asrs	r3, r3, #31
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	4b0e      	ldr	r3, [pc, #56]	; (8009ad0 <process_Rx_CAN_0X180FA7F3+0x9c>)
 8009a98:	801a      	strh	r2, [r3, #0]

	PackVoltage = (((uint16_t)tempData[7] << 8) | tempData[6])/10;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	3307      	adds	r3, #7
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	021b      	lsls	r3, r3, #8
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	3206      	adds	r2, #6
 8009aa6:	7812      	ldrb	r2, [r2, #0]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	4a08      	ldr	r2, [pc, #32]	; (8009acc <process_Rx_CAN_0X180FA7F3+0x98>)
 8009aac:	fb82 1203 	smull	r1, r2, r2, r3
 8009ab0:	1092      	asrs	r2, r2, #2
 8009ab2:	17db      	asrs	r3, r3, #31
 8009ab4:	1ad3      	subs	r3, r2, r3
 8009ab6:	4a07      	ldr	r2, [pc, #28]	; (8009ad4 <process_Rx_CAN_0X180FA7F3+0xa0>)
 8009ab8:	6013      	str	r3, [r2, #0]

}
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	08013898 	.word	0x08013898
 8009ac4:	1ffe9264 	.word	0x1ffe9264
 8009ac8:	1fff497c 	.word	0x1fff497c
 8009acc:	66666667 	.word	0x66666667
 8009ad0:	1fff4984 	.word	0x1fff4984
 8009ad4:	1fff4994 	.word	0x1fff4994

08009ad8 <process_Rx_CAN_0X1814A7F3>:
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);

}

void process_Rx_CAN_0X1814A7F3(void)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009ade:	4b09      	ldr	r3, [pc, #36]	; (8009b04 <process_Rx_CAN_0X1814A7F3+0x2c>)
 8009ae0:	60fb      	str	r3, [r7, #12]

	mo_index = 23;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009ae2:	2317      	movs	r3, #23
 8009ae4:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X1814A7F3].CAN_Data[0];
 8009ae6:	4b08      	ldr	r3, [pc, #32]	; (8009b08 <process_Rx_CAN_0X1814A7F3+0x30>)
 8009ae8:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009aea:	7afb      	ldrb	r3, [r7, #11]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	3302      	adds	r3, #2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	4413      	add	r3, r2
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	4618      	mov	r0, r3
 8009af8:	6879      	ldr	r1, [r7, #4]
 8009afa:	f000 fe09 	bl	800a710 <CAN_NODE_MO_ReadData>

}
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}
 8009b04:	08013898 	.word	0x08013898
 8009b08:	1ffe9294 	.word	0x1ffe9294

08009b0c <process_Rx_CAN_0X1815A7F3>:

void process_Rx_CAN_0X1815A7F3(void)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009b12:	4b09      	ldr	r3, [pc, #36]	; (8009b38 <process_Rx_CAN_0X1815A7F3+0x2c>)
 8009b14:	60fb      	str	r3, [r7, #12]

	mo_index = 23;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009b16:	2317      	movs	r3, #23
 8009b18:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X1815A7F3].CAN_Data[0];
 8009b1a:	4b08      	ldr	r3, [pc, #32]	; (8009b3c <process_Rx_CAN_0X1815A7F3+0x30>)
 8009b1c:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009b1e:	7afb      	ldrb	r3, [r7, #11]
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	3302      	adds	r3, #2
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	4413      	add	r3, r2
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	6879      	ldr	r1, [r7, #4]
 8009b2e:	f000 fdef 	bl	800a710 <CAN_NODE_MO_ReadData>

}
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	08013898 	.word	0x08013898
 8009b3c:	1ffe92a0 	.word	0x1ffe92a0

08009b40 <process_Rx_CAN_0X1808A7F3>:


void process_Rx_CAN_0X1808A7F3(void)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009b46:	4b09      	ldr	r3, [pc, #36]	; (8009b6c <process_Rx_CAN_0X1808A7F3+0x2c>)
 8009b48:	60fb      	str	r3, [r7, #12]

	mo_index = 12;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009b4a:	230c      	movs	r3, #12
 8009b4c:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X1808A7F3].CAN_Data[0];
 8009b4e:	4b08      	ldr	r3, [pc, #32]	; (8009b70 <process_Rx_CAN_0X1808A7F3+0x30>)
 8009b50:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009b52:	7afb      	ldrb	r3, [r7, #11]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	3302      	adds	r3, #2
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	4413      	add	r3, r2
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	4618      	mov	r0, r3
 8009b60:	6879      	ldr	r1, [r7, #4]
 8009b62:	f000 fdd5 	bl	800a710 <CAN_NODE_MO_ReadData>

}
 8009b66:	3710      	adds	r7, #16
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}
 8009b6c:	08013898 	.word	0x08013898
 8009b70:	1ffe92b8 	.word	0x1ffe92b8

08009b74 <process_Rx_CAN_0X180AA7F3>:


void process_Rx_CAN_0X180AA7F3(void)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
	BMS_Avg_temp=0;
 8009b7a:	4b23      	ldr	r3, [pc, #140]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	601a      	str	r2, [r3, #0]
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009b80:	4b22      	ldr	r3, [pc, #136]	; (8009c0c <process_Rx_CAN_0X180AA7F3+0x98>)
 8009b82:	60fb      	str	r3, [r7, #12]

	mo_index = 13;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009b84:	230d      	movs	r3, #13
 8009b86:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X180AA7F3].CAN_Data[0];
 8009b88:	4b21      	ldr	r3, [pc, #132]	; (8009c10 <process_Rx_CAN_0X180AA7F3+0x9c>)
 8009b8a:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009b8c:	7afb      	ldrb	r3, [r7, #11]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	3302      	adds	r3, #2
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	4413      	add	r3, r2
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	4618      	mov	r0, r3
 8009b9a:	6879      	ldr	r1, [r7, #4]
 8009b9c:	f000 fdb8 	bl	800a710 <CAN_NODE_MO_ReadData>

	BMS_Avg_temp=((int16_t)tempData[1] << 8) | tempData[0] ;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	021b      	lsls	r3, r3, #8
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	7812      	ldrb	r2, [r2, #0]
 8009bac:	4313      	orrs	r3, r2
 8009bae:	4a16      	ldr	r2, [pc, #88]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bb0:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[3] << 8) | tempData[2];
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	3303      	adds	r3, #3
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	021b      	lsls	r3, r3, #8
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	3202      	adds	r2, #2
 8009bbe:	7812      	ldrb	r2, [r2, #0]
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	4b11      	ldr	r3, [pc, #68]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	4a0f      	ldr	r2, [pc, #60]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bca:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[5] << 8) | tempData[4];
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	3305      	adds	r3, #5
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	021b      	lsls	r3, r3, #8
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	3204      	adds	r2, #4
 8009bd8:	7812      	ldrb	r2, [r2, #0]
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	4b0a      	ldr	r3, [pc, #40]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4413      	add	r3, r2
 8009be2:	4a09      	ldr	r2, [pc, #36]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009be4:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[7] << 8) | tempData[6];
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	3307      	adds	r3, #7
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	021b      	lsls	r3, r3, #8
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	3206      	adds	r2, #6
 8009bf2:	7812      	ldrb	r2, [r2, #0]
 8009bf4:	431a      	orrs	r2, r3
 8009bf6:	4b04      	ldr	r3, [pc, #16]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4413      	add	r3, r2
 8009bfc:	4a02      	ldr	r2, [pc, #8]	; (8009c08 <process_Rx_CAN_0X180AA7F3+0x94>)
 8009bfe:	6013      	str	r3, [r2, #0]

}
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	1fff4980 	.word	0x1fff4980
 8009c0c:	08013898 	.word	0x08013898
 8009c10:	1ffe92c4 	.word	0x1ffe92c4

08009c14 <process_Rx_CAN_0X180BA7F3>:


void process_Rx_CAN_0X180BA7F3(void)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009c1a:	4b27      	ldr	r3, [pc, #156]	; (8009cb8 <process_Rx_CAN_0X180BA7F3+0xa4>)
 8009c1c:	60fb      	str	r3, [r7, #12]

	mo_index = 14;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009c1e:	230e      	movs	r3, #14
 8009c20:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X180BA7F3].CAN_Data[0];
 8009c22:	4b26      	ldr	r3, [pc, #152]	; (8009cbc <process_Rx_CAN_0X180BA7F3+0xa8>)
 8009c24:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009c26:	7afb      	ldrb	r3, [r7, #11]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	3302      	adds	r3, #2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4413      	add	r3, r2
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	4618      	mov	r0, r3
 8009c34:	6879      	ldr	r1, [r7, #4]
 8009c36:	f000 fd6b 	bl	800a710 <CAN_NODE_MO_ReadData>

	BMS_Avg_temp +=((int16_t)tempData[1] << 8) | tempData[0] ;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	021b      	lsls	r3, r3, #8
 8009c42:	687a      	ldr	r2, [r7, #4]
 8009c44:	7812      	ldrb	r2, [r2, #0]
 8009c46:	431a      	orrs	r2, r3
 8009c48:	4b1d      	ldr	r3, [pc, #116]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	4a1c      	ldr	r2, [pc, #112]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c50:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[3] << 8) | tempData[2];
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	3303      	adds	r3, #3
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	021b      	lsls	r3, r3, #8
 8009c5a:	687a      	ldr	r2, [r7, #4]
 8009c5c:	3202      	adds	r2, #2
 8009c5e:	7812      	ldrb	r2, [r2, #0]
 8009c60:	431a      	orrs	r2, r3
 8009c62:	4b17      	ldr	r3, [pc, #92]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4413      	add	r3, r2
 8009c68:	4a15      	ldr	r2, [pc, #84]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c6a:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[5] << 8) | tempData[4];
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3305      	adds	r3, #5
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	021b      	lsls	r3, r3, #8
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	3204      	adds	r2, #4
 8009c78:	7812      	ldrb	r2, [r2, #0]
 8009c7a:	431a      	orrs	r2, r3
 8009c7c:	4b10      	ldr	r3, [pc, #64]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4413      	add	r3, r2
 8009c82:	4a0f      	ldr	r2, [pc, #60]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c84:	6013      	str	r3, [r2, #0]
	BMS_Avg_temp += ((int16_t)tempData[7] << 8) | tempData[6];
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	3307      	adds	r3, #7
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	021b      	lsls	r3, r3, #8
 8009c8e:	687a      	ldr	r2, [r7, #4]
 8009c90:	3206      	adds	r2, #6
 8009c92:	7812      	ldrb	r2, [r2, #0]
 8009c94:	431a      	orrs	r2, r3
 8009c96:	4b0a      	ldr	r3, [pc, #40]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	4a08      	ldr	r2, [pc, #32]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009c9e:	6013      	str	r3, [r2, #0]

	BMS_Avg_temp=BMS_Avg_temp/8;
 8009ca0:	4b07      	ldr	r3, [pc, #28]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	da00      	bge.n	8009caa <process_Rx_CAN_0X180BA7F3+0x96>
 8009ca8:	3307      	adds	r3, #7
 8009caa:	10db      	asrs	r3, r3, #3
 8009cac:	461a      	mov	r2, r3
 8009cae:	4b04      	ldr	r3, [pc, #16]	; (8009cc0 <process_Rx_CAN_0X180BA7F3+0xac>)
 8009cb0:	601a      	str	r2, [r3, #0]

}
 8009cb2:	3710      	adds	r7, #16
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	08013898 	.word	0x08013898
 8009cbc:	1ffe92d0 	.word	0x1ffe92d0
 8009cc0:	1fff4980 	.word	0x1fff4980

08009cc4 <process_Rx_CAN_0X180CA7F3>:



void process_Rx_CAN_0X180CA7F3(void)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009cca:	4b22      	ldr	r3, [pc, #136]	; (8009d54 <process_Rx_CAN_0X180CA7F3+0x90>)
 8009ccc:	60fb      	str	r3, [r7, #12]

	mo_index = 24;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 8009cce:	2318      	movs	r3, #24
 8009cd0:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[CAN_0X180CA7F3].CAN_Data[0];
 8009cd2:	4b21      	ldr	r3, [pc, #132]	; (8009d58 <process_Rx_CAN_0X180CA7F3+0x94>)
 8009cd4:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 8009cd6:	7afb      	ldrb	r3, [r7, #11]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	3302      	adds	r3, #2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	4413      	add	r3, r2
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	6879      	ldr	r1, [r7, #4]
 8009ce6:	f000 fd13 	bl	800a710 <CAN_NODE_MO_ReadData>

	Bms_minTemp = ((int16_t)tempData[1] << 8) | tempData[0];
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	3301      	adds	r3, #1
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	021b      	lsls	r3, r3, #8
 8009cf2:	b29a      	uxth	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	b29a      	uxth	r2, r3
 8009cfe:	4b17      	ldr	r3, [pc, #92]	; (8009d5c <process_Rx_CAN_0X180CA7F3+0x98>)
 8009d00:	801a      	strh	r2, [r3, #0]
	Bms_minTemp = Bms_minTemp / 10;
 8009d02:	4b16      	ldr	r3, [pc, #88]	; (8009d5c <process_Rx_CAN_0X180CA7F3+0x98>)
 8009d04:	881b      	ldrh	r3, [r3, #0]
 8009d06:	b21b      	sxth	r3, r3
 8009d08:	4a15      	ldr	r2, [pc, #84]	; (8009d60 <process_Rx_CAN_0X180CA7F3+0x9c>)
 8009d0a:	fb82 1203 	smull	r1, r2, r2, r3
 8009d0e:	1092      	asrs	r2, r2, #2
 8009d10:	17db      	asrs	r3, r3, #31
 8009d12:	1ad3      	subs	r3, r2, r3
 8009d14:	b29a      	uxth	r2, r3
 8009d16:	4b11      	ldr	r3, [pc, #68]	; (8009d5c <process_Rx_CAN_0X180CA7F3+0x98>)
 8009d18:	801a      	strh	r2, [r3, #0]
	Bms_maxTemp = ((int16_t)tempData[3] << 8) | tempData[2];
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	3303      	adds	r3, #3
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	021b      	lsls	r3, r3, #8
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3302      	adds	r3, #2
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	b29a      	uxth	r2, r3
 8009d30:	4b0c      	ldr	r3, [pc, #48]	; (8009d64 <process_Rx_CAN_0X180CA7F3+0xa0>)
 8009d32:	801a      	strh	r2, [r3, #0]
	Bms_maxTemp = Bms_maxTemp / 10;
 8009d34:	4b0b      	ldr	r3, [pc, #44]	; (8009d64 <process_Rx_CAN_0X180CA7F3+0xa0>)
 8009d36:	881b      	ldrh	r3, [r3, #0]
 8009d38:	b21b      	sxth	r3, r3
 8009d3a:	4a09      	ldr	r2, [pc, #36]	; (8009d60 <process_Rx_CAN_0X180CA7F3+0x9c>)
 8009d3c:	fb82 1203 	smull	r1, r2, r2, r3
 8009d40:	1092      	asrs	r2, r2, #2
 8009d42:	17db      	asrs	r3, r3, #31
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <process_Rx_CAN_0X180CA7F3+0xa0>)
 8009d4a:	801a      	strh	r2, [r3, #0]

}
 8009d4c:	3710      	adds	r7, #16
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	08013898 	.word	0x08013898
 8009d58:	1ffe92ac 	.word	0x1ffe92ac
 8009d5c:	1fff48fc 	.word	0x1fff48fc
 8009d60:	66666667 	.word	0x66666667
 8009d64:	1fff48b4 	.word	0x1fff48b4

08009d68 <Read_can_bms_29bit>:

void Read_can_bms_29bit(void)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	af00      	add	r7, sp, #0
	CAN_Rx_0x1810A7F3();
 8009d6c:	f7ff fc3a 	bl	80095e4 <CAN_Rx_0x1810A7F3>
	CAN_Rx_0x180EA7F3();
 8009d70:	f7ff fbbc 	bl	80094ec <CAN_Rx_0x180EA7F3>
	CAN_Rx_0x180FA7F3();
 8009d74:	f7ff fbf8 	bl	8009568 <CAN_Rx_0x180FA7F3>
	CAN_Rx_0x1814A7F3();
 8009d78:	f7ff fc72 	bl	8009660 <CAN_Rx_0x1814A7F3>
	CAN_Rx_0x1815A7F3();
 8009d7c:	f7ff fcae 	bl	80096dc <CAN_Rx_0x1815A7F3>
	CAN_Rx_0x180CA7F3();
 8009d80:	f7ff fcea 	bl	8009758 <CAN_Rx_0x180CA7F3>
	CAN_Rx_0x1808A7F3();
 8009d84:	f7ff faf8 	bl	8009378 <CAN_Rx_0x1808A7F3>
    CAN_Rx_0x180AA7F3();
 8009d88:	f7ff fb34 	bl	80093f4 <CAN_Rx_0x180AA7F3>
    CAN_Rx_0x180BA7F3();
 8009d8c:	f7ff fb70 	bl	8009470 <CAN_Rx_0x180BA7F3>
}
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop

08009d94 <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b083      	sub	sp, #12
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	683a      	ldr	r2, [r7, #0]
 8009da4:	61da      	str	r2, [r3, #28]
}
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <Update_CAN_0x18FF0921>:
	{0x18FF2121, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},
	{0x18FED911, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}}
};

void Update_CAN_0x18FF0921(void)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009db6:	4b07      	ldr	r3, [pc, #28]	; (8009dd4 <Update_CAN_0x18FF0921+0x24>)
 8009db8:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FF0921].CAN_Data[ZERO_BYTE];
 8009dba:	4b07      	ldr	r3, [pc, #28]	; (8009dd8 <Update_CAN_0x18FF0921+0x28>)
 8009dbc:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_18FF0921], tempData);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	68b9      	ldr	r1, [r7, #8]
 8009dc6:	f7fe fe05 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009dce:	3710      	adds	r7, #16
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	08013898 	.word	0x08013898
 8009dd8:	1ffe92dc 	.word	0x1ffe92dc

08009ddc <Update_CAN_0x0CF00400>:

void Update_CAN_0x0CF00400(void)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009de2:	4b07      	ldr	r3, [pc, #28]	; (8009e00 <Update_CAN_0x0CF00400+0x24>)
 8009de4:	60fb      	str	r3, [r7, #12]
	//to update battery temperature
//	CAN_MSG_DB[CAN_18FFB632].CAN_Data[THIRD_BYTE] = POwer;
//	CAN_MSG_DB[CAN_18FFB632].CAN_Data[THIRD_BYTE] = POwer >> 8;


	tempData = &CAN_MSG_DB[CAN_0CF00400].CAN_Data[ZERO_BYTE];
 8009de6:	4b07      	ldr	r3, [pc, #28]	; (8009e04 <Update_CAN_0x0CF00400+0x28>)
 8009de8:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_0CF00400], tempData);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	691b      	ldr	r3, [r3, #16]
 8009dee:	4618      	mov	r0, r3
 8009df0:	68b9      	ldr	r1, [r7, #8]
 8009df2:	f7fe fdef 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009df6:	4603      	mov	r3, r0
 8009df8:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009dfa:	3710      	adds	r7, #16
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	08013898 	.word	0x08013898
 8009e04:	1ffe92e8 	.word	0x1ffe92e8

08009e08 <Update_CAN_0x18FFC621>:

void Update_CAN_0x18FFC621(void)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009e0e:	4b07      	ldr	r3, [pc, #28]	; (8009e2c <Update_CAN_0x18FFC621+0x24>)
 8009e10:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FFC621].CAN_Data[ZERO_BYTE];
 8009e12:	4b07      	ldr	r3, [pc, #28]	; (8009e30 <Update_CAN_0x18FFC621+0x28>)
 8009e14:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_18FFC621], tempData);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	695b      	ldr	r3, [r3, #20]
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	68b9      	ldr	r1, [r7, #8]
 8009e1e:	f7fe fdd9 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009e22:	4603      	mov	r3, r0
 8009e24:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	08013898 	.word	0x08013898
 8009e30:	1ffe92f4 	.word	0x1ffe92f4

08009e34 <Update_CAN_0x18FFB632>:

void Update_CAN_0x18FFB632(void)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009e3a:	4b12      	ldr	r3, [pc, #72]	; (8009e84 <Update_CAN_0x18FFB632+0x50>)
 8009e3c:	60fb      	str	r3, [r7, #12]

	//to update SOC percentage byte         (0 to 100) to (10 to 100)
		//BMS_SOC = CAN_MSG_DB[CAN_18FFB632].CAN_Data[ZERO_BYTE] = map(CAN_MSG_DB_BMS[CAN_0x102].CAN_Data[ZERO_BYTE], 10, 100, 0, 100);

	//to update SOC percentage byte         (0 to 100) to (10 to 100)
	Mapped_BMS_SOC = BMS_SOC = CAN_MSG_DB[CAN_18FFB632].CAN_Data[ZERO_BYTE] = Bms_SOC;
 8009e3e:	4b12      	ldr	r3, [pc, #72]	; (8009e88 <Update_CAN_0x18FFB632+0x54>)
 8009e40:	881b      	ldrh	r3, [r3, #0]
 8009e42:	b2da      	uxtb	r2, r3
 8009e44:	4b11      	ldr	r3, [pc, #68]	; (8009e8c <Update_CAN_0x18FFB632+0x58>)
 8009e46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8009e4a:	4b10      	ldr	r3, [pc, #64]	; (8009e8c <Update_CAN_0x18FFB632+0x58>)
 8009e4c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8009e50:	4b0f      	ldr	r3, [pc, #60]	; (8009e90 <Update_CAN_0x18FFB632+0x5c>)
 8009e52:	701a      	strb	r2, [r3, #0]
 8009e54:	4b0e      	ldr	r3, [pc, #56]	; (8009e90 <Update_CAN_0x18FFB632+0x5c>)
 8009e56:	781a      	ldrb	r2, [r3, #0]
 8009e58:	4b0e      	ldr	r3, [pc, #56]	; (8009e94 <Update_CAN_0x18FFB632+0x60>)
 8009e5a:	701a      	strb	r2, [r3, #0]
//	Mapped_BMS_SOC = BMS_SOC = CAN_MSG_DB[CAN_18FFB632].CAN_Data[ZERO_BYTE] = map(Bms_SOC, 10, 100, 0, 100);

	//to update battery temperature
	CAN_MSG_DB[CAN_18FFB632].CAN_Data[SECOND_BYTE] = Bms_maxTemp;
 8009e5c:	4b0e      	ldr	r3, [pc, #56]	; (8009e98 <Update_CAN_0x18FFB632+0x64>)
 8009e5e:	881b      	ldrh	r3, [r3, #0]
 8009e60:	b2da      	uxtb	r2, r3
 8009e62:	4b0a      	ldr	r3, [pc, #40]	; (8009e8c <Update_CAN_0x18FFB632+0x58>)
 8009e64:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

	//to update drive mode information
	//CAN_MSG_DB[CAN_18FFB632].CAN_Data[FOURTH_BYTE] = CAN_MSG_DB_BMS[CAN_0x102].CAN_Data[ZERO_BYTE];


	tempData = &CAN_MSG_DB[CAN_18FFB632].CAN_Data[ZERO_BYTE];
 8009e68:	4b0c      	ldr	r3, [pc, #48]	; (8009e9c <Update_CAN_0x18FFB632+0x68>)
 8009e6a:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_18FFB632], tempData);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	699b      	ldr	r3, [r3, #24]
 8009e70:	4618      	mov	r0, r3
 8009e72:	68b9      	ldr	r1, [r7, #8]
 8009e74:	f7fe fdae 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009e7c:	3710      	adds	r7, #16
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
 8009e82:	bf00      	nop
 8009e84:	08013898 	.word	0x08013898
 8009e88:	1fff497c 	.word	0x1fff497c
 8009e8c:	1ffe92d8 	.word	0x1ffe92d8
 8009e90:	1fff48b8 	.word	0x1fff48b8
 8009e94:	1fff48bc 	.word	0x1fff48bc
 8009e98:	1fff48b4 	.word	0x1fff48b4
 8009e9c:	1ffe9300 	.word	0x1ffe9300

08009ea0 <Update_CAN_0x0CF10121>:

void Update_CAN_0x0CF10121(void)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009ea6:	4b0f      	ldr	r3, [pc, #60]	; (8009ee4 <Update_CAN_0x0CF10121+0x44>)
 8009ea8:	60fb      	str	r3, [r7, #12]

	// TO get the SOC percentage
	//Soc_perc = CAN_MSG_DB_BMS[CAN_0x102].CAN_Data[ZERO_BYTE];
	//calculate DTE
	//Dte = Soc_perc * 2U;
 	Dte = Bms_SOC * 2;
 8009eaa:	4b0f      	ldr	r3, [pc, #60]	; (8009ee8 <Update_CAN_0x0CF10121+0x48>)
 8009eac:	881b      	ldrh	r3, [r3, #0]
 8009eae:	005b      	lsls	r3, r3, #1
 8009eb0:	817b      	strh	r3, [r7, #10]
	CAN_MSG_DB[CAN_0CF10121].CAN_Data[FOURTH_BYTE] = Dte;
 8009eb2:	897b      	ldrh	r3, [r7, #10]
 8009eb4:	b2da      	uxtb	r2, r3
 8009eb6:	4b0d      	ldr	r3, [pc, #52]	; (8009eec <Update_CAN_0x0CF10121+0x4c>)
 8009eb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	CAN_MSG_DB[CAN_0CF10121].CAN_Data[FIFTH_BYTE] = (Dte >> 8);
 8009ebc:	897b      	ldrh	r3, [r7, #10]
 8009ebe:	0a1b      	lsrs	r3, r3, #8
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	b2da      	uxtb	r2, r3
 8009ec4:	4b09      	ldr	r3, [pc, #36]	; (8009eec <Update_CAN_0x0CF10121+0x4c>)
 8009ec6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	tempData = &CAN_MSG_DB[CAN_0CF10121].CAN_Data[ZERO_BYTE];
 8009eca:	4b09      	ldr	r3, [pc, #36]	; (8009ef0 <Update_CAN_0x0CF10121+0x50>)
 8009ecc:	607b      	str	r3, [r7, #4]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_0CF10121], tempData);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	69db      	ldr	r3, [r3, #28]
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	6879      	ldr	r1, [r7, #4]
 8009ed6:	f7fe fd7d 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009eda:	4603      	mov	r3, r0
 8009edc:	70fb      	strb	r3, [r7, #3]
	}
	else
	{
		// message object failed to update.
	}
}
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	08013898 	.word	0x08013898
 8009ee8:	1fff497c 	.word	0x1fff497c
 8009eec:	1ffe92d8 	.word	0x1ffe92d8
 8009ef0:	1ffe930c 	.word	0x1ffe930c

08009ef4 <Update_CAN_0x18FEEE00>:

void Update_CAN_0x18FEEE00(void)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009efa:	4b07      	ldr	r3, [pc, #28]	; (8009f18 <Update_CAN_0x18FEEE00+0x24>)
 8009efc:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FEEE00].CAN_Data[ZERO_BYTE];
 8009efe:	4b07      	ldr	r3, [pc, #28]	; (8009f1c <Update_CAN_0x18FEEE00+0x28>)
 8009f00:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_18FEEE00], tempData);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6a1b      	ldr	r3, [r3, #32]
 8009f06:	4618      	mov	r0, r3
 8009f08:	68b9      	ldr	r1, [r7, #8]
 8009f0a:	f7fe fd63 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	08013898 	.word	0x08013898
 8009f1c:	1ffe9318 	.word	0x1ffe9318

08009f20 <Update_CAN_0x18FF2021>:

void Update_CAN_0x18FF2021(void)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009f26:	4b07      	ldr	r3, [pc, #28]	; (8009f44 <Update_CAN_0x18FF2021+0x24>)
 8009f28:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FF2021].CAN_Data[ZERO_BYTE];
 8009f2a:	4b07      	ldr	r3, [pc, #28]	; (8009f48 <Update_CAN_0x18FF2021+0x28>)
 8009f2c:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[CAN_18FF2021], tempData);
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f32:	4618      	mov	r0, r3
 8009f34:	68b9      	ldr	r1, [r7, #8]
 8009f36:	f7fe fd4d 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		// message object failed to update.
	}
}
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	08013898 	.word	0x08013898
 8009f48:	1ffe9324 	.word	0x1ffe9324

08009f4c <Update_CAN_0x18FF2121>:

void Update_CAN_0x18FF2121(void)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b084      	sub	sp, #16
 8009f50:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009f52:	4b0c      	ldr	r3, [pc, #48]	; (8009f84 <Update_CAN_0x18FF2121+0x38>)
 8009f54:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FF2121].CAN_Data[ZERO_BYTE];
 8009f56:	4b0c      	ldr	r3, [pc, #48]	; (8009f88 <Update_CAN_0x18FF2121+0x3c>)
 8009f58:	60bb      	str	r3, [r7, #8]

	 //  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[29],tempData);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f60:	4618      	mov	r0, r3
 8009f62:	68b9      	ldr	r1, [r7, #8]
 8009f64:	f7fe fd36 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	71fb      	strb	r3, [r7, #7]

		       if (status == CAN_NODE_STATUS_SUCCESS)
 8009f6c:	79fb      	ldrb	r3, [r7, #7]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d105      	bne.n	8009f7e <Update_CAN_0x18FF2121+0x32>
		       {
		         // message object data updated.

		         // transmit the data
		         CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[29]);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7fe fd07 	bl	800898c <CAN_NODE_MO_Transmit>
		       }
		       else
		       {
		         // message object failed to update.
		       }
}
 8009f7e:	3710      	adds	r7, #16
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}
 8009f84:	08013898 	.word	0x08013898
 8009f88:	1ffe9330 	.word	0x1ffe9330

08009f8c <Update_CAN_0x18FED911>:

void Update_CAN_0x18FED911(void)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b084      	sub	sp, #16
 8009f90:	af00      	add	r7, sp, #0
	uint8_t *tempData;
	CAN_NODE_STATUS_t status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009f92:	4b0b      	ldr	r3, [pc, #44]	; (8009fc0 <Update_CAN_0x18FED911+0x34>)
 8009f94:	60fb      	str	r3, [r7, #12]

	tempData = &CAN_MSG_DB[CAN_18FED911].CAN_Data[ZERO_BYTE];
 8009f96:	4b0b      	ldr	r3, [pc, #44]	; (8009fc4 <Update_CAN_0x18FED911+0x38>)
 8009f98:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[15],tempData);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	68b9      	ldr	r1, [r7, #8]
 8009fa2:	f7fe fd17 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	71fb      	strb	r3, [r7, #7]

	if (status == CAN_NODE_STATUS_SUCCESS)
 8009faa:	79fb      	ldrb	r3, [r7, #7]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d104      	bne.n	8009fba <Update_CAN_0x18FED911+0x2e>
	{
		// message object data updated.

		// transmit the data
		CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[15]);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7fe fce9 	bl	800898c <CAN_NODE_MO_Transmit>
	}
	else
	{
		// message object failed to update.
	}
}
 8009fba:	3710      	adds	r7, #16
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	08013898 	.word	0x08013898
 8009fc4:	1ffe933c 	.word	0x1ffe933c

08009fc8 <CAN_OUTPUT_CLUSTER>:


void CAN_OUTPUT_CLUSTER()
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 8009fce:	4b25      	ldr	r3, [pc, #148]	; (800a064 <CAN_OUTPUT_CLUSTER+0x9c>)
 8009fd0:	60bb      	str	r3, [r7, #8]
	CAN_NODE_STATUS_t mo_tranmit_status;
	CAN_NODE_STATUS_t status;
	uint16_t msg_count;

	/* update all message's data */
	Update_CAN_0x18FF0921();
 8009fd2:	f7ff feed 	bl	8009db0 <Update_CAN_0x18FF0921>
	Update_CAN_0x0CF00400();
 8009fd6:	f7ff ff01 	bl	8009ddc <Update_CAN_0x0CF00400>
	Update_CAN_0x18FFC621();
 8009fda:	f7ff ff15 	bl	8009e08 <Update_CAN_0x18FFC621>
	Update_CAN_0x18FFB632();
 8009fde:	f7ff ff29 	bl	8009e34 <Update_CAN_0x18FFB632>
	Update_CAN_0x0CF10121();
 8009fe2:	f7ff ff5d 	bl	8009ea0 <Update_CAN_0x0CF10121>
	Update_CAN_0x18FEEE00();
 8009fe6:	f7ff ff85 	bl	8009ef4 <Update_CAN_0x18FEEE00>
	Update_CAN_0x18FF2021();
 8009fea:	f7ff ff99 	bl	8009f20 <Update_CAN_0x18FF2021>

/* will update separately */
	Update_CAN_0x18FF2121();
 8009fee:	f7ff ffad 	bl	8009f4c <Update_CAN_0x18FF2121>
	Update_CAN_0x18FED911();
 8009ff2:	f7ff ffcb 	bl	8009f8c <Update_CAN_0x18FED911>
/*                             */

	/* Shoot CAN messages on CAN bus */
	for(msg_count = 0; msg_count < CAN_TX_MO_COUNT_CLUSTER; msg_count++)
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	81fb      	strh	r3, [r7, #14]
 8009ffa:	e02c      	b.n	800a056 <CAN_OUTPUT_CLUSTER+0x8e>
	{
		MO_Ptr = HandlePtr1->lmobj_ptr[msg_count]->mo_ptr;
 8009ffc:	89fb      	ldrh	r3, [r7, #14]
 8009ffe:	68ba      	ldr	r2, [r7, #8]
 800a000:	3302      	adds	r3, #2
 800a002:	009b      	lsls	r3, r3, #2
 800a004:	4413      	add	r3, r2
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	607b      	str	r3, [r7, #4]

		mo_tranmit_status = CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[msg_count]);
 800a00c:	89fb      	ldrh	r3, [r7, #14]
 800a00e:	68ba      	ldr	r2, [r7, #8]
 800a010:	3302      	adds	r3, #2
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	4413      	add	r3, r2
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fe fcb7 	bl	800898c <CAN_NODE_MO_Transmit>
 800a01e:	4603      	mov	r3, r0
 800a020:	70fb      	strb	r3, [r7, #3]
		if (mo_tranmit_status == CAN_NODE_STATUS_SUCCESS)
 800a022:	78fb      	ldrb	r3, [r7, #3]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d113      	bne.n	800a050 <CAN_OUTPUT_CLUSTER+0x88>
		{
			//message object transmission success.
			// read the TXOK status bit
			status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[msg_count]);	//msg_count, earlier it was 0 and working
 800a028:	89fb      	ldrh	r3, [r7, #14]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	3302      	adds	r3, #2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4413      	add	r3, r2
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	4618      	mov	r0, r3
 800a036:	f7fe fced 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a03a:	4603      	mov	r3, r0
 800a03c:	70bb      	strb	r3, [r7, #2]

			if (status &  XMC_CAN_MO_STATUS_TX_PENDING)
 800a03e:	78bb      	ldrb	r3, [r7, #2]
 800a040:	f003 0302 	and.w	r3, r3, #2
 800a044:	2b00      	cmp	r3, #0
 800a046:	d003      	beq.n	800a050 <CAN_OUTPUT_CLUSTER+0x88>
			{
				//Clear the transmit OK flag
				XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_TX_PENDING);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	2102      	movs	r1, #2
 800a04c:	f7ff fea2 	bl	8009d94 <XMC_CAN_MO_ResetStatus>
	Update_CAN_0x18FF2121();
	Update_CAN_0x18FED911();
/*                             */

	/* Shoot CAN messages on CAN bus */
	for(msg_count = 0; msg_count < CAN_TX_MO_COUNT_CLUSTER; msg_count++)
 800a050:	89fb      	ldrh	r3, [r7, #14]
 800a052:	3301      	adds	r3, #1
 800a054:	81fb      	strh	r3, [r7, #14]
 800a056:	89fb      	ldrh	r3, [r7, #14]
 800a058:	2b06      	cmp	r3, #6
 800a05a:	d9cf      	bls.n	8009ffc <CAN_OUTPUT_CLUSTER+0x34>
		else
		{
			// message object failed to transmit.
		}
	}
}
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	08013898 	.word	0x08013898

0800a068 <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	683a      	ldr	r2, [r7, #0]
 800a078:	61da      	str	r2, [r3, #28]
}
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <Read_CAN_0x1E5>:

};


void Read_CAN_0x1E5(void)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a08a:	4b1c      	ldr	r3, [pc, #112]	; (800a0fc <Read_CAN_0x1E5+0x78>)
 800a08c:	60fb      	str	r3, [r7, #12]

	mo_index = 15;//CAN_RX_MO_HVAC_BASE + CAN_0x248;
 800a08e:	230f      	movs	r3, #15
 800a090:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a092:	7afb      	ldrb	r3, [r7, #11]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	3302      	adds	r3, #2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	4413      	add	r3, r2
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a0a2:	7afb      	ldrb	r3, [r7, #11]
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	3302      	adds	r3, #2
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	4413      	add	r3, r2
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7fe fcb0 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800a0b8:	78fb      	ldrb	r3, [r7, #3]
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d016      	beq.n	800a0f0 <Read_CAN_0x1E5+0x6c>
	{
		// Clear the flag
		XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	2101      	movs	r1, #1
 800a0c6:	f7ff ffcf 	bl	800a068 <XMC_CAN_MO_ResetStatus>
		// Read the received Message object
		receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800a0ca:	7afb      	ldrb	r3, [r7, #11]
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	3302      	adds	r3, #2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	4413      	add	r3, r2
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7fe fc6a 	bl	80089b0 <CAN_NODE_MO_Receive>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	70bb      	strb	r3, [r7, #2]

		if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800a0e0:	78bb      	ldrb	r3, [r7, #2]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d102      	bne.n	800a0ec <Read_CAN_0x1E5+0x68>
		{
			// message object receive success.
			test = 1;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	707b      	strb	r3, [r7, #1]
 800a0ea:	e001      	b.n	800a0f0 <Read_CAN_0x1E5+0x6c>
		}
		else
		{
			// message object failed to receive.
			test = 0;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	707b      	strb	r3, [r7, #1]
		}
	}

	//copy data from MO object to HVAC DB CAN_MSG_DB_HVAC
	Process_Read_CAN_0x1E5();
 800a0f0:	f000 f8b6 	bl	800a260 <Process_Read_CAN_0x1E5>
}
 800a0f4:	3710      	adds	r7, #16
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
 800a0fa:	bf00      	nop
 800a0fc:	08013a80 	.word	0x08013a80

0800a100 <update_id0x4c5>:


void update_id0x4c5()
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b084      	sub	sp, #16
 800a104:	af00      	add	r7, sp, #0
	CAN_NODE_STATUS_t status;
	    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a106:	4b0f      	ldr	r3, [pc, #60]	; (800a144 <update_id0x4c5+0x44>)
 800a108:	60fb      	str	r3, [r7, #12]
	   // uint8_t can_data_arr[8] = {0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08};
	    uint8_t *array_data;

	    eps_n[can_0x4c5].can_matrix[0] = 0x01;
 800a10a:	4b0f      	ldr	r3, [pc, #60]	; (800a148 <update_id0x4c5+0x48>)
 800a10c:	2201      	movs	r2, #1
 800a10e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	    eps_n[can_0x4c5].can_matrix[1] = 0x28;
 800a112:	4b0d      	ldr	r3, [pc, #52]	; (800a148 <update_id0x4c5+0x48>)
 800a114:	2228      	movs	r2, #40	; 0x28
 800a116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


	    array_data = &eps_n[can_0x4c5].can_matrix[0];
 800a11a:	4b0c      	ldr	r3, [pc, #48]	; (800a14c <update_id0x4c5+0x4c>)
 800a11c:	60bb      	str	r3, [r7, #8]

	 //  update data for the MO to transmit
	       status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[10],array_data);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a122:	4618      	mov	r0, r3
 800a124:	68b9      	ldr	r1, [r7, #8]
 800a126:	f7fe fc55 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a12a:	4603      	mov	r3, r0
 800a12c:	71fb      	strb	r3, [r7, #7]

	       if (status == CAN_NODE_STATUS_SUCCESS)
 800a12e:	79fb      	ldrb	r3, [r7, #7]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d104      	bne.n	800a13e <update_id0x4c5+0x3e>
	       {
	         // message object data updated.

	         // transmit the data
	         CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[10]);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a138:	4618      	mov	r0, r3
 800a13a:	f7fe fc27 	bl	800898c <CAN_NODE_MO_Transmit>
	       }
	       else
	       {
	         // message object failed to update.
	       }
}
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	08013a80 	.word	0x08013a80
 800a148:	1ffe9344 	.word	0x1ffe9344
 800a14c:	1ffe9384 	.word	0x1ffe9384

0800a150 <map>:
	       }
}


long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 800a150:	b480      	push	{r7}
 800a152:	b087      	sub	sp, #28
 800a154:	af00      	add	r7, sp, #0
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	60b9      	str	r1, [r7, #8]
 800a15a:	607a      	str	r2, [r7, #4]
 800a15c:	603b      	str	r3, [r7, #0]
	long ans;

  ans = (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800a15e:	68fa      	ldr	r2, [r7, #12]
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	6a39      	ldr	r1, [r7, #32]
 800a166:	683a      	ldr	r2, [r7, #0]
 800a168:	1a8a      	subs	r2, r1, r2
 800a16a:	fb02 f203 	mul.w	r2, r2, r3
 800a16e:	6879      	ldr	r1, [r7, #4]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	1acb      	subs	r3, r1, r3
 800a174:	fb92 f2f3 	sdiv	r2, r2, r3
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	4413      	add	r3, r2
 800a17c:	617b      	str	r3, [r7, #20]

  if(ans > out_max)
 800a17e:	697a      	ldr	r2, [r7, #20]
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	429a      	cmp	r2, r3
 800a184:	dd02      	ble.n	800a18c <map+0x3c>
	  ans = out_max;
 800a186:	6a3b      	ldr	r3, [r7, #32]
 800a188:	617b      	str	r3, [r7, #20]
 800a18a:	e005      	b.n	800a198 <map+0x48>

  else if(ans < out_min)
 800a18c:	697a      	ldr	r2, [r7, #20]
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	429a      	cmp	r2, r3
 800a192:	da01      	bge.n	800a198 <map+0x48>
	  ans = out_min;
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	617b      	str	r3, [r7, #20]

  return ans;
 800a198:	697b      	ldr	r3, [r7, #20]
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	371c      	adds	r7, #28
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop

0800a1a8 <update_id0x36a>:
  return ans;
}


void update_id0x36a()
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b086      	sub	sp, #24
 800a1ac:	af02      	add	r7, sp, #8
	CAN_NODE_STATUS_t status;
		    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a1ae:	4b27      	ldr	r3, [pc, #156]	; (800a24c <update_id0x36a+0xa4>)
 800a1b0:	60fb      	str	r3, [r7, #12]




		   // current_rpm = 10000;
		    current_rpm = current_rpm * 1 - 16384U;
 800a1b2:	4b27      	ldr	r3, [pc, #156]	; (800a250 <update_id0x36a+0xa8>)
 800a1b4:	881b      	ldrh	r3, [r3, #0]
 800a1b6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	4b24      	ldr	r3, [pc, #144]	; (800a250 <update_id0x36a+0xa8>)
 800a1be:	801a      	strh	r2, [r3, #0]

		    vspeed = vspeed * 0.015625;*/

		   // map(x, 0, 100, 0, 0x19);

		    eps_n[can_0x36a].can_matrix[1] = 0x5f;
 800a1c0:	4b24      	ldr	r3, [pc, #144]	; (800a254 <update_id0x36a+0xac>)
 800a1c2:	225f      	movs	r2, #95	; 0x5f
 800a1c4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d


		   /* eps_n[can_0x36a].can_matrix[2] =(0x00 | ((vspeed & 0x00ff) >> 1));
		    eps_n[can_0x36a].can_matrix[3] =(vspeed >> 8);*/
		    eps_n[can_0x36a].can_matrix[2] = map(vspeed, 0, 80, 0, 0x19);
 800a1c8:	4b23      	ldr	r3, [pc, #140]	; (800a258 <update_id0x36a+0xb0>)
 800a1ca:	881b      	ldrh	r3, [r3, #0]
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	2319      	movs	r3, #25
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	2250      	movs	r2, #80	; 0x50
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f7ff ffb9 	bl	800a150 <map>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	b2da      	uxtb	r2, r3
 800a1e2:	4b1c      	ldr	r3, [pc, #112]	; (800a254 <update_id0x36a+0xac>)
 800a1e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		    eps_n[can_0x36a].can_matrix[3] = 0x00;//(vspeed >> 8);
 800a1e8:	4b1a      	ldr	r3, [pc, #104]	; (800a254 <update_id0x36a+0xac>)
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f


		    eps_n[can_0x36a].can_matrix[4] = (0x00 | ((current_rpm & 0x00ff) >> 1));
 800a1f0:	4b17      	ldr	r3, [pc, #92]	; (800a250 <update_id0x36a+0xa8>)
 800a1f2:	881b      	ldrh	r3, [r3, #0]
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	105b      	asrs	r3, r3, #1
 800a1f8:	b2da      	uxtb	r2, r3
 800a1fa:	4b16      	ldr	r3, [pc, #88]	; (800a254 <update_id0x36a+0xac>)
 800a1fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			eps_n[can_0x36a].can_matrix[5] = (current_rpm >> 8);
 800a200:	4b13      	ldr	r3, [pc, #76]	; (800a250 <update_id0x36a+0xa8>)
 800a202:	881b      	ldrh	r3, [r3, #0]
 800a204:	0a1b      	lsrs	r3, r3, #8
 800a206:	b29b      	uxth	r3, r3
 800a208:	b2da      	uxtb	r2, r3
 800a20a:	4b12      	ldr	r3, [pc, #72]	; (800a254 <update_id0x36a+0xac>)
 800a20c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51



			eps_n[can_0x36a].can_matrix[6] = 0x40;
 800a210:	4b10      	ldr	r3, [pc, #64]	; (800a254 <update_id0x36a+0xac>)
 800a212:	2240      	movs	r2, #64	; 0x40
 800a214:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			eps_n[can_0x36a].can_matrix[7] = 0x80;
 800a218:	4b0e      	ldr	r3, [pc, #56]	; (800a254 <update_id0x36a+0xac>)
 800a21a:	2280      	movs	r2, #128	; 0x80
 800a21c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

		    array_data = &eps_n[can_0x36a].can_matrix[0];
 800a220:	4b0e      	ldr	r3, [pc, #56]	; (800a25c <update_id0x36a+0xb4>)
 800a222:	60bb      	str	r3, [r7, #8]

		 //  update data for the MO to transmit
		       status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[11],array_data);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a228:	4618      	mov	r0, r3
 800a22a:	68b9      	ldr	r1, [r7, #8]
 800a22c:	f7fe fbd2 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a230:	4603      	mov	r3, r0
 800a232:	71fb      	strb	r3, [r7, #7]

		       if (status == CAN_NODE_STATUS_SUCCESS)
 800a234:	79fb      	ldrb	r3, [r7, #7]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d104      	bne.n	800a244 <update_id0x36a+0x9c>
		       {
		         // message object data updated.

		         // transmit the data
		         CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[11]);
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe fba4 	bl	800898c <CAN_NODE_MO_Transmit>
		       }
		       else
		       {
		         // message object failed to update.
		       }
}
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	08013a80 	.word	0x08013a80
 800a250:	1fff4b88 	.word	0x1fff4b88
 800a254:	1ffe9344 	.word	0x1ffe9344
 800a258:	1fff4b86 	.word	0x1fff4b86
 800a25c:	1ffe9390 	.word	0x1ffe9390

0800a260 <Process_Read_CAN_0x1E5>:

void Process_Read_CAN_0x1E5(void)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a266:	4b09      	ldr	r3, [pc, #36]	; (800a28c <Process_Read_CAN_0x1E5+0x2c>)
 800a268:	60fb      	str	r3, [r7, #12]

	mo_index = 24;//CAN_RX_MO_BMS_BASE + CAN_0x103;
 800a26a:	2318      	movs	r3, #24
 800a26c:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_BMS_29bit[can_0x1E5].CAN_Data[0];
 800a26e:	4b08      	ldr	r3, [pc, #32]	; (800a290 <Process_Read_CAN_0x1E5+0x30>)
 800a270:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800a272:	7afb      	ldrb	r3, [r7, #11]
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	3302      	adds	r3, #2
 800a278:	009b      	lsls	r3, r3, #2
 800a27a:	4413      	add	r3, r2
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	4618      	mov	r0, r3
 800a280:	6879      	ldr	r1, [r7, #4]
 800a282:	f000 fa45 	bl	800a710 <CAN_NODE_MO_ReadData>
}
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	08013a80 	.word	0x08013a80
 800a290:	1ffe9258 	.word	0x1ffe9258

0800a294 <CAN_OUTPUT_EPS>:

void CAN_OUTPUT_EPS(void)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	af00      	add	r7, sp, #0
	update_id0x4c5();
 800a298:	f7ff ff32 	bl	800a100 <update_id0x4c5>
	//update_id0x17d();
	update_id0x36a();
 800a29c:	f7ff ff84 	bl	800a1a8 <update_id0x36a>
}
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop

0800a2a4 <CAN_Read_EPS>:

void CAN_Read_EPS(void)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	af00      	add	r7, sp, #0
	Read_CAN_0x1E5();
 800a2a8:	f7ff feec 	bl	800a084 <Read_CAN_0x1E5>
}
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop

0800a2b0 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b083      	sub	sp, #12
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800a2bc:	78fb      	ldrb	r3, [r7, #3]
 800a2be:	2201      	movs	r2, #1
 800a2c0:	409a      	lsls	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	605a      	str	r2, [r3, #4]
}
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800a2dc:	78fb      	ldrb	r3, [r7, #3]
 800a2de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a2e2:	409a      	lsls	r2, r3
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	605a      	str	r2, [r3, #4]
}
 800a2e8:	370c      	adds	r7, #12
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr
 800a2f2:	bf00      	nop

0800a2f4 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	7c1b      	ldrb	r3, [r3, #16]
 800a304:	4610      	mov	r0, r2
 800a306:	4619      	mov	r1, r3
 800a308:	f7ff ffd2 	bl	800a2b0 <XMC_GPIO_SetOutputHigh>
}
 800a30c:	3708      	adds	r7, #8
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop

0800a314 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	7c1b      	ldrb	r3, [r3, #16]
 800a324:	4610      	mov	r0, r2
 800a326:	4619      	mov	r1, r3
 800a328:	f7ff ffd2 	bl	800a2d0 <XMC_GPIO_SetOutputLow>
}
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop

0800a334 <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	683a      	ldr	r2, [r7, #0]
 800a344:	61da      	str	r2, [r3, #28]
}
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <Process_Read_CAN_0x100>:
		{0x8000530, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0} //Tx
};


void Process_Read_CAN_0x100(void)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a356:	4b09      	ldr	r3, [pc, #36]	; (800a37c <Process_Read_CAN_0x100+0x2c>)
 800a358:	60fb      	str	r3, [r7, #12]

	mo_index = CAN_RX_MO_HVAC_BASE + CAN_0x100;
 800a35a:	2301      	movs	r3, #1
 800a35c:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[ZERO_BYTE];
 800a35e:	4b08      	ldr	r3, [pc, #32]	; (800a380 <Process_Read_CAN_0x100+0x30>)
 800a360:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800a362:	7afb      	ldrb	r3, [r7, #11]
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	3302      	adds	r3, #2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	4618      	mov	r0, r3
 800a370:	6879      	ldr	r1, [r7, #4]
 800a372:	f000 f9cd 	bl	800a710 <CAN_NODE_MO_ReadData>
}
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	08013a80 	.word	0x08013a80
 800a380:	1ffe93b4 	.word	0x1ffe93b4

0800a384 <Read_CAN_0x100>:

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
}
void Read_CAN_0x100(void)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a38a:	4b1c      	ldr	r3, [pc, #112]	; (800a3fc <Read_CAN_0x100+0x78>)
 800a38c:	60fb      	str	r3, [r7, #12]

	mo_index = CAN_RX_MO_HVAC_BASE + CAN_0x100;
 800a38e:	2301      	movs	r3, #1
 800a390:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a392:	7afb      	ldrb	r3, [r7, #11]
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	3302      	adds	r3, #2
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	4413      	add	r3, r2
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a3a2:	7afb      	ldrb	r3, [r7, #11]
 800a3a4:	68fa      	ldr	r2, [r7, #12]
 800a3a6:	3302      	adds	r3, #2
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	4413      	add	r3, r2
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe fb30 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800a3b8:	78fb      	ldrb	r3, [r7, #3]
 800a3ba:	f003 0301 	and.w	r3, r3, #1
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d016      	beq.n	800a3f0 <Read_CAN_0x100+0x6c>
	{
		// Clear the flag
		XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	2101      	movs	r1, #1
 800a3c6:	f7ff ffb5 	bl	800a334 <XMC_CAN_MO_ResetStatus>
		// Read the received Message object
		receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800a3ca:	7afb      	ldrb	r3, [r7, #11]
 800a3cc:	68fa      	ldr	r2, [r7, #12]
 800a3ce:	3302      	adds	r3, #2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	4413      	add	r3, r2
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f7fe faea 	bl	80089b0 <CAN_NODE_MO_Receive>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	70bb      	strb	r3, [r7, #2]

		if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800a3e0:	78bb      	ldrb	r3, [r7, #2]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d102      	bne.n	800a3ec <Read_CAN_0x100+0x68>
		{
			// message object receive success.
			test = 1;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	707b      	strb	r3, [r7, #1]
 800a3ea:	e001      	b.n	800a3f0 <Read_CAN_0x100+0x6c>
		}
		else
		{
			// message object failed to receive.
			test = 0;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	707b      	strb	r3, [r7, #1]
		}
	}

	//copy data from MO object to HVAC DB CAN_MSG_DB_HVAC
	Process_Read_CAN_0x100();
 800a3f0:	f7ff ffae 	bl	800a350 <Process_Read_CAN_0x100>
}
 800a3f4:	3710      	adds	r7, #16
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	08013a80 	.word	0x08013a80

0800a400 <Read_CAN_Hifire_0x8000250>:
	Process_Read_CAN_0x248();
}

//hifire
void Read_CAN_Hifire_0x8000250(void)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
	uint8_t test;
	CAN_NODE_STATUS_t status, receive_status;
	XMC_CAN_MO_t *MO_Ptr;
	uint8_t mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800a406:	4b1c      	ldr	r3, [pc, #112]	; (800a478 <Read_CAN_Hifire_0x8000250+0x78>)
 800a408:	60fb      	str	r3, [r7, #12]

	mo_index = 8;
 800a40a:	2308      	movs	r3, #8
 800a40c:	72fb      	strb	r3, [r7, #11]

	MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a40e:	7afb      	ldrb	r3, [r7, #11]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	3302      	adds	r3, #2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	607b      	str	r3, [r7, #4]

	status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a41e:	7afb      	ldrb	r3, [r7, #11]
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	3302      	adds	r3, #2
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	4413      	add	r3, r2
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7fe faf2 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a430:	4603      	mov	r3, r0
 800a432:	70fb      	strb	r3, [r7, #3]
	//Check receive pending status
	if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800a434:	78fb      	ldrb	r3, [r7, #3]
 800a436:	f003 0301 	and.w	r3, r3, #1
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d016      	beq.n	800a46c <Read_CAN_Hifire_0x8000250+0x6c>
	{
		// Clear the flag
		XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	2101      	movs	r1, #1
 800a442:	f7ff ff77 	bl	800a334 <XMC_CAN_MO_ResetStatus>
		// Read the received Message object
		receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800a446:	7afb      	ldrb	r3, [r7, #11]
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	3302      	adds	r3, #2
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	4618      	mov	r0, r3
 800a454:	f7fe faac 	bl	80089b0 <CAN_NODE_MO_Receive>
 800a458:	4603      	mov	r3, r0
 800a45a:	70bb      	strb	r3, [r7, #2]

		if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800a45c:	78bb      	ldrb	r3, [r7, #2]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d102      	bne.n	800a468 <Read_CAN_Hifire_0x8000250+0x68>
		{
			// message object receive success.
			test = 1;
 800a462:	2301      	movs	r3, #1
 800a464:	707b      	strb	r3, [r7, #1]
 800a466:	e001      	b.n	800a46c <Read_CAN_Hifire_0x8000250+0x6c>
		}
		else
		{
			// message object failed to receive.
			test = 0;
 800a468:	2300      	movs	r3, #0
 800a46a:	707b      	strb	r3, [r7, #1]
		}
	}

	//copy data from MO object to HVAC DB CAN_MSG_DB_HVAC
	Process_CAN_Hifire_0x8000250();
 800a46c:	f000 f806 	bl	800a47c <Process_CAN_Hifire_0x8000250>
}
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	08013898 	.word	0x08013898

0800a47c <Process_CAN_Hifire_0x8000250>:

//hifire
void Process_CAN_Hifire_0x8000250(void)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
	uint8_t *tempData, mo_index;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800a482:	4b11      	ldr	r3, [pc, #68]	; (800a4c8 <Process_CAN_Hifire_0x8000250+0x4c>)
 800a484:	60fb      	str	r3, [r7, #12]

	mo_index = 8;
 800a486:	2308      	movs	r3, #8
 800a488:	72fb      	strb	r3, [r7, #11]

	tempData = &CAN_MSG_DB_HVAC[CAN_0x8000250].CAN_Data[ZERO_BYTE];
 800a48a:	4b10      	ldr	r3, [pc, #64]	; (800a4cc <Process_CAN_Hifire_0x8000250+0x50>)
 800a48c:	607b      	str	r3, [r7, #4]

	//read data to external buffer
	CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800a48e:	7afb      	ldrb	r3, [r7, #11]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	3302      	adds	r3, #2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4413      	add	r3, r2
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	4618      	mov	r0, r3
 800a49c:	6879      	ldr	r1, [r7, #4]
 800a49e:	f000 f937 	bl	800a710 <CAN_NODE_MO_ReadData>

	//get the error code
	 uint8_t error_code = (0x0F & (CAN_MSG_DB_HVAC[CAN_0x8000250].CAN_Data[4]));
 800a4a2:	4b0b      	ldr	r3, [pc, #44]	; (800a4d0 <Process_CAN_Hifire_0x8000250+0x54>)
 800a4a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a4a8:	f003 030f 	and.w	r3, r3, #15
 800a4ac:	70fb      	strb	r3, [r7, #3]

	if(0x00 != error_code)
 800a4ae:	78fb      	ldrb	r3, [r7, #3]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d003      	beq.n	800a4bc <Process_CAN_Hifire_0x8000250+0x40>
	{
		error_compressor = 0x1;
 800a4b4:	4b07      	ldr	r3, [pc, #28]	; (800a4d4 <Process_CAN_Hifire_0x8000250+0x58>)
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	701a      	strb	r2, [r3, #0]
 800a4ba:	e002      	b.n	800a4c2 <Process_CAN_Hifire_0x8000250+0x46>
	}
	else
	{
		error_compressor = 0x0;
 800a4bc:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <Process_CAN_Hifire_0x8000250+0x58>)
 800a4be:	2200      	movs	r2, #0
 800a4c0:	701a      	strb	r2, [r3, #0]
	}
}
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	08013898 	.word	0x08013898
 800a4cc:	1ffe93cc 	.word	0x1ffe93cc
 800a4d0:	1ffe93a4 	.word	0x1ffe93a4
 800a4d4:	1fff4b84 	.word	0x1fff4b84

0800a4d8 <Process_CAN_0x100>:

void Process_CAN_0x100(void)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
	uint16_t rpm=0;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	81fb      	strh	r3, [r7, #14]
	float pressure_in, voltage_psi;
	float pressure_value;
	uint8_t TempDegreeC;
	uint8_t AC_ON=1;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	737b      	strb	r3, [r7, #13]
	static uint8_t condenser_on = 0x00;

	//get the temperature
	TempDegreeC = CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[0];
 800a4e6:	4b5a      	ldr	r3, [pc, #360]	; (800a650 <Process_CAN_0x100+0x178>)
 800a4e8:	7c1b      	ldrb	r3, [r3, #16]
 800a4ea:	733b      	strb	r3, [r7, #12]
	//get the pressure
	pressure_in = (float) CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[1];
 800a4ec:	4b58      	ldr	r3, [pc, #352]	; (800a650 <Process_CAN_0x100+0x178>)
 800a4ee:	7c5b      	ldrb	r3, [r3, #17]
 800a4f0:	ee07 3a90 	vmov	s15, r3
 800a4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4f8:	edc7 7a02 	vstr	s15, [r7, #8]
	//get the AC switch input
	AC_ON_4g = AC_ON = CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[2];
 800a4fc:	4b54      	ldr	r3, [pc, #336]	; (800a650 <Process_CAN_0x100+0x178>)
 800a4fe:	7c9b      	ldrb	r3, [r3, #18]
 800a500:	737b      	strb	r3, [r7, #13]
 800a502:	7b7b      	ldrb	r3, [r7, #13]
 800a504:	2b00      	cmp	r3, #0
 800a506:	bf14      	ite	ne
 800a508:	2301      	movne	r3, #1
 800a50a:	2300      	moveq	r3, #0
 800a50c:	b2da      	uxtb	r2, r3
 800a50e:	4b51      	ldr	r3, [pc, #324]	; (800a654 <Process_CAN_0x100+0x17c>)
 800a510:	701a      	strb	r2, [r3, #0]

	//AC is ON when AC_ON == 0
	//now ac is on when == 1
	//AC_ON = 1;
	if(0x01 == AC_ON)
 800a512:	7b7b      	ldrb	r3, [r7, #13]
 800a514:	2b01      	cmp	r3, #1
 800a516:	d15a      	bne.n	800a5ce <Process_CAN_0x100+0xf6>
	{
		//convert the temperature to rpm
		if(TempDegreeC <= 28)
 800a518:	7b3b      	ldrb	r3, [r7, #12]
 800a51a:	2b1c      	cmp	r3, #28
 800a51c:	d80f      	bhi.n	800a53e <Process_CAN_0x100+0x66>
		{
			rpm = (uint16_t)(((-200) * (int32_t)TempDegreeC) + 9100);        //from line eqn relating temperature to rpm
 800a51e:	7b3b      	ldrb	r3, [r7, #12]
 800a520:	b29b      	uxth	r3, r3
 800a522:	461a      	mov	r2, r3
 800a524:	0212      	lsls	r2, r2, #8
 800a526:	1ad2      	subs	r2, r2, r3
 800a528:	0092      	lsls	r2, r2, #2
 800a52a:	441a      	add	r2, r3
 800a52c:	00d2      	lsls	r2, r2, #3
 800a52e:	1ad3      	subs	r3, r2, r3
 800a530:	00db      	lsls	r3, r3, #3
 800a532:	b29b      	uxth	r3, r3
 800a534:	f503 530e 	add.w	r3, r3, #9088	; 0x2380
 800a538:	330c      	adds	r3, #12
 800a53a:	81fb      	strh	r3, [r7, #14]
 800a53c:	e005      	b.n	800a54a <Process_CAN_0x100+0x72>
			if(Vcu_InPuts.IGNITION_1_IN)
			{//ptc turn off//
				//DIGITAL_IO_SetOutputLow(&MC_CONTACTOR_RELAY_OUT_D);
			}
		}
		else if (TempDegreeC > 28)
 800a53e:	7b3b      	ldrb	r3, [r7, #12]
 800a540:	2b1c      	cmp	r3, #28
 800a542:	d902      	bls.n	800a54a <Process_CAN_0x100+0x72>
		{
			rpm = 2500;
 800a544:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800a548:	81fb      	strh	r3, [r7, #14]
			//DIGITAL_IO_SetOutputHigh(&MC_CONTACTOR_RELAY_OUT_D);
			}
		}

		//calculate pressure value in megaPascal
		voltage_psi = pressure_in * (5.0/1023.0);
 800a54a:	68b8      	ldr	r0, [r7, #8]
 800a54c:	f006 fa14 	bl	8010978 <__aeabi_f2d>
 800a550:	4602      	mov	r2, r0
 800a552:	460b      	mov	r3, r1
 800a554:	4610      	mov	r0, r2
 800a556:	4619      	mov	r1, r3
 800a558:	a335      	add	r3, pc, #212	; (adr r3, 800a630 <Process_CAN_0x100+0x158>)
 800a55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55e:	f006 fa5f 	bl	8010a20 <__aeabi_dmul>
 800a562:	4602      	mov	r2, r0
 800a564:	460b      	mov	r3, r1
 800a566:	4610      	mov	r0, r2
 800a568:	4619      	mov	r1, r3
 800a56a:	f006 fd3b 	bl	8010fe4 <__aeabi_d2f>
 800a56e:	4603      	mov	r3, r0
 800a570:	607b      	str	r3, [r7, #4]
		pressure_value = (voltage_psi - (0.02*5)) / (5*0.29665);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f006 fa00 	bl	8010978 <__aeabi_f2d>
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4610      	mov	r0, r2
 800a57e:	4619      	mov	r1, r3
 800a580:	a32d      	add	r3, pc, #180	; (adr r3, 800a638 <Process_CAN_0x100+0x160>)
 800a582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a586:	f006 f897 	bl	80106b8 <__aeabi_dsub>
 800a58a:	4602      	mov	r2, r0
 800a58c:	460b      	mov	r3, r1
 800a58e:	4610      	mov	r0, r2
 800a590:	4619      	mov	r1, r3
 800a592:	a32b      	add	r3, pc, #172	; (adr r3, 800a640 <Process_CAN_0x100+0x168>)
 800a594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a598:	f006 fb6c 	bl	8010c74 <__aeabi_ddiv>
 800a59c:	4602      	mov	r2, r0
 800a59e:	460b      	mov	r3, r1
 800a5a0:	4610      	mov	r0, r2
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	f006 fd1e 	bl	8010fe4 <__aeabi_d2f>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	603b      	str	r3, [r7, #0]

		if(pressure_value >= HIGH_PRESSURE_mP)
 800a5ac:	6838      	ldr	r0, [r7, #0]
 800a5ae:	f006 f9e3 	bl	8010978 <__aeabi_f2d>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	4610      	mov	r0, r2
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	a323      	add	r3, pc, #140	; (adr r3, 800a648 <Process_CAN_0x100+0x170>)
 800a5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c0:	f006 fcb4 	bl	8010f2c <__aeabi_dcmpge>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d001      	beq.n	800a5ce <Process_CAN_0x100+0xf6>
		{
			//AC_ON = 0x01; S
			AC_ON = 0x00; //make hole system off
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	737b      	strb	r3, [r7, #13]
//	CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[0] = rpm;
//	//CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[1] = (rpm >> 1);
//	CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[1] = (rpm >> 8);

	//update CAN_MSG_DB_HVAC for 0x8000530 //hifire
	CAN_MSG_DB_HVAC[CAN_0x8000530].CAN_Data[3] = rpm;        //hifire
 800a5ce:	89fb      	ldrh	r3, [r7, #14]
 800a5d0:	b2da      	uxtb	r2, r3
 800a5d2:	4b1f      	ldr	r3, [pc, #124]	; (800a650 <Process_CAN_0x100+0x178>)
 800a5d4:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	CAN_MSG_DB_HVAC[CAN_0x8000530].CAN_Data[4] = (rpm >> 8); //hifire
 800a5d8:	89fb      	ldrh	r3, [r7, #14]
 800a5da:	0a1b      	lsrs	r3, r3, #8
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	b2da      	uxtb	r2, r3
 800a5e0:	4b1b      	ldr	r3, [pc, #108]	; (800a650 <Process_CAN_0x100+0x178>)
 800a5e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	//error_compressor from 0x8000250
	if((0x01 == AC_ON) && (0x01 != error_compressor))
 800a5e6:	7b7b      	ldrb	r3, [r7, #13]
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d113      	bne.n	800a614 <Process_CAN_0x100+0x13c>
 800a5ec:	4b1a      	ldr	r3, [pc, #104]	; (800a658 <Process_CAN_0x100+0x180>)
 800a5ee:	781b      	ldrb	r3, [r3, #0]
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d00e      	beq.n	800a614 <Process_CAN_0x100+0x13c>
	{
		if(0x0 == condenser_on)
 800a5f6:	4b19      	ldr	r3, [pc, #100]	; (800a65c <Process_CAN_0x100+0x184>)
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d105      	bne.n	800a60a <Process_CAN_0x100+0x132>
//			DIGITAL_IO_SetOutputHigh(&DIGITAL_IO_0);
			//DIGITAL_IO_SetOutputHigh(&AC_BLOWER_SPEED_1); // for
		//	if(DIGITAL_IO_GetInput(&IGNI_POS1_IN_D))
			//	DIGITAL_IO_SetOutputHigh(&AC_BLOWER_SPEED_2); // for compressor to on X
		//	if(DIGITAL_IO_GetInput(&IGNI_POS1_IN_D))
					   DIGITAL_IO_SetOutputHigh(&AC_RADIATOR_OUT_D); // for compressor to on
 800a5fe:	4818      	ldr	r0, [pc, #96]	; (800a660 <Process_CAN_0x100+0x188>)
 800a600:	f7ff fe78 	bl	800a2f4 <DIGITAL_IO_SetOutputHigh>

			condenser_on = 0x1;
 800a604:	4b15      	ldr	r3, [pc, #84]	; (800a65c <Process_CAN_0x100+0x184>)
 800a606:	2201      	movs	r2, #1
 800a608:	701a      	strb	r2, [r3, #0]
		}

		//turn AC ON
//		CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[3] = 0x01;	//setting 24th bit of CAN_0x238
		CAN_MSG_DB_HVAC[CAN_0x8000530].CAN_Data[0] = 0x01;	//setting 7th bit of CAN_0x8000530 //hifire
 800a60a:	4b11      	ldr	r3, [pc, #68]	; (800a650 <Process_CAN_0x100+0x178>)
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800a612:	e009      	b.n	800a628 <Process_CAN_0x100+0x150>
			//DIGITAL_IO_SetOutputLow(&AC_BLOWER_SPEED_1); // for
			//for(volatile int i = 0; i < 0xffff*4; i++);
		//if(DIGITAL_IO_GetInput(&IGNI_POS2_IN_D))
			//DIGITAL_IO_SetOutputLow(&AC_BLOWER_SPEED_2);
		//if(DIGITAL_IO_GetInput(&IGNI_POS1_IN_D))
			  DIGITAL_IO_SetOutputLow(&AC_RADIATOR_OUT_D);/// for compressor to turn off
 800a614:	4812      	ldr	r0, [pc, #72]	; (800a660 <Process_CAN_0x100+0x188>)
 800a616:	f7ff fe7d 	bl	800a314 <DIGITAL_IO_SetOutputLow>
		condenser_on = 0x0;
 800a61a:	4b10      	ldr	r3, [pc, #64]	; (800a65c <Process_CAN_0x100+0x184>)
 800a61c:	2200      	movs	r2, #0
 800a61e:	701a      	strb	r2, [r3, #0]
		//}
//		CAN_MSG_DB_HVAC[CAN_0x238].CAN_Data[3] = 0x00;
		CAN_MSG_DB_HVAC[CAN_0x8000530].CAN_Data[0] = 0x00; //hifire
 800a620:	4b0b      	ldr	r3, [pc, #44]	; (800a650 <Process_CAN_0x100+0x178>)
 800a622:	2200      	movs	r2, #0
 800a624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}
}
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	40501405 	.word	0x40501405
 800a634:	3f740501 	.word	0x3f740501
 800a638:	9999999a 	.word	0x9999999a
 800a63c:	3fb99999 	.word	0x3fb99999
 800a640:	5a1cac09 	.word	0x5a1cac09
 800a644:	3ff7bb64 	.word	0x3ff7bb64
 800a648:	b851eb85 	.word	0xb851eb85
 800a64c:	3ff7851e 	.word	0x3ff7851e
 800a650:	1ffe93a4 	.word	0x1ffe93a4
 800a654:	1fff48cc 	.word	0x1fff48cc
 800a658:	1fff4b84 	.word	0x1fff4b84
 800a65c:	1fff4548 	.word	0x1fff4548
 800a660:	080131a4 	.word	0x080131a4
 800a664:	f3af 8000 	nop.w

0800a668 <CAN_INPUT_HVAC>:
		// message object failed to update.
	}
}

void CAN_INPUT_HVAC(void)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	af00      	add	r7, sp, #0
	//read compressor to check error
	Read_CAN_Hifire_0x8000250();
 800a66c:	f7ff fec8 	bl	800a400 <Read_CAN_Hifire_0x8000250>
	Read_CAN_0x100();
 800a670:	f7ff fe88 	bl	800a384 <Read_CAN_0x100>
	Process_CAN_0x100();
 800a674:	f7ff ff30 	bl	800a4d8 <Process_CAN_0x100>
}
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop

0800a67c <CAN_OUTPUT_COMPRESSOR>:

//for hifire
void CAN_OUTPUT_COMPRESSOR(void)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b086      	sub	sp, #24
 800a680:	af00      	add	r7, sp, #0
	CAN_NODE_STATUS_t mo_tranmit_status, status;
	const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800a682:	4b21      	ldr	r3, [pc, #132]	; (800a708 <CAN_OUTPUT_COMPRESSOR+0x8c>)
 800a684:	617b      	str	r3, [r7, #20]
	uint8_t mo_index = 9;
 800a686:	2309      	movs	r3, #9
 800a688:	74fb      	strb	r3, [r7, #19]
	XMC_CAN_MO_t *MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a68a:	7cfb      	ldrb	r3, [r7, #19]
 800a68c:	697a      	ldr	r2, [r7, #20]
 800a68e:	3302      	adds	r3, #2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	4413      	add	r3, r2
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	60fb      	str	r3, [r7, #12]

	/* update message's data */
	uint8_t *tempData = &CAN_MSG_DB_HVAC[CAN_0x8000530].CAN_Data[ZERO_BYTE];
 800a69a:	4b1c      	ldr	r3, [pc, #112]	; (800a70c <CAN_OUTPUT_COMPRESSOR+0x90>)
 800a69c:	60bb      	str	r3, [r7, #8]

	//  update data for the MO to transmit
	status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800a69e:	7cfb      	ldrb	r3, [r7, #19]
 800a6a0:	697a      	ldr	r2, [r7, #20]
 800a6a2:	3302      	adds	r3, #2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4413      	add	r3, r2
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	68b9      	ldr	r1, [r7, #8]
 800a6ae:	f7fe f991 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	71fb      	strb	r3, [r7, #7]

	if (status == CAN_NODE_STATUS_SUCCESS)
 800a6b6:	79fb      	ldrb	r3, [r7, #7]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d121      	bne.n	800a700 <CAN_OUTPUT_COMPRESSOR+0x84>
	{
		// message object data updated.
		// transmit the data
		mo_tranmit_status = CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[mo_index]);
 800a6bc:	7cfb      	ldrb	r3, [r7, #19]
 800a6be:	697a      	ldr	r2, [r7, #20]
 800a6c0:	3302      	adds	r3, #2
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f7fe f95f 	bl	800898c <CAN_NODE_MO_Transmit>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	71bb      	strb	r3, [r7, #6]
		if (mo_tranmit_status == CAN_NODE_STATUS_SUCCESS)
 800a6d2:	79bb      	ldrb	r3, [r7, #6]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d113      	bne.n	800a700 <CAN_OUTPUT_COMPRESSOR+0x84>
		{
			//message object transmission success.
			// read the TXOK status bit
			status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);	//msg_count, earlier it was 0 and working
 800a6d8:	7cfb      	ldrb	r3, [r7, #19]
 800a6da:	697a      	ldr	r2, [r7, #20]
 800a6dc:	3302      	adds	r3, #2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f7fe f995 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	71fb      	strb	r3, [r7, #7]

			if (status &  XMC_CAN_MO_STATUS_TX_PENDING)
 800a6ee:	79fb      	ldrb	r3, [r7, #7]
 800a6f0:	f003 0302 	and.w	r3, r3, #2
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d003      	beq.n	800a700 <CAN_OUTPUT_COMPRESSOR+0x84>
			{
				//Clear the transmit OK flag
				XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_TX_PENDING);
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	2102      	movs	r1, #2
 800a6fc:	f7ff fe1a 	bl	800a334 <XMC_CAN_MO_ResetStatus>
	}
	else
	{
		// message object failed to update.
	}
}
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	08013898 	.word	0x08013898
 800a70c:	1ffe93d8 	.word	0x1ffe93d8

0800a710 <CAN_NODE_MO_ReadData>:
	  }
	}
}

void CAN_NODE_MO_ReadData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
  uint8_t i;

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  for (i=0; i<8; i++)
 800a71a:	2300      	movs	r3, #0
 800a71c:	73fb      	strb	r3, [r7, #15]
 800a71e:	e00b      	b.n	800a738 <CAN_NODE_MO_ReadData+0x28>
  {
	  array_data[i] = lmo_ptr->mo_ptr->can_data_byte[i];
 800a720:	7bfb      	ldrb	r3, [r7, #15]
 800a722:	683a      	ldr	r2, [r7, #0]
 800a724:	4413      	add	r3, r2
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	6811      	ldr	r1, [r2, #0]
 800a72a:	7bfa      	ldrb	r2, [r7, #15]
 800a72c:	440a      	add	r2, r1
 800a72e:	7c12      	ldrb	r2, [r2, #16]
 800a730:	701a      	strb	r2, [r3, #0]
{
  uint8_t i;

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  for (i=0; i<8; i++)
 800a732:	7bfb      	ldrb	r3, [r7, #15]
 800a734:	3301      	adds	r3, #1
 800a736:	73fb      	strb	r3, [r7, #15]
 800a738:	7bfb      	ldrb	r3, [r7, #15]
 800a73a:	2b07      	cmp	r3, #7
 800a73c:	d9f0      	bls.n	800a720 <CAN_NODE_MO_ReadData+0x10>
  {
	  array_data[i] = lmo_ptr->mo_ptr->can_data_byte[i];
  }
}
 800a73e:	3714      	adds	r7, #20
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <calculate_speed>:
	//perform the conversion and then store
	process_CAN_0xA6();
}

uint8_t calculate_speed(int16_t motor_rpm)
{
 800a748:	b5b0      	push	{r4, r5, r7, lr}
 800a74a:	b086      	sub	sp, #24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	4603      	mov	r3, r0
 800a750:	80fb      	strh	r3, [r7, #6]
	const float PI = 3.14;
 800a752:	4b2b      	ldr	r3, [pc, #172]	; (800a800 <calculate_speed+0xb8>)
 800a754:	617b      	str	r3, [r7, #20]
	float kmph;
	uint8_t TempSpeed;
	float wheel_rpm;
	float MPS;

	float final_drive_ratio = 9.887;    //drive train ration 9.916 , 9.89109;
 800a756:	4b2b      	ldr	r3, [pc, #172]	; (800a804 <calculate_speed+0xbc>)
 800a758:	613b      	str	r3, [r7, #16]
	float SLR = 0.267; //static load radius
 800a75a:	4b2b      	ldr	r3, [pc, #172]	; (800a808 <calculate_speed+0xc0>)
 800a75c:	60fb      	str	r3, [r7, #12]

//	float wheel_dia_meters = 0.55;// for tyre under load
//	float wheel_circumference_meters = wheel_dia_meters * PI; // 0.001727-> wheel diameter = 0.55 meters
//	float wheel_circumference_km = wheel_circumference_meters / 1000.0;

	motor_rpm = abs(motor_rpm);
 800a75e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a762:	2b00      	cmp	r3, #0
 800a764:	bfb8      	it	lt
 800a766:	425b      	neglt	r3, r3
 800a768:	80fb      	strh	r3, [r7, #6]
		MPS = (2 * (PI) * wheel_rpm * SLR)/60;
		kmph = MPS * 3.6;

		TempSpeed = (uint8_t) kmph;*/

	motor_rpm = motor_rpm + (motor_rpm * (0.05));
 800a76a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a76e:	4618      	mov	r0, r3
 800a770:	f006 f8f0 	bl	8010954 <__aeabi_i2d>
 800a774:	4604      	mov	r4, r0
 800a776:	460d      	mov	r5, r1
 800a778:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a77c:	4618      	mov	r0, r3
 800a77e:	f006 f8e9 	bl	8010954 <__aeabi_i2d>
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	4610      	mov	r0, r2
 800a788:	4619      	mov	r1, r3
 800a78a:	a319      	add	r3, pc, #100	; (adr r3, 800a7f0 <calculate_speed+0xa8>)
 800a78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a790:	f006 f946 	bl	8010a20 <__aeabi_dmul>
 800a794:	4602      	mov	r2, r0
 800a796:	460b      	mov	r3, r1
 800a798:	4620      	mov	r0, r4
 800a79a:	4629      	mov	r1, r5
 800a79c:	f005 ff8e 	bl	80106bc <__adddf3>
 800a7a0:	4602      	mov	r2, r0
 800a7a2:	460b      	mov	r3, r1
 800a7a4:	4610      	mov	r0, r2
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	f006 fbd4 	bl	8010f54 <__aeabi_d2iz>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	80fb      	strh	r3, [r7, #6]
	motor_rpm *= 0.010988;/* constant given by mukul*/
 800a7b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f006 f8cd 	bl	8010954 <__aeabi_i2d>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	460b      	mov	r3, r1
 800a7be:	4610      	mov	r0, r2
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	a30d      	add	r3, pc, #52	; (adr r3, 800a7f8 <calculate_speed+0xb0>)
 800a7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c8:	f006 f92a 	bl	8010a20 <__aeabi_dmul>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	460b      	mov	r3, r1
 800a7d0:	4610      	mov	r0, r2
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	f006 fbbe 	bl	8010f54 <__aeabi_d2iz>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	80fb      	strh	r3, [r7, #6]
	TempSpeed = motor_rpm;
 800a7dc:	88fb      	ldrh	r3, [r7, #6]
 800a7de:	72fb      	strb	r3, [r7, #11]

		return TempSpeed;
 800a7e0:	7afb      	ldrb	r3, [r7, #11]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3718      	adds	r7, #24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bdb0      	pop	{r4, r5, r7, pc}
 800a7ea:	bf00      	nop
 800a7ec:	f3af 8000 	nop.w
 800a7f0:	9999999a 	.word	0x9999999a
 800a7f4:	3fa99999 	.word	0x3fa99999
 800a7f8:	65300581 	.word	0x65300581
 800a7fc:	3f8680e0 	.word	0x3f8680e0
 800a800:	4048f5c3 	.word	0x4048f5c3
 800a804:	411e3127 	.word	0x411e3127
 800a808:	3e88b439 	.word	0x3e88b439
 800a80c:	f3af 8000 	nop.w

0800a810 <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	683a      	ldr	r2, [r7, #0]
 800a820:	61da      	str	r2, [r3, #28]
}
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <CAN_Tx_id0x10>:
		{0x33,{0x00}},
		{0x55,{0x00}}
};

void CAN_Tx_id0x10(void)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
	    CAN_NODE_STATUS_t status;
	    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a832:	4b0b      	ldr	r3, [pc, #44]	; (800a860 <CAN_Tx_id0x10+0x34>)
 800a834:	60fb      	str	r3, [r7, #12]

	    uint8_t *array_data;

	    array_data = &CAN_IRP_29bit[CAN_id0x10].CAN_Data[0];
 800a836:	4b0b      	ldr	r3, [pc, #44]	; (800a864 <CAN_Tx_id0x10+0x38>)
 800a838:	60bb      	str	r3, [r7, #8]


	      //  update data for the MO to transmit
	      status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[16],array_data);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a83e:	4618      	mov	r0, r3
 800a840:	68b9      	ldr	r1, [r7, #8]
 800a842:	f7fe f8c7 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a846:	4603      	mov	r3, r0
 800a848:	71fb      	strb	r3, [r7, #7]

	      if (status == CAN_NODE_STATUS_SUCCESS)
 800a84a:	79fb      	ldrb	r3, [r7, #7]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d104      	bne.n	800a85a <CAN_Tx_id0x10+0x2e>
	      {
	        // message object data updated.

	        // transmit the data
	        CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[16]);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a854:	4618      	mov	r0, r3
 800a856:	f7fe f899 	bl	800898c <CAN_NODE_MO_Transmit>
	      else
	      {
	        // message object failed to update.
	      }

}
 800a85a:	3710      	adds	r7, #16
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	08013a80 	.word	0x08013a80
 800a864:	1ffe9444 	.word	0x1ffe9444

0800a868 <CAN_Tx_id0x20>:

void CAN_Tx_id0x20(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
	    CAN_NODE_STATUS_t status;
	    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a86e:	4b0b      	ldr	r3, [pc, #44]	; (800a89c <CAN_Tx_id0x20+0x34>)
 800a870:	60fb      	str	r3, [r7, #12]

	    uint8_t *array_data;

	    array_data = &CAN_IRP_29bit[CAN_id0x20].CAN_Data[0];
 800a872:	4b0b      	ldr	r3, [pc, #44]	; (800a8a0 <CAN_Tx_id0x20+0x38>)
 800a874:	60bb      	str	r3, [r7, #8]


	      //  update data for the MO to transmit
	      status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[17],array_data);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a87a:	4618      	mov	r0, r3
 800a87c:	68b9      	ldr	r1, [r7, #8]
 800a87e:	f7fe f8a9 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a882:	4603      	mov	r3, r0
 800a884:	71fb      	strb	r3, [r7, #7]

	      if (status == CAN_NODE_STATUS_SUCCESS)
 800a886:	79fb      	ldrb	r3, [r7, #7]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d104      	bne.n	800a896 <CAN_Tx_id0x20+0x2e>
	      {
	        // message object data updated.

	        // transmit the data
	        CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[17]);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a890:	4618      	mov	r0, r3
 800a892:	f7fe f87b 	bl	800898c <CAN_NODE_MO_Transmit>
	      else
	      {
	        // message object failed to update.
	      }

}
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	08013a80 	.word	0x08013a80
 800a8a0:	1ffe9474 	.word	0x1ffe9474

0800a8a4 <CAN_Tx_id0x21>:

void CAN_Tx_id0x21(void)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b084      	sub	sp, #16
 800a8a8:	af00      	add	r7, sp, #0
	    CAN_NODE_STATUS_t status;
	    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a8aa:	4b0b      	ldr	r3, [pc, #44]	; (800a8d8 <CAN_Tx_id0x21+0x34>)
 800a8ac:	60fb      	str	r3, [r7, #12]

	    uint8_t *array_data;

	    array_data = &CAN_IRP_29bit[CAN_id0x21].CAN_Data[0];
 800a8ae:	4b0b      	ldr	r3, [pc, #44]	; (800a8dc <CAN_Tx_id0x21+0x38>)
 800a8b0:	60bb      	str	r3, [r7, #8]


	      //  update data for the MO to transmit
	      status = (CAN_NODE_STATUS_t)CAN_NODE_MO_UpdateData(HandlePtr1->lmobj_ptr[18],array_data);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	68b9      	ldr	r1, [r7, #8]
 800a8ba:	f7fe f88b 	bl	80089d4 <CAN_NODE_MO_UpdateData>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	71fb      	strb	r3, [r7, #7]

	      if (status == CAN_NODE_STATUS_SUCCESS)
 800a8c2:	79fb      	ldrb	r3, [r7, #7]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d104      	bne.n	800a8d2 <CAN_Tx_id0x21+0x2e>
	      {
	        // message object data updated.

	        // transmit the data
	        CAN_NODE_MO_Transmit(HandlePtr1->lmobj_ptr[18]);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7fe f85d 	bl	800898c <CAN_NODE_MO_Transmit>
	      else
	      {
	        // message object failed to update.
	      }

}
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	08013a80 	.word	0x08013a80
 800a8dc:	1ffe9480 	.word	0x1ffe9480

0800a8e0 <CAN_Rx_id0x13>:

void CAN_Rx_id0x13(void)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
    uint8_t test;
    CAN_NODE_STATUS_t status, receive_status;
    XMC_CAN_MO_t *MO_Ptr;
    uint8_t mo_index;
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a8e6:	4b1c      	ldr	r3, [pc, #112]	; (800a958 <CAN_Rx_id0x13+0x78>)
 800a8e8:	60fb      	str	r3, [r7, #12]

    mo_index = 19;//CAN_RX_MO_GTAKE_BASE + CAN_0x211;
 800a8ea:	2313      	movs	r3, #19
 800a8ec:	72fb      	strb	r3, [r7, #11]

    MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a8ee:	7afb      	ldrb	r3, [r7, #11]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	3302      	adds	r3, #2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	607b      	str	r3, [r7, #4]

    status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a8fe:	7afb      	ldrb	r3, [r7, #11]
 800a900:	68fa      	ldr	r2, [r7, #12]
 800a902:	3302      	adds	r3, #2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	4413      	add	r3, r2
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7fe f882 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a910:	4603      	mov	r3, r0
 800a912:	70fb      	strb	r3, [r7, #3]
    //Check receive pending status
    if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800a914:	78fb      	ldrb	r3, [r7, #3]
 800a916:	f003 0301 	and.w	r3, r3, #1
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d016      	beq.n	800a94c <CAN_Rx_id0x13+0x6c>
    {
      // Clear the flag
      XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	2101      	movs	r1, #1
 800a922:	f7ff ff75 	bl	800a810 <XMC_CAN_MO_ResetStatus>
      // Read the received Message object
      receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800a926:	7afb      	ldrb	r3, [r7, #11]
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	3302      	adds	r3, #2
 800a92c:	009b      	lsls	r3, r3, #2
 800a92e:	4413      	add	r3, r2
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	4618      	mov	r0, r3
 800a934:	f7fe f83c 	bl	80089b0 <CAN_NODE_MO_Receive>
 800a938:	4603      	mov	r3, r0
 800a93a:	70bb      	strb	r3, [r7, #2]

      if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800a93c:	78bb      	ldrb	r3, [r7, #2]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d102      	bne.n	800a948 <CAN_Rx_id0x13+0x68>
      {
        // message object receive success.
          test = 1;
 800a942:	2301      	movs	r3, #1
 800a944:	707b      	strb	r3, [r7, #1]
 800a946:	e001      	b.n	800a94c <CAN_Rx_id0x13+0x6c>
      }
      else
      {
        // message object failed to receive.
          test = 0;
 800a948:	2300      	movs	r3, #0
 800a94a:	707b      	strb	r3, [r7, #1]
      }
    }


    process_Rx_CAN_0x13();
 800a94c:	f000 f884 	bl	800aa58 <process_Rx_CAN_0x13>
}
 800a950:	3710      	adds	r7, #16
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	08013a80 	.word	0x08013a80

0800a95c <CAN_Rx_id0x12>:


void CAN_Rx_id0x12(void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
    uint8_t test;
    CAN_NODE_STATUS_t status, receive_status;
    XMC_CAN_MO_t *MO_Ptr;
    uint8_t mo_index;
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a962:	4b1c      	ldr	r3, [pc, #112]	; (800a9d4 <CAN_Rx_id0x12+0x78>)
 800a964:	60fb      	str	r3, [r7, #12]

    mo_index = 20;//CAN_RX_MO_GTAKE_BASE + CAN_0x211;
 800a966:	2314      	movs	r3, #20
 800a968:	72fb      	strb	r3, [r7, #11]

    MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a96a:	7afb      	ldrb	r3, [r7, #11]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	3302      	adds	r3, #2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	607b      	str	r3, [r7, #4]

    status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a97a:	7afb      	ldrb	r3, [r7, #11]
 800a97c:	68fa      	ldr	r2, [r7, #12]
 800a97e:	3302      	adds	r3, #2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	4413      	add	r3, r2
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	4618      	mov	r0, r3
 800a988:	f7fe f844 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800a98c:	4603      	mov	r3, r0
 800a98e:	70fb      	strb	r3, [r7, #3]
    //Check receive pending status
    if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800a990:	78fb      	ldrb	r3, [r7, #3]
 800a992:	f003 0301 	and.w	r3, r3, #1
 800a996:	2b00      	cmp	r3, #0
 800a998:	d016      	beq.n	800a9c8 <CAN_Rx_id0x12+0x6c>
    {
      // Clear the flag
      XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	2101      	movs	r1, #1
 800a99e:	f7ff ff37 	bl	800a810 <XMC_CAN_MO_ResetStatus>
      // Read the received Message object
      receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800a9a2:	7afb      	ldrb	r3, [r7, #11]
 800a9a4:	68fa      	ldr	r2, [r7, #12]
 800a9a6:	3302      	adds	r3, #2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	4413      	add	r3, r2
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7fd fffe 	bl	80089b0 <CAN_NODE_MO_Receive>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	70bb      	strb	r3, [r7, #2]

      if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800a9b8:	78bb      	ldrb	r3, [r7, #2]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d102      	bne.n	800a9c4 <CAN_Rx_id0x12+0x68>
      {
        // message object receive success.
          test = 1;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	707b      	strb	r3, [r7, #1]
 800a9c2:	e001      	b.n	800a9c8 <CAN_Rx_id0x12+0x6c>
      }
      else
      {
        // message object failed to receive.
          test = 0;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	707b      	strb	r3, [r7, #1]
      }
    }


    process_Rx_CAN_0x12();
 800a9c8:	f000 f9ae 	bl	800ad28 <process_Rx_CAN_0x12>
}
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	bf00      	nop
 800a9d4:	08013a80 	.word	0x08013a80

0800a9d8 <CAN_Rx_id0x30>:


void CAN_Rx_id0x30(void)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b084      	sub	sp, #16
 800a9dc:	af00      	add	r7, sp, #0
    uint8_t test;
    CAN_NODE_STATUS_t status, receive_status;
    XMC_CAN_MO_t *MO_Ptr;
    uint8_t mo_index;
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800a9de:	4b1c      	ldr	r3, [pc, #112]	; (800aa50 <CAN_Rx_id0x30+0x78>)
 800a9e0:	60fb      	str	r3, [r7, #12]

    mo_index = 21;//CAN_RX_MO_GTAKE_BASE + CAN_0x211;
 800a9e2:	2315      	movs	r3, #21
 800a9e4:	72fb      	strb	r3, [r7, #11]

    MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800a9e6:	7afb      	ldrb	r3, [r7, #11]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	3302      	adds	r3, #2
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	4413      	add	r3, r2
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	607b      	str	r3, [r7, #4]

    status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800a9f6:	7afb      	ldrb	r3, [r7, #11]
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	3302      	adds	r3, #2
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fe f806 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	70fb      	strb	r3, [r7, #3]
    //Check receive pending status
    if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800aa0c:	78fb      	ldrb	r3, [r7, #3]
 800aa0e:	f003 0301 	and.w	r3, r3, #1
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d016      	beq.n	800aa44 <CAN_Rx_id0x30+0x6c>
    {
      // Clear the flag
      XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	2101      	movs	r1, #1
 800aa1a:	f7ff fef9 	bl	800a810 <XMC_CAN_MO_ResetStatus>
      // Read the received Message object
      receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800aa1e:	7afb      	ldrb	r3, [r7, #11]
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	3302      	adds	r3, #2
 800aa24:	009b      	lsls	r3, r3, #2
 800aa26:	4413      	add	r3, r2
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fd ffc0 	bl	80089b0 <CAN_NODE_MO_Receive>
 800aa30:	4603      	mov	r3, r0
 800aa32:	70bb      	strb	r3, [r7, #2]

      if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800aa34:	78bb      	ldrb	r3, [r7, #2]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d102      	bne.n	800aa40 <CAN_Rx_id0x30+0x68>
      {
        // message object receive success.
          test = 1;
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	707b      	strb	r3, [r7, #1]
 800aa3e:	e001      	b.n	800aa44 <CAN_Rx_id0x30+0x6c>
      }
      else
      {
        // message object failed to receive.
          test = 0;
 800aa40:	2300      	movs	r3, #0
 800aa42:	707b      	strb	r3, [r7, #1]
      }
    }


    process_Rx_CAN_0x30();
 800aa44:	f000 f99c 	bl	800ad80 <process_Rx_CAN_0x30>
}
 800aa48:	3710      	adds	r7, #16
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	08013a80 	.word	0x08013a80
 800aa54:	00000000 	.word	0x00000000

0800aa58 <process_Rx_CAN_0x13>:


void process_Rx_CAN_0x13(void)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b090      	sub	sp, #64	; 0x40
 800aa5c:	af02      	add	r7, sp, #8
    int8_t mo_index, *tempData;
    uint8_t CAN_rawData[8];
    uint16_t ThrottlePercentage = 6;
 800aa5e:	2306      	movs	r3, #6
 800aa60:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint16_t VehSpeed;
    int16_t c = 0, c2 = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	867b      	strh	r3, [r7, #50]	; 0x32
 800aa66:	2300      	movs	r3, #0
 800aa68:	863b      	strh	r3, [r7, #48]	; 0x30
    int16_t c1 = 0, c3 = 0;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800aa6e:	2300      	movs	r3, #0
 800aa70:	85bb      	strh	r3, [r7, #44]	; 0x2c
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800aa72:	4b9f      	ldr	r3, [pc, #636]	; (800acf0 <process_Rx_CAN_0x13+0x298>)
 800aa74:	62bb      	str	r3, [r7, #40]	; 0x28

    mo_index = 19;//CAN_TX_MO_COUNT_GTAKE + CAN_0x211;
 800aa76:	2313      	movs	r3, #19
 800aa78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    //unnecessary, but keep for the moment
    tempData = &CAN_IRP_29bit[CAN_id0x13].CAN_Data[ZERO_BYTE];
 800aa7c:	4b9d      	ldr	r3, [pc, #628]	; (800acf4 <process_Rx_CAN_0x13+0x29c>)
 800aa7e:	623b      	str	r3, [r7, #32]
    Irp_Mcu_Torques_29bit->Speed_rpm = 0;
 800aa80:	4b9d      	ldr	r3, [pc, #628]	; (800acf8 <process_Rx_CAN_0x13+0x2a0>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2200      	movs	r2, #0
 800aa86:	701a      	strb	r2, [r3, #0]
 800aa88:	785a      	ldrb	r2, [r3, #1]
 800aa8a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800aa8e:	705a      	strb	r2, [r3, #1]
   // Irp_Mcu_Torques_29bit->DC_Current = 0;
    //read data to external buffer
    CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800aa90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa96:	3302      	adds	r3, #2
 800aa98:	009b      	lsls	r3, r3, #2
 800aa9a:	4413      	add	r3, r2
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	6a39      	ldr	r1, [r7, #32]
 800aaa2:	f7ff fe35 	bl	800a710 <CAN_NODE_MO_ReadData>

    RPM = Irp_Mcu_Torques_29bit->Speed_rpm;
 800aaa6:	4b94      	ldr	r3, [pc, #592]	; (800acf8 <process_Rx_CAN_0x13+0x2a0>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	781a      	ldrb	r2, [r3, #0]
 800aaac:	785b      	ldrb	r3, [r3, #1]
 800aaae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aab2:	021b      	lsls	r3, r3, #8
 800aab4:	4313      	orrs	r3, r2
 800aab6:	045b      	lsls	r3, r3, #17
 800aab8:	145b      	asrs	r3, r3, #17
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	b29a      	uxth	r2, r3
 800aabe:	4b8f      	ldr	r3, [pc, #572]	; (800acfc <process_Rx_CAN_0x13+0x2a4>)
 800aac0:	801a      	strh	r2, [r3, #0]
    Torque_Estimation = Irp_Mcu_Torques_29bit ->Torque_Estimation;
 800aac2:	4b8d      	ldr	r3, [pc, #564]	; (800acf8 <process_Rx_CAN_0x13+0x2a0>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	785a      	ldrb	r2, [r3, #1]
 800aac8:	09d2      	lsrs	r2, r2, #7
 800aaca:	b2d2      	uxtb	r2, r2
 800aacc:	7899      	ldrb	r1, [r3, #2]
 800aace:	0049      	lsls	r1, r1, #1
 800aad0:	430a      	orrs	r2, r1
 800aad2:	78db      	ldrb	r3, [r3, #3]
 800aad4:	f003 030f 	and.w	r3, r3, #15
 800aad8:	025b      	lsls	r3, r3, #9
 800aada:	4313      	orrs	r3, r2
 800aadc:	04db      	lsls	r3, r3, #19
 800aade:	14db      	asrs	r3, r3, #19
 800aae0:	b29b      	uxth	r3, r3
 800aae2:	461a      	mov	r2, r3
 800aae4:	4b86      	ldr	r3, [pc, #536]	; (800ad00 <process_Rx_CAN_0x13+0x2a8>)
 800aae6:	801a      	strh	r2, [r3, #0]
    //DC_Current_irp = (int)Irp_Mcu_Torques_29bit->DC_Current;
   // c = (int)Irp_Mcu_Torques_29bit->DC_Voltage;
   // c1 = (uint16_t)Irp_Mcu_Torques_29bit->DC_Voltage;
    //DC_Voltage_irp = Irp_Mcu_Torques_29bit->DC_Voltage;
   // DC_Current_irp = ((((uint8_t)tempData[3]) >> 4) | ((int)(tempData[4] & 0x7f) << 4));
    DC_Current_irp = (int)(((int16_t)(tempData[4] & 0x7f) << 4) | (((int16_t)tempData[3] >> 4)) & 0x0f);
 800aae8:	6a3b      	ldr	r3, [r7, #32]
 800aaea:	3304      	adds	r3, #4
 800aaec:	781b      	ldrb	r3, [r3, #0]
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaf4:	011b      	lsls	r3, r3, #4
 800aaf6:	b29a      	uxth	r2, r3
 800aaf8:	6a3b      	ldr	r3, [r7, #32]
 800aafa:	3303      	adds	r3, #3
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	b25b      	sxtb	r3, r3
 800ab00:	111b      	asrs	r3, r3, #4
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	f003 030f 	and.w	r3, r3, #15
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	4b7c      	ldr	r3, [pc, #496]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800ab14:	801a      	strh	r2, [r3, #0]
    c2 = DC_Current_irp;//(tempData[3] >> 4);
 800ab16:	4b7b      	ldr	r3, [pc, #492]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800ab18:	881b      	ldrh	r3, [r3, #0]
 800ab1a:	863b      	strh	r3, [r7, #48]	; 0x30
    c3 = ((uint16_t)((uint8_t)tempData[4] & 0x7f) << 4);
 800ab1c:	6a3b      	ldr	r3, [r7, #32]
 800ab1e:	3304      	adds	r3, #4
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	b2db      	uxtb	r3, r3
 800ab24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab28:	011b      	lsls	r3, r3, #4
 800ab2a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    if(c2 < 0)
 800ab2c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	da02      	bge.n	800ab3a <process_Rx_CAN_0x13+0xe2>
    {
    	int a;
    	a++;
 800ab34:	69fb      	ldr	r3, [r7, #28]
 800ab36:	3301      	adds	r3, #1
 800ab38:	61fb      	str	r3, [r7, #28]
        //c3 = ((int16_t)((int16_t)tempData[4] & 0x7f) << 4) | 0xffffffff;
    }

    c = c3 | c2;
 800ab3a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800ab3c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	867b      	strh	r3, [r7, #50]	; 0x32
    DC_Voltage_irp = ((((uint16_t)tempData[6] & 0x0f) << 9) | (((uint16_t)tempData[5] << 1) | 0/*((uint16_t)tempData[4] >> 7) & 0x01*/))/10;
 800ab42:	6a3b      	ldr	r3, [r7, #32]
 800ab44:	3306      	adds	r3, #6
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	b25b      	sxtb	r3, r3
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	f003 030f 	and.w	r3, r3, #15
 800ab50:	025a      	lsls	r2, r3, #9
 800ab52:	6a3b      	ldr	r3, [r7, #32]
 800ab54:	3305      	adds	r3, #5
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	b25b      	sxtb	r3, r3
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	005b      	lsls	r3, r3, #1
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	4a69      	ldr	r2, [pc, #420]	; (800ad08 <process_Rx_CAN_0x13+0x2b0>)
 800ab62:	fb82 1203 	smull	r1, r2, r2, r3
 800ab66:	1092      	asrs	r2, r2, #2
 800ab68:	17db      	asrs	r3, r3, #31
 800ab6a:	1ad3      	subs	r3, r2, r3
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	4b67      	ldr	r3, [pc, #412]	; (800ad0c <process_Rx_CAN_0x13+0x2b4>)
 800ab70:	801a      	strh	r2, [r3, #0]

    MotorPower_Irp = DC_Current_irp * DC_Voltage_irp;
 800ab72:	4b64      	ldr	r3, [pc, #400]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800ab74:	881b      	ldrh	r3, [r3, #0]
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	4b64      	ldr	r3, [pc, #400]	; (800ad0c <process_Rx_CAN_0x13+0x2b4>)
 800ab7a:	881b      	ldrh	r3, [r3, #0]
 800ab7c:	fb12 f303 	smulbb	r3, r2, r3
 800ab80:	b29b      	uxth	r3, r3
 800ab82:	b29a      	uxth	r2, r3
 800ab84:	4b62      	ldr	r3, [pc, #392]	; (800ad10 <process_Rx_CAN_0x13+0x2b8>)
 800ab86:	801a      	strh	r2, [r3, #0]
    if(c < -1)
 800ab88:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800ab8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab90:	da02      	bge.n	800ab98 <process_Rx_CAN_0x13+0x140>
    {
    	int a;
    	   a++;
 800ab92:	69bb      	ldr	r3, [r7, #24]
 800ab94:	3301      	adds	r3, #1
 800ab96:	61bb      	str	r3, [r7, #24]

    }
    if(Torque_Estimation > 1)
 800ab98:	4b59      	ldr	r3, [pc, #356]	; (800ad00 <process_Rx_CAN_0x13+0x2a8>)
 800ab9a:	881b      	ldrh	r3, [r3, #0]
 800ab9c:	b21b      	sxth	r3, r3
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	dd02      	ble.n	800aba8 <process_Rx_CAN_0x13+0x150>
    {
    	int a;
    	a++;
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	3301      	adds	r3, #1
 800aba6:	617b      	str	r3, [r7, #20]
    }
    if(Torque_Estimation < -5)
 800aba8:	4b55      	ldr	r3, [pc, #340]	; (800ad00 <process_Rx_CAN_0x13+0x2a8>)
 800abaa:	881b      	ldrh	r3, [r3, #0]
 800abac:	b21b      	sxth	r3, r3
 800abae:	f113 0f05 	cmn.w	r3, #5
 800abb2:	da02      	bge.n	800abba <process_Rx_CAN_0x13+0x162>
    {
    	int a;
    	a++;
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	3301      	adds	r3, #1
 800abb8:	613b      	str	r3, [r7, #16]

    }
    Regenration_flag = 0;
 800abba:	4b56      	ldr	r3, [pc, #344]	; (800ad14 <process_Rx_CAN_0x13+0x2bc>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	701a      	strb	r2, [r3, #0]
if((DC_Current_irp > 0) && (DC_Current_irp <= 50))
 800abc0:	4b50      	ldr	r3, [pc, #320]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800abc2:	881b      	ldrh	r3, [r3, #0]
 800abc4:	b21b      	sxth	r3, r3
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	dd08      	ble.n	800abdc <process_Rx_CAN_0x13+0x184>
 800abca:	4b4e      	ldr	r3, [pc, #312]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	b21b      	sxth	r3, r3
 800abd0:	2b32      	cmp	r3, #50	; 0x32
 800abd2:	dc03      	bgt.n	800abdc <process_Rx_CAN_0x13+0x184>
{
	int a;
	a++;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	3301      	adds	r3, #1
 800abd8:	60fb      	str	r3, [r7, #12]
    	a++;

    }
    Regenration_flag = 0;
if((DC_Current_irp > 0) && (DC_Current_irp <= 50))
{
 800abda:	e00f      	b.n	800abfc <process_Rx_CAN_0x13+0x1a4>
	int a;
	a++;
}
else if(DC_Current_irp == 0)
 800abdc:	4b49      	ldr	r3, [pc, #292]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800abde:	881b      	ldrh	r3, [r3, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d00b      	beq.n	800abfc <process_Rx_CAN_0x13+0x1a4>
{
//Regenration_flag = 1;
}
else if(DC_Current_irp > 2000)
 800abe4:	4b47      	ldr	r3, [pc, #284]	; (800ad04 <process_Rx_CAN_0x13+0x2ac>)
 800abe6:	881b      	ldrh	r3, [r3, #0]
 800abe8:	b21b      	sxth	r3, r3
 800abea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800abee:	dd05      	ble.n	800abfc <process_Rx_CAN_0x13+0x1a4>
{
	int a;
	a++;
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	3301      	adds	r3, #1
 800abf4:	60bb      	str	r3, [r7, #8]
	Regenration_flag = 1;
 800abf6:	4b47      	ldr	r3, [pc, #284]	; (800ad14 <process_Rx_CAN_0x13+0x2bc>)
 800abf8:	2201      	movs	r2, #1
 800abfa:	701a      	strb	r2, [r3, #0]
}
    VehSpeed = calculate_speed(RPM);
 800abfc:	4b3f      	ldr	r3, [pc, #252]	; (800acfc <process_Rx_CAN_0x13+0x2a4>)
 800abfe:	881b      	ldrh	r3, [r3, #0]
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	b21b      	sxth	r3, r3
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7ff fd9f 	bl	800a748 <calculate_speed>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	86fb      	strh	r3, [r7, #54]	; 0x36

    speed_4g=VehSpeed;
 800ac0e:	4a42      	ldr	r2, [pc, #264]	; (800ad18 <process_Rx_CAN_0x13+0x2c0>)
 800ac10:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ac12:	8013      	strh	r3, [r2, #0]

    if(VehSpeed > 100)
 800ac14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ac16:	2b64      	cmp	r3, #100	; 0x64
 800ac18:	d901      	bls.n	800ac1e <process_Rx_CAN_0x13+0x1c6>
        VehSpeed = 100;
 800ac1a:	2364      	movs	r3, #100	; 0x64
 800ac1c:	86fb      	strh	r3, [r7, #54]	; 0x36

    ThrottlePercentage =  map(VehSpeed, 0, 100, 6200, 64000);
 800ac1e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ac20:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 800ac24:	9300      	str	r3, [sp, #0]
 800ac26:	4610      	mov	r0, r2
 800ac28:	2100      	movs	r1, #0
 800ac2a:	2264      	movs	r2, #100	; 0x64
 800ac2c:	f641 0338 	movw	r3, #6200	; 0x1838
 800ac30:	f7ff fa8e 	bl	800a150 <map>
 800ac34:	4603      	mov	r3, r0
 800ac36:	86bb      	strh	r3, [r7, #52]	; 0x34
    OBDII_CAN[can_0x04].CAN_Data[3] = CAN_MSG_DB[CAN_0CF00400].CAN_Data[THIRD_BYTE] = ThrottlePercentage;
 800ac38:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ac3a:	b2da      	uxtb	r2, r3
 800ac3c:	4b37      	ldr	r3, [pc, #220]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800ac3e:	74da      	strb	r2, [r3, #19]
 800ac40:	4b36      	ldr	r3, [pc, #216]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800ac42:	7cdb      	ldrb	r3, [r3, #19]
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	4b36      	ldr	r3, [pc, #216]	; (800ad20 <process_Rx_CAN_0x13+0x2c8>)
 800ac48:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    OBDII_CAN[can_0x04].CAN_Data[2] = CAN_MSG_DB[CAN_0CF00400].CAN_Data[FOURTH_BYTE] = (ThrottlePercentage >> 8);
 800ac4c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ac4e:	0a1b      	lsrs	r3, r3, #8
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	b2da      	uxtb	r2, r3
 800ac54:	4b31      	ldr	r3, [pc, #196]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800ac56:	751a      	strb	r2, [r3, #20]
 800ac58:	4b30      	ldr	r3, [pc, #192]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800ac5a:	7d1b      	ldrb	r3, [r3, #20]
 800ac5c:	b2da      	uxtb	r2, r3
 800ac5e:	4b30      	ldr	r3, [pc, #192]	; (800ad20 <process_Rx_CAN_0x13+0x2c8>)
 800ac60:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

    VehicleSpeedglb = VehSpeed;
 800ac64:	4a2f      	ldr	r2, [pc, #188]	; (800ad24 <process_Rx_CAN_0x13+0x2cc>)
 800ac66:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ac68:	8013      	strh	r3, [r2, #0]

    if(VehSpeed)
 800ac6a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d01d      	beq.n	800acac <process_Rx_CAN_0x13+0x254>
    	VehSpeed = 104.11* VehSpeed + 226.99;
 800ac70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ac72:	4618      	mov	r0, r3
 800ac74:	f005 fe6e 	bl	8010954 <__aeabi_i2d>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	460b      	mov	r3, r1
 800ac7c:	4610      	mov	r0, r2
 800ac7e:	4619      	mov	r1, r3
 800ac80:	a317      	add	r3, pc, #92	; (adr r3, 800ace0 <process_Rx_CAN_0x13+0x288>)
 800ac82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac86:	f005 fecb 	bl	8010a20 <__aeabi_dmul>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	4610      	mov	r0, r2
 800ac90:	4619      	mov	r1, r3
 800ac92:	a315      	add	r3, pc, #84	; (adr r3, 800ace8 <process_Rx_CAN_0x13+0x290>)
 800ac94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac98:	f005 fd10 	bl	80106bc <__adddf3>
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	460b      	mov	r3, r1
 800aca0:	4610      	mov	r0, r2
 800aca2:	4619      	mov	r1, r3
 800aca4:	f006 f97e 	bl	8010fa4 <__aeabi_d2uiz>
 800aca8:	4603      	mov	r3, r0
 800acaa:	86fb      	strh	r3, [r7, #54]	; 0x36

    OBDII_CAN[can_0x04].CAN_Data[5] = CAN_MSG_DB[CAN_18FF0921].CAN_Data[FIFTH_BYTE] = (VehSpeed);
 800acac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800acae:	b2da      	uxtb	r2, r3
 800acb0:	4b1a      	ldr	r3, [pc, #104]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800acb2:	725a      	strb	r2, [r3, #9]
 800acb4:	4b19      	ldr	r3, [pc, #100]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800acb6:	7a5b      	ldrb	r3, [r3, #9]
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	4b19      	ldr	r3, [pc, #100]	; (800ad20 <process_Rx_CAN_0x13+0x2c8>)
 800acbc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    OBDII_CAN[can_0x04].CAN_Data[4] = CAN_MSG_DB[CAN_18FF0921].CAN_Data[SIXTH_BYTE] = (VehSpeed >> 8U);
 800acc0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800acc2:	0a1b      	lsrs	r3, r3, #8
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	4b14      	ldr	r3, [pc, #80]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800acca:	729a      	strb	r2, [r3, #10]
 800accc:	4b13      	ldr	r3, [pc, #76]	; (800ad1c <process_Rx_CAN_0x13+0x2c4>)
 800acce:	7a9b      	ldrb	r3, [r3, #10]
 800acd0:	b2da      	uxtb	r2, r3
 800acd2:	4b13      	ldr	r3, [pc, #76]	; (800ad20 <process_Rx_CAN_0x13+0x2c8>)
 800acd4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    //VehicleSpeedglb = VehSpeed;
}
 800acd8:	3738      	adds	r7, #56	; 0x38
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd80      	pop	{r7, pc}
 800acde:	bf00      	nop
 800ace0:	3d70a3d7 	.word	0x3d70a3d7
 800ace4:	405a070a 	.word	0x405a070a
 800ace8:	147ae148 	.word	0x147ae148
 800acec:	406c5fae 	.word	0x406c5fae
 800acf0:	08013a80 	.word	0x08013a80
 800acf4:	1ffe9468 	.word	0x1ffe9468
 800acf8:	1ffe8820 	.word	0x1ffe8820
 800acfc:	1fff48d0 	.word	0x1fff48d0
 800ad00:	1fff48f6 	.word	0x1fff48f6
 800ad04:	1fff48ba 	.word	0x1fff48ba
 800ad08:	66666667 	.word	0x66666667
 800ad0c:	1fff495c 	.word	0x1fff495c
 800ad10:	1fff4942 	.word	0x1fff4942
 800ad14:	1fff4992 	.word	0x1fff4992
 800ad18:	1fff48e8 	.word	0x1fff48e8
 800ad1c:	1ffe92d8 	.word	0x1ffe92d8
 800ad20:	1ffe9218 	.word	0x1ffe9218
 800ad24:	1fff48ce 	.word	0x1fff48ce

0800ad28 <process_Rx_CAN_0x12>:

void process_Rx_CAN_0x12(void)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
    uint8_t mo_index, *tempData;
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800ad2e:	4b0f      	ldr	r3, [pc, #60]	; (800ad6c <process_Rx_CAN_0x12+0x44>)
 800ad30:	60fb      	str	r3, [r7, #12]

    mo_index = 20;//CAN_TX_MO_COUNT_GTAKE + CAN_0x211;
 800ad32:	2314      	movs	r3, #20
 800ad34:	72fb      	strb	r3, [r7, #11]

    //unnecessary, but keep for the moment
    tempData = &CAN_IRP_29bit[CAN_id0x12].CAN_Data[ZERO_BYTE];
 800ad36:	4b0e      	ldr	r3, [pc, #56]	; (800ad70 <process_Rx_CAN_0x12+0x48>)
 800ad38:	607b      	str	r3, [r7, #4]
    //read data to external buffer
    CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800ad3a:	7afb      	ldrb	r3, [r7, #11]
 800ad3c:	68fa      	ldr	r2, [r7, #12]
 800ad3e:	3302      	adds	r3, #2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	4618      	mov	r0, r3
 800ad48:	6879      	ldr	r1, [r7, #4]
 800ad4a:	f7ff fce1 	bl	800a710 <CAN_NODE_MO_ReadData>

    Mcu_Temp_Irp = Irp_MCU_Status_29bit->MCU_temp;
 800ad4e:	4b09      	ldr	r3, [pc, #36]	; (800ad74 <process_Rx_CAN_0x12+0x4c>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	78db      	ldrb	r3, [r3, #3]
 800ad54:	b29a      	uxth	r2, r3
 800ad56:	4b08      	ldr	r3, [pc, #32]	; (800ad78 <process_Rx_CAN_0x12+0x50>)
 800ad58:	801a      	strh	r2, [r3, #0]
    Motor_Temp_Irp = Irp_MCU_Status_29bit->Motor_temp;
 800ad5a:	4b06      	ldr	r3, [pc, #24]	; (800ad74 <process_Rx_CAN_0x12+0x4c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	789b      	ldrb	r3, [r3, #2]
 800ad60:	b29a      	uxth	r2, r3
 800ad62:	4b06      	ldr	r3, [pc, #24]	; (800ad7c <process_Rx_CAN_0x12+0x54>)
 800ad64:	801a      	strh	r2, [r3, #0]
}
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	08013a80 	.word	0x08013a80
 800ad70:	1ffe945c 	.word	0x1ffe945c
 800ad74:	1ffe8828 	.word	0x1ffe8828
 800ad78:	1fff48de 	.word	0x1fff48de
 800ad7c:	1fff498c 	.word	0x1fff498c

0800ad80 <process_Rx_CAN_0x30>:

void process_Rx_CAN_0x30(void)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
    uint8_t mo_index, *tempData;
    const CAN_NODE_t *HandlePtr1 = &CAN_NODE_1;
 800ad86:	4b09      	ldr	r3, [pc, #36]	; (800adac <process_Rx_CAN_0x30+0x2c>)
 800ad88:	60fb      	str	r3, [r7, #12]

    mo_index = 21;//CAN_TX_MO_COUNT_GTAKE + CAN_0x211;
 800ad8a:	2315      	movs	r3, #21
 800ad8c:	72fb      	strb	r3, [r7, #11]

    //unnecessary, but keep for the moment
    tempData = &CAN_IRP_29bit[CAN_id0x30].CAN_Data[ZERO_BYTE];
 800ad8e:	4b08      	ldr	r3, [pc, #32]	; (800adb0 <process_Rx_CAN_0x30+0x30>)
 800ad90:	607b      	str	r3, [r7, #4]
    //read data to external buffer
    CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800ad92:	7afb      	ldrb	r3, [r7, #11]
 800ad94:	68fa      	ldr	r2, [r7, #12]
 800ad96:	3302      	adds	r3, #2
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	4413      	add	r3, r2
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	4618      	mov	r0, r3
 800ada0:	6879      	ldr	r1, [r7, #4]
 800ada2:	f7ff fcb5 	bl	800a710 <CAN_NODE_MO_ReadData>
}
 800ada6:	3710      	adds	r7, #16
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	08013a80 	.word	0x08013a80
 800adb0:	1ffe948c 	.word	0x1ffe948c

0800adb4 <Irp_Tx_29bit>:


void Irp_Tx_29bit(void)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	af00      	add	r7, sp, #0
	CAN_Tx_id0x10();
 800adb8:	f7ff fd38 	bl	800a82c <CAN_Tx_id0x10>
	CAN_Tx_id0x20();
 800adbc:	f7ff fd54 	bl	800a868 <CAN_Tx_id0x20>
	CAN_Tx_id0x21();
 800adc0:	f7ff fd70 	bl	800a8a4 <CAN_Tx_id0x21>
}
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop

0800adc8 <Irp_Rx_29bit>:

void Irp_Rx_29bit(void)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	af00      	add	r7, sp, #0
	CAN_Rx_id0x13();
 800adcc:	f7ff fd88 	bl	800a8e0 <CAN_Rx_id0x13>
	CAN_Rx_id0x12();
 800add0:	f7ff fdc4 	bl	800a95c <CAN_Rx_id0x12>
	CAN_Rx_id0x30();
 800add4:	f7ff fe00 	bl	800a9d8 <CAN_Rx_id0x30>
}
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop

0800addc <XMC_CAN_MO_ResetStatus>:
 * None
 *
 */

__STATIC_INLINE void XMC_CAN_MO_ResetStatus(const XMC_CAN_MO_t *const can_mo, const uint32_t mask)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOCTR = mask;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	683a      	ldr	r2, [r7, #0]
 800adec:	61da      	str	r2, [r3, #28]
}
 800adee:	370c      	adds	r7, #12
 800adf0:	46bd      	mov	sp, r7
 800adf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <Process_CAN_id0x18FF50E5>:
			       }
}


void Process_CAN_id0x18FF50E5(void)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
	static once = 0, ccount = 200;
	int test = 0;
 800adfe:	2300      	movs	r3, #0
 800ae00:	60fb      	str	r3, [r7, #12]
uint8_t *tempData, mo_index;
		const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800ae02:	4b23      	ldr	r3, [pc, #140]	; (800ae90 <Process_CAN_id0x18FF50E5+0x98>)
 800ae04:	60bb      	str	r3, [r7, #8]

		mo_index = 28;
 800ae06:	231c      	movs	r3, #28
 800ae08:	71fb      	strb	r3, [r7, #7]

		tempData = &obc_madhura[can_0x18FF50E5].CAN_Data[0];
 800ae0a:	4b22      	ldr	r3, [pc, #136]	; (800ae94 <Process_CAN_id0x18FF50E5+0x9c>)
 800ae0c:	603b      	str	r3, [r7, #0]

		//read data to external buffer
		CAN_NODE_MO_ReadData(HandlePtr1->lmobj_ptr[mo_index], tempData);
 800ae0e:	79fb      	ldrb	r3, [r7, #7]
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	3302      	adds	r3, #2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4413      	add	r3, r2
 800ae18:	685b      	ldr	r3, [r3, #4]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	6839      	ldr	r1, [r7, #0]
 800ae1e:	f7ff fc77 	bl	800a710 <CAN_NODE_MO_ReadData>

		//if(((obc_madhura[can_0x18FF50E5].CAN_Data[4] & 0x1f) == 0x00) && (obc_madhura[can_0x18FF50E5].CAN_Data[2]))
		if(charging_started && (!VehicleSpeedglb))
 800ae22:	4b1d      	ldr	r3, [pc, #116]	; (800ae98 <Process_CAN_id0x18FF50E5+0xa0>)
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d01a      	beq.n	800ae60 <Process_CAN_id0x18FF50E5+0x68>
 800ae2a:	4b1c      	ldr	r3, [pc, #112]	; (800ae9c <Process_CAN_id0x18FF50E5+0xa4>)
 800ae2c:	881b      	ldrh	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d116      	bne.n	800ae60 <Process_CAN_id0x18FF50E5+0x68>
		{
			//if( obc_madhura[can_0x18FF50E5].CAN_Data[2])
			{
				//Vcu_InPuts.charger_connect_IN = 1;
				if(once == 0)
 800ae32:	4b1b      	ldr	r3, [pc, #108]	; (800aea0 <Process_CAN_id0x18FF50E5+0xa8>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d10b      	bne.n	800ae52 <Process_CAN_id0x18FF50E5+0x5a>
				{
					digital_io_setoutputhigh(&ORVM_PWR_OUT_D);
 800ae3a:	481a      	ldr	r0, [pc, #104]	; (800aea4 <Process_CAN_id0x18FF50E5+0xac>)
 800ae3c:	f004 fff4 	bl	800fe28 <digital_io_setoutputhigh>
					Delay(200);
 800ae40:	20c8      	movs	r0, #200	; 0xc8
 800ae42:	f005 f82d 	bl	800fea0 <Delay>
					//Vcu_InPuts.charger_connect_IN = 1;// changed this and added below
					test = 1;
 800ae46:	2301      	movs	r3, #1
 800ae48:	60fb      	str	r3, [r7, #12]
					once = 1;
 800ae4a:	4b15      	ldr	r3, [pc, #84]	; (800aea0 <Process_CAN_id0x18FF50E5+0xa8>)
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	601a      	str	r2, [r3, #0]
 800ae50:	e002      	b.n	800ae58 <Process_CAN_id0x18FF50E5+0x60>
				}
				else
				{
					digital_io_setoutputlow(&ORVM_PWR_OUT_D);
 800ae52:	4814      	ldr	r0, [pc, #80]	; (800aea4 <Process_CAN_id0x18FF50E5+0xac>)
 800ae54:	f004 ffac 	bl	800fdb0 <digital_io_setoutputlow>
					//Vcu_InPuts.charger_connect_IN = 0;
				}
			}
			ccount = 200;
 800ae58:	4b13      	ldr	r3, [pc, #76]	; (800aea8 <Process_CAN_id0x18FF50E5+0xb0>)
 800ae5a:	22c8      	movs	r2, #200	; 0xc8
 800ae5c:	601a      	str	r2, [r3, #0]
 800ae5e:	e013      	b.n	800ae88 <Process_CAN_id0x18FF50E5+0x90>
		}
		else if((--ccount) <= 0)
 800ae60:	4b11      	ldr	r3, [pc, #68]	; (800aea8 <Process_CAN_id0x18FF50E5+0xb0>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3b01      	subs	r3, #1
 800ae66:	4a10      	ldr	r2, [pc, #64]	; (800aea8 <Process_CAN_id0x18FF50E5+0xb0>)
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	4b0f      	ldr	r3, [pc, #60]	; (800aea8 <Process_CAN_id0x18FF50E5+0xb0>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	dc0a      	bgt.n	800ae88 <Process_CAN_id0x18FF50E5+0x90>
		{
			test = 0;
 800ae72:	2300      	movs	r3, #0
 800ae74:	60fb      	str	r3, [r7, #12]
			once = 0;
 800ae76:	4b0a      	ldr	r3, [pc, #40]	; (800aea0 <Process_CAN_id0x18FF50E5+0xa8>)
 800ae78:	2200      	movs	r2, #0
 800ae7a:	601a      	str	r2, [r3, #0]
			digital_io_setoutputlow(&ORVM_PWR_OUT_D);
 800ae7c:	4809      	ldr	r0, [pc, #36]	; (800aea4 <Process_CAN_id0x18FF50E5+0xac>)
 800ae7e:	f004 ff97 	bl	800fdb0 <digital_io_setoutputlow>
			//Vcu_InPuts.charger_connect_IN = 0; // change this and add below
			ccount = 200;
 800ae82:	4b09      	ldr	r3, [pc, #36]	; (800aea8 <Process_CAN_id0x18FF50E5+0xb0>)
 800ae84:	22c8      	movs	r2, #200	; 0xc8
 800ae86:	601a      	str	r2, [r3, #0]
		}

	//7.0,7.1
}
 800ae88:	3710      	adds	r7, #16
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}
 800ae8e:	bf00      	nop
 800ae90:	08013898 	.word	0x08013898
 800ae94:	1ffe94d4 	.word	0x1ffe94d4
 800ae98:	1fff4914 	.word	0x1fff4914
 800ae9c:	1fff48ce 	.word	0x1fff48ce
 800aea0:	1fff454c 	.word	0x1fff454c
 800aea4:	1fff42b0 	.word	0x1fff42b0
 800aea8:	1ffe94dc 	.word	0x1ffe94dc

0800aeac <Read_CAN_id0x18FF50E5>:

void Read_CAN_id0x18FF50E5(void)
{
 800aeac:	b590      	push	{r4, r7, lr}
 800aeae:	b085      	sub	sp, #20
 800aeb0:	af00      	add	r7, sp, #0
	static uint64_t count_in = 0;
	uint8_t test;
			CAN_NODE_STATUS_t status, receive_status;
			XMC_CAN_MO_t *MO_Ptr;
			uint8_t mo_index;
			const CAN_NODE_t *HandlePtr1 = &CAN_NODE_0;
 800aeb2:	4b32      	ldr	r3, [pc, #200]	; (800af7c <Read_CAN_id0x18FF50E5+0xd0>)
 800aeb4:	60fb      	str	r3, [r7, #12]

			mo_index = 28;
 800aeb6:	231c      	movs	r3, #28
 800aeb8:	72fb      	strb	r3, [r7, #11]

			MO_Ptr = HandlePtr1->lmobj_ptr[mo_index]->mo_ptr;
 800aeba:	7afb      	ldrb	r3, [r7, #11]
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	3302      	adds	r3, #2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4413      	add	r3, r2
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	607b      	str	r3, [r7, #4]

			status = CAN_NODE_MO_GetStatus(HandlePtr1->lmobj_ptr[mo_index]);
 800aeca:	7afb      	ldrb	r3, [r7, #11]
 800aecc:	68fa      	ldr	r2, [r7, #12]
 800aece:	3302      	adds	r3, #2
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fd fd9c 	bl	8008a14 <CAN_NODE_MO_GetStatus>
 800aedc:	4603      	mov	r3, r0
 800aede:	70fb      	strb	r3, [r7, #3]

			//Vcu_InPuts.charger_connect_IN = 0;
			//Check receive pending status
			if (status & XMC_CAN_MO_STATUS_RX_PENDING)
 800aee0:	78fb      	ldrb	r3, [r7, #3]
 800aee2:	f003 0301 	and.w	r3, r3, #1
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d02b      	beq.n	800af42 <Read_CAN_id0x18FF50E5+0x96>
			{
			  // Clear the flag
			  XMC_CAN_MO_ResetStatus(MO_Ptr,XMC_CAN_MO_RESET_STATUS_RX_PENDING);
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	2101      	movs	r1, #1
 800aeee:	f7ff ff75 	bl	800addc <XMC_CAN_MO_ResetStatus>
			  // Read the received Message object
			  receive_status = CAN_NODE_MO_Receive(HandlePtr1->lmobj_ptr[mo_index]);
 800aef2:	7afb      	ldrb	r3, [r7, #11]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	3302      	adds	r3, #2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	685b      	ldr	r3, [r3, #4]
 800aefe:	4618      	mov	r0, r3
 800af00:	f7fd fd56 	bl	80089b0 <CAN_NODE_MO_Receive>
 800af04:	4603      	mov	r3, r0
 800af06:	70bb      	strb	r3, [r7, #2]

			  if (receive_status == CAN_NODE_STATUS_SUCCESS)
 800af08:	78bb      	ldrb	r3, [r7, #2]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10c      	bne.n	800af28 <Read_CAN_id0x18FF50E5+0x7c>
			  {
			    // message object receive success.
				  test = 1;
 800af0e:	2301      	movs	r3, #1
 800af10:	707b      	strb	r3, [r7, #1]
				  //Process_CAN_id0x18FF50E5();
				  count_in = 0;
 800af12:	491b      	ldr	r1, [pc, #108]	; (800af80 <Read_CAN_id0x18FF50E5+0xd4>)
 800af14:	f04f 0200 	mov.w	r2, #0
 800af18:	f04f 0300 	mov.w	r3, #0
 800af1c:	e9c1 2300 	strd	r2, r3, [r1]
				  charging_detect = 1; // here added
 800af20:	4b18      	ldr	r3, [pc, #96]	; (800af84 <Read_CAN_id0x18FF50E5+0xd8>)
 800af22:	2201      	movs	r2, #1
 800af24:	701a      	strb	r2, [r3, #0]
 800af26:	e001      	b.n	800af2c <Read_CAN_id0x18FF50E5+0x80>
			  }
			  else
			  {
			    // message object failed to receive.
				  test = 0;
 800af28:	2300      	movs	r3, #0
 800af2a:	707b      	strb	r3, [r7, #1]
			  }
			  count_in = 0;
 800af2c:	4914      	ldr	r1, [pc, #80]	; (800af80 <Read_CAN_id0x18FF50E5+0xd4>)
 800af2e:	f04f 0200 	mov.w	r2, #0
 800af32:	f04f 0300 	mov.w	r3, #0
 800af36:	e9c1 2300 	strd	r2, r3, [r1]
			  Vcu_InPuts.charger_connect_IN = 1; // here added
 800af3a:	4b13      	ldr	r3, [pc, #76]	; (800af88 <Read_CAN_id0x18FF50E5+0xdc>)
 800af3c:	2201      	movs	r2, #1
 800af3e:	709a      	strb	r2, [r3, #2]
 800af40:	e016      	b.n	800af70 <Read_CAN_id0x18FF50E5+0xc4>
			}
			else
			{
				if(count_in++ > 30)
 800af42:	4b0f      	ldr	r3, [pc, #60]	; (800af80 <Read_CAN_id0x18FF50E5+0xd4>)
 800af44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af48:	1c50      	adds	r0, r2, #1
 800af4a:	f143 0100 	adc.w	r1, r3, #0
 800af4e:	4c0c      	ldr	r4, [pc, #48]	; (800af80 <Read_CAN_id0x18FF50E5+0xd4>)
 800af50:	e9c4 0100 	strd	r0, r1, [r4]
 800af54:	2b00      	cmp	r3, #0
 800af56:	bf08      	it	eq
 800af58:	2a1f      	cmpeq	r2, #31
 800af5a:	d309      	bcc.n	800af70 <Read_CAN_id0x18FF50E5+0xc4>
				{
					Vcu_InPuts.charger_connect_IN = 0; // here added
 800af5c:	4b0a      	ldr	r3, [pc, #40]	; (800af88 <Read_CAN_id0x18FF50E5+0xdc>)
 800af5e:	2200      	movs	r2, #0
 800af60:	709a      	strb	r2, [r3, #2]
					count_in = 0;
 800af62:	4907      	ldr	r1, [pc, #28]	; (800af80 <Read_CAN_id0x18FF50E5+0xd4>)
 800af64:	f04f 0200 	mov.w	r2, #0
 800af68:	f04f 0300 	mov.w	r3, #0
 800af6c:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}

			Process_CAN_id0x18FF50E5();
 800af70:	f7ff ff42 	bl	800adf8 <Process_CAN_id0x18FF50E5>
}
 800af74:	3714      	adds	r7, #20
 800af76:	46bd      	mov	sp, r7
 800af78:	bd90      	pop	{r4, r7, pc}
 800af7a:	bf00      	nop
 800af7c:	08013898 	.word	0x08013898
 800af80:	1fff4550 	.word	0x1fff4550
 800af84:	1fff4b8a 	.word	0x1fff4b8a
 800af88:	1fff4a60 	.word	0x1fff4a60

0800af8c <Process_4G_Event_Data>:

vcu_fleet_fleet_10_sec TD1;
uint8_t Eventbuffer_4Gcomm[512]={0};

void Process_4G_Event_Data(void)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	af00      	add	r7, sp, #0

	memset(&TD1,0,sizeof(TD1));
 800af90:	485f      	ldr	r0, [pc, #380]	; (800b110 <Process_4G_Event_Data+0x184>)
 800af92:	2100      	movs	r1, #0
 800af94:	2264      	movs	r2, #100	; 0x64
 800af96:	f006 fb7c 	bl	8011692 <memset>
	TD1.car_id = 10;
 800af9a:	4b5d      	ldr	r3, [pc, #372]	; (800b110 <Process_4G_Event_Data+0x184>)
 800af9c:	2200      	movs	r2, #0
 800af9e:	f042 020a 	orr.w	r2, r2, #10
 800afa2:	701a      	strb	r2, [r3, #0]
 800afa4:	2200      	movs	r2, #0
 800afa6:	705a      	strb	r2, [r3, #1]
 800afa8:	2200      	movs	r2, #0
 800afaa:	709a      	strb	r2, [r3, #2]
 800afac:	2200      	movs	r2, #0
 800afae:	70da      	strb	r2, [r3, #3]
	TD1.trip_id = 81050;
 800afb0:	4b57      	ldr	r3, [pc, #348]	; (800b110 <Process_4G_Event_Data+0x184>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	f062 0265 	orn	r2, r2, #101	; 0x65
 800afb8:	711a      	strb	r2, [r3, #4]
 800afba:	2200      	movs	r2, #0
 800afbc:	f042 023c 	orr.w	r2, r2, #60	; 0x3c
 800afc0:	715a      	strb	r2, [r3, #5]
 800afc2:	2200      	movs	r2, #0
 800afc4:	f042 0201 	orr.w	r2, r2, #1
 800afc8:	719a      	strb	r2, [r3, #6]
 800afca:	2200      	movs	r2, #0
 800afcc:	71da      	strb	r2, [r3, #7]
	TD1.identifier = 318;
 800afce:	4b50      	ldr	r3, [pc, #320]	; (800b110 <Process_4G_Event_Data+0x184>)
 800afd0:	2200      	movs	r2, #0
 800afd2:	f042 023e 	orr.w	r2, r2, #62	; 0x3e
 800afd6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800afda:	2200      	movs	r2, #0
 800afdc:	f042 0201 	orr.w	r2, r2, #1
 800afe0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 800afe4:	2200      	movs	r2, #0
 800afe6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 800afea:	2200      	movs	r2, #0
 800afec:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
//	TD1.rtc.days = current_time.days;
//	TD1.rtc.day_of_week = current_time.daysofweek;
//	TD1.rtc.hours = current_time.hours;
//	TD1.rtc.minutes = current_time.minutes;
//	TD1.rtc.seconds = current_time.seconds;
	TD1.hv_soc_calculated =Mapped_BMS_SOC;
 800aff0:	4b48      	ldr	r3, [pc, #288]	; (800b114 <Process_4G_Event_Data+0x188>)
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	461a      	mov	r2, r3
 800aff6:	4b46      	ldr	r3, [pc, #280]	; (800b110 <Process_4G_Event_Data+0x184>)
 800aff8:	619a      	str	r2, [r3, #24]
	TD1.soc = ((int)(CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[1] << 8) | CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[0]);
 800affa:	4b47      	ldr	r3, [pc, #284]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800affc:	7c5b      	ldrb	r3, [r3, #17]
 800affe:	021b      	lsls	r3, r3, #8
 800b000:	4a45      	ldr	r2, [pc, #276]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b002:	7c12      	ldrb	r2, [r2, #16]
 800b004:	4313      	orrs	r3, r2
 800b006:	461a      	mov	r2, r3
 800b008:	4b41      	ldr	r3, [pc, #260]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b00a:	615a      	str	r2, [r3, #20]
	TD1.battery_temp=BMS_Avg_temp;
 800b00c:	4b43      	ldr	r3, [pc, #268]	; (800b11c <Process_4G_Event_Data+0x190>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	461a      	mov	r2, r3
 800b012:	4b3f      	ldr	r3, [pc, #252]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b014:	61da      	str	r2, [r3, #28]
	TD1.odometer = CalOdometer();//52;//will get from cluster
 800b016:	f000 f985 	bl	800b324 <CalOdometer>
 800b01a:	4602      	mov	r2, r0
 800b01c:	4b3c      	ldr	r3, [pc, #240]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b01e:	629a      	str	r2, [r3, #40]	; 0x28
	TD1.charging_indicator = Vcu_InPuts.charger_connect_IN;
 800b020:	4b3f      	ldr	r3, [pc, #252]	; (800b120 <Process_4G_Event_Data+0x194>)
 800b022:	789b      	ldrb	r3, [r3, #2]
 800b024:	461a      	mov	r2, r3
 800b026:	4b3a      	ldr	r3, [pc, #232]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b028:	639a      	str	r2, [r3, #56]	; 0x38
	TD1.dte = ((TD1.soc)*2);
 800b02a:	4b39      	ldr	r3, [pc, #228]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b02c:	695b      	ldr	r3, [r3, #20]
 800b02e:	005b      	lsls	r3, r3, #1
 800b030:	4a37      	ldr	r2, [pc, #220]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b032:	63d3      	str	r3, [r2, #60]	; 0x3c
	TD1.mcu_temp_1=Mcu_Temp_Irp;
 800b034:	4b3b      	ldr	r3, [pc, #236]	; (800b124 <Process_4G_Event_Data+0x198>)
 800b036:	881b      	ldrh	r3, [r3, #0]
 800b038:	461a      	mov	r2, r3
 800b03a:	4b35      	ldr	r3, [pc, #212]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b03c:	621a      	str	r2, [r3, #32]
	TD1.ac_status = AC_ON_4g;//CAN_MSG_DB_HVAC[CAN_0x100].CAN_Data[2];
 800b03e:	4b3a      	ldr	r3, [pc, #232]	; (800b128 <Process_4G_Event_Data+0x19c>)
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	4b32      	ldr	r3, [pc, #200]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b046:	641a      	str	r2, [r3, #64]	; 0x40
	TD1.min_cell_temp = ((int)((CAN_BMS_29bit[CAN_0X180CA7F3].CAN_Data[3] << 8) | CAN_BMS_29bit[CAN_0X180CA7F3].CAN_Data[2]));
 800b048:	4b33      	ldr	r3, [pc, #204]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b04a:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b04e:	021b      	lsls	r3, r3, #8
 800b050:	4a31      	ldr	r2, [pc, #196]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b052:	f892 205a 	ldrb.w	r2, [r2, #90]	; 0x5a
 800b056:	4313      	orrs	r3, r2
 800b058:	461a      	mov	r2, r3
 800b05a:	4b2d      	ldr	r3, [pc, #180]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b05c:	645a      	str	r2, [r3, #68]	; 0x44
	TD1.max_cell_temp = ((int)((CAN_BMS_29bit[CAN_0X180CA7F3].CAN_Data[3] << 8) | CAN_BMS_29bit[CAN_0X180CA7F3].CAN_Data[2]));
 800b05e:	4b2e      	ldr	r3, [pc, #184]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b060:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b064:	021b      	lsls	r3, r3, #8
 800b066:	4a2c      	ldr	r2, [pc, #176]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b068:	f892 205a 	ldrb.w	r2, [r2, #90]	; 0x5a
 800b06c:	4313      	orrs	r3, r2
 800b06e:	461a      	mov	r2, r3
 800b070:	4b27      	ldr	r3, [pc, #156]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b072:	649a      	str	r2, [r3, #72]	; 0x48
	TD1.min_cell_voltage = ((int)((CAN_BMS_29bit[CAN_0X1808A7F3].CAN_Data[3] << 8) | CAN_BMS_29bit[CAN_0X1808A7F3].CAN_Data[2]));
 800b074:	4b28      	ldr	r3, [pc, #160]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b076:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800b07a:	021b      	lsls	r3, r3, #8
 800b07c:	4a26      	ldr	r2, [pc, #152]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b07e:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 800b082:	4313      	orrs	r3, r2
 800b084:	461a      	mov	r2, r3
 800b086:	4b22      	ldr	r3, [pc, #136]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b088:	64da      	str	r2, [r3, #76]	; 0x4c
	TD1.max_cell_voltage = ((int)((CAN_BMS_29bit[CAN_0X1808A7F3].CAN_Data[1] << 8) | CAN_BMS_29bit[CAN_0X1808A7F3].CAN_Data[0]));
 800b08a:	4b23      	ldr	r3, [pc, #140]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b08c:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800b090:	021b      	lsls	r3, r3, #8
 800b092:	4a21      	ldr	r2, [pc, #132]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b094:	f892 2064 	ldrb.w	r2, [r2, #100]	; 0x64
 800b098:	4313      	orrs	r3, r2
 800b09a:	461a      	mov	r2, r3
 800b09c:	4b1c      	ldr	r3, [pc, #112]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b09e:	651a      	str	r2, [r3, #80]	; 0x50
	TD1.pack_voltage = ((int)((CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[7] << 8) | CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[6]));
 800b0a0:	4b1d      	ldr	r3, [pc, #116]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b0a2:	7ddb      	ldrb	r3, [r3, #23]
 800b0a4:	021b      	lsls	r3, r3, #8
 800b0a6:	4a1c      	ldr	r2, [pc, #112]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b0a8:	7d92      	ldrb	r2, [r2, #22]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	4b18      	ldr	r3, [pc, #96]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0b0:	631a      	str	r2, [r3, #48]	; 0x30
	TD1.pack_current = PackCurrent;//((int)((CAN_BMS_29bit[CAN_0X180EA7F3].CAN_Data[1] << 8) | CAN_BMS_29bit[CAN_0X180EA7F3].CAN_Data[0]));
 800b0b2:	4b1e      	ldr	r3, [pc, #120]	; (800b12c <Process_4G_Event_Data+0x1a0>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a16      	ldr	r2, [pc, #88]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0b8:	6353      	str	r3, [r2, #52]	; 0x34
	TD1.longitude = GPS_data_val.longitude;
 800b0ba:	4b1d      	ldr	r3, [pc, #116]	; (800b130 <Process_4G_Event_Data+0x1a4>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a14      	ldr	r2, [pc, #80]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0c0:	6113      	str	r3, [r2, #16]
	TD1.latitude = GPS_data_val.latitude ;
 800b0c2:	4b1b      	ldr	r3, [pc, #108]	; (800b130 <Process_4G_Event_Data+0x1a4>)
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	4a12      	ldr	r2, [pc, #72]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0c8:	60d3      	str	r3, [r2, #12]
	TD1.altitude = GPS_data_val.altitude ;
 800b0ca:	4b19      	ldr	r3, [pc, #100]	; (800b130 <Process_4G_Event_Data+0x1a4>)
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	4b0f      	ldr	r3, [pc, #60]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0d2:	655a      	str	r2, [r3, #84]	; 0x54
	TD1.direction = GPS_data_val.direction;
 800b0d4:	4b16      	ldr	r3, [pc, #88]	; (800b130 <Process_4G_Event_Data+0x1a4>)
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	4b0d      	ldr	r3, [pc, #52]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0dc:	659a      	str	r2, [r3, #88]	; 0x58
	TD1.speed = speed_4g;
 800b0de:	4b15      	ldr	r3, [pc, #84]	; (800b134 <Process_4G_Event_Data+0x1a8>)
 800b0e0:	881b      	ldrh	r3, [r3, #0]
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	4b0a      	ldr	r3, [pc, #40]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0e6:	625a      	str	r2, [r3, #36]	; 0x24
	TD1.soh = (int)((CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[3] << 8) | CAN_BMS_29bit[CAN_0X180FA7F3].CAN_Data[2]);
 800b0e8:	4b0b      	ldr	r3, [pc, #44]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b0ea:	7cdb      	ldrb	r3, [r3, #19]
 800b0ec:	021b      	lsls	r3, r3, #8
 800b0ee:	4a0a      	ldr	r2, [pc, #40]	; (800b118 <Process_4G_Event_Data+0x18c>)
 800b0f0:	7c92      	ldrb	r2, [r2, #18]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	4b06      	ldr	r3, [pc, #24]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b0f8:	65da      	str	r2, [r3, #92]	; 0x5c
    TD1.timestamp = epoch;
 800b0fa:	4b0f      	ldr	r3, [pc, #60]	; (800b138 <Process_4G_Event_Data+0x1ac>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a04      	ldr	r2, [pc, #16]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b100:	6093      	str	r3, [r2, #8]
    TD1.ambient_temp=  ambient_temp;
 800b102:	4b0e      	ldr	r3, [pc, #56]	; (800b13c <Process_4G_Event_Data+0x1b0>)
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	461a      	mov	r2, r3
 800b108:	4b01      	ldr	r3, [pc, #4]	; (800b110 <Process_4G_Event_Data+0x184>)
 800b10a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	1fff4b90 	.word	0x1fff4b90
 800b114:	1fff48bc 	.word	0x1fff48bc
 800b118:	1ffe9254 	.word	0x1ffe9254
 800b11c:	1fff4980 	.word	0x1fff4980
 800b120:	1fff4a60 	.word	0x1fff4a60
 800b124:	1fff48de 	.word	0x1fff48de
 800b128:	1fff48cc 	.word	0x1fff48cc
 800b12c:	1fff48d4 	.word	0x1fff48d4
 800b130:	1fff494c 	.word	0x1fff494c
 800b134:	1fff48e8 	.word	0x1fff48e8
 800b138:	1fff48a8 	.word	0x1fff48a8
 800b13c:	1fff498e 	.word	0x1fff498e

0800b140 <set_RTC>:
	//pb_ostream_t stream1;

	//stream1 =  pb_ostream_from_buffer(Eventbuffer_4Gcomm,sizeof(Eventbuffer_4Gcomm));
	//pb_encode(&stream1,vcu_fleet_fleet_10_sec_fields, &TD1);
void set_RTC(void)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b08a      	sub	sp, #40	; 0x28
 800b144:	af00      	add	r7, sp, #0
	uint8_t Timebuf[35]={0};
 800b146:	1d3b      	adds	r3, r7, #4
 800b148:	2200      	movs	r2, #0
 800b14a:	601a      	str	r2, [r3, #0]
 800b14c:	3304      	adds	r3, #4
 800b14e:	2200      	movs	r2, #0
 800b150:	601a      	str	r2, [r3, #0]
 800b152:	3304      	adds	r3, #4
 800b154:	2200      	movs	r2, #0
 800b156:	601a      	str	r2, [r3, #0]
 800b158:	3304      	adds	r3, #4
 800b15a:	2200      	movs	r2, #0
 800b15c:	601a      	str	r2, [r3, #0]
 800b15e:	3304      	adds	r3, #4
 800b160:	2200      	movs	r2, #0
 800b162:	601a      	str	r2, [r3, #0]
 800b164:	3304      	adds	r3, #4
 800b166:	2200      	movs	r2, #0
 800b168:	601a      	str	r2, [r3, #0]
 800b16a:	3304      	adds	r3, #4
 800b16c:	2200      	movs	r2, #0
 800b16e:	601a      	str	r2, [r3, #0]
 800b170:	3304      	adds	r3, #4
 800b172:	2200      	movs	r2, #0
 800b174:	601a      	str	r2, [r3, #0]
 800b176:	3304      	adds	r3, #4
 800b178:	2200      	movs	r2, #0
 800b17a:	801a      	strh	r2, [r3, #0]
 800b17c:	3302      	adds	r3, #2
 800b17e:	2200      	movs	r2, #0
 800b180:	701a      	strb	r2, [r3, #0]
 800b182:	3301      	adds	r3, #1
	mod_getCurrentTime(Timebuf);
 800b184:	1d3b      	adds	r3, r7, #4
 800b186:	4618      	mov	r0, r3
 800b188:	f002 fa32 	bl	800d5f0 <mod_getCurrentTime>
	timeval.year = (((Timebuf[0]-'0')*10)+(Timebuf[1]-'0'));
 800b18c:	793b      	ldrb	r3, [r7, #4]
 800b18e:	3b30      	subs	r3, #48	; 0x30
 800b190:	b29b      	uxth	r3, r3
 800b192:	461a      	mov	r2, r3
 800b194:	0092      	lsls	r2, r2, #2
 800b196:	4413      	add	r3, r2
 800b198:	005b      	lsls	r3, r3, #1
 800b19a:	b29a      	uxth	r2, r3
 800b19c:	797b      	ldrb	r3, [r7, #5]
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	4413      	add	r3, r2
 800b1a2:	b29b      	uxth	r3, r3
 800b1a4:	3b30      	subs	r3, #48	; 0x30
 800b1a6:	b29a      	uxth	r2, r3
 800b1a8:	4b3b      	ldr	r3, [pc, #236]	; (800b298 <set_RTC+0x158>)
 800b1aa:	80da      	strh	r2, [r3, #6]
	timeval.month = (((Timebuf[3]-'0')*10)+(Timebuf[4]-'0'));
 800b1ac:	79fb      	ldrb	r3, [r7, #7]
 800b1ae:	3b30      	subs	r3, #48	; 0x30
 800b1b0:	b2db      	uxtb	r3, r3
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	0092      	lsls	r2, r2, #2
 800b1b6:	4413      	add	r3, r2
 800b1b8:	005b      	lsls	r3, r3, #1
 800b1ba:	b2da      	uxtb	r2, r3
 800b1bc:	7a3b      	ldrb	r3, [r7, #8]
 800b1be:	4413      	add	r3, r2
 800b1c0:	b2db      	uxtb	r3, r3
 800b1c2:	3b30      	subs	r3, #48	; 0x30
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	f003 030f 	and.w	r3, r3, #15
 800b1ca:	b2d9      	uxtb	r1, r3
 800b1cc:	4a32      	ldr	r2, [pc, #200]	; (800b298 <set_RTC+0x158>)
 800b1ce:	7953      	ldrb	r3, [r2, #5]
 800b1d0:	f361 0303 	bfi	r3, r1, #0, #4
 800b1d4:	7153      	strb	r3, [r2, #5]
	timeval.days = (((Timebuf[6]-'0')*10)+(Timebuf[7]-'0'));
 800b1d6:	7abb      	ldrb	r3, [r7, #10]
 800b1d8:	3b30      	subs	r3, #48	; 0x30
 800b1da:	b2db      	uxtb	r3, r3
 800b1dc:	461a      	mov	r2, r3
 800b1de:	0092      	lsls	r2, r2, #2
 800b1e0:	4413      	add	r3, r2
 800b1e2:	005b      	lsls	r3, r3, #1
 800b1e4:	b2da      	uxtb	r2, r3
 800b1e6:	7afb      	ldrb	r3, [r7, #11]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	3b30      	subs	r3, #48	; 0x30
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	f003 031f 	and.w	r3, r3, #31
 800b1f4:	b2d9      	uxtb	r1, r3
 800b1f6:	4a28      	ldr	r2, [pc, #160]	; (800b298 <set_RTC+0x158>)
 800b1f8:	78d3      	ldrb	r3, [r2, #3]
 800b1fa:	f361 0304 	bfi	r3, r1, #0, #5
 800b1fe:	70d3      	strb	r3, [r2, #3]
	timeval.hours = (((Timebuf[9]-'0')*10)+(Timebuf[10]-'0'));
 800b200:	7b7b      	ldrb	r3, [r7, #13]
 800b202:	3b30      	subs	r3, #48	; 0x30
 800b204:	b2db      	uxtb	r3, r3
 800b206:	461a      	mov	r2, r3
 800b208:	0092      	lsls	r2, r2, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	005b      	lsls	r3, r3, #1
 800b20e:	b2da      	uxtb	r2, r3
 800b210:	7bbb      	ldrb	r3, [r7, #14]
 800b212:	4413      	add	r3, r2
 800b214:	b2db      	uxtb	r3, r3
 800b216:	3b30      	subs	r3, #48	; 0x30
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	f003 031f 	and.w	r3, r3, #31
 800b21e:	b2d9      	uxtb	r1, r3
 800b220:	4a1d      	ldr	r2, [pc, #116]	; (800b298 <set_RTC+0x158>)
 800b222:	7893      	ldrb	r3, [r2, #2]
 800b224:	f361 0304 	bfi	r3, r1, #0, #5
 800b228:	7093      	strb	r3, [r2, #2]
	timeval.minutes = (((Timebuf[12]-'0')*10)+(Timebuf[13]-'0'));
 800b22a:	7c3b      	ldrb	r3, [r7, #16]
 800b22c:	3b30      	subs	r3, #48	; 0x30
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	461a      	mov	r2, r3
 800b232:	0092      	lsls	r2, r2, #2
 800b234:	4413      	add	r3, r2
 800b236:	005b      	lsls	r3, r3, #1
 800b238:	b2da      	uxtb	r2, r3
 800b23a:	7c7b      	ldrb	r3, [r7, #17]
 800b23c:	4413      	add	r3, r2
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	3b30      	subs	r3, #48	; 0x30
 800b242:	b2db      	uxtb	r3, r3
 800b244:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b248:	b2d9      	uxtb	r1, r3
 800b24a:	4a13      	ldr	r2, [pc, #76]	; (800b298 <set_RTC+0x158>)
 800b24c:	7853      	ldrb	r3, [r2, #1]
 800b24e:	f361 0305 	bfi	r3, r1, #0, #6
 800b252:	7053      	strb	r3, [r2, #1]
	timeval.seconds = (((Timebuf[15]-'0')*10)+(Timebuf[16]-'0'));
 800b254:	7cfb      	ldrb	r3, [r7, #19]
 800b256:	3b30      	subs	r3, #48	; 0x30
 800b258:	b2db      	uxtb	r3, r3
 800b25a:	461a      	mov	r2, r3
 800b25c:	0092      	lsls	r2, r2, #2
 800b25e:	4413      	add	r3, r2
 800b260:	005b      	lsls	r3, r3, #1
 800b262:	b2da      	uxtb	r2, r3
 800b264:	7d3b      	ldrb	r3, [r7, #20]
 800b266:	4413      	add	r3, r2
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	3b30      	subs	r3, #48	; 0x30
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b272:	b2d9      	uxtb	r1, r3
 800b274:	4a08      	ldr	r2, [pc, #32]	; (800b298 <set_RTC+0x158>)
 800b276:	7813      	ldrb	r3, [r2, #0]
 800b278:	f361 0305 	bfi	r3, r1, #0, #6
 800b27c:	7013      	strb	r3, [r2, #0]
	RTC_Day = timeval.days;
 800b27e:	4b06      	ldr	r3, [pc, #24]	; (800b298 <set_RTC+0x158>)
 800b280:	78db      	ldrb	r3, [r3, #3]
 800b282:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800b286:	b2db      	uxtb	r3, r3
 800b288:	461a      	mov	r2, r3
 800b28a:	4b04      	ldr	r3, [pc, #16]	; (800b29c <set_RTC+0x15c>)
 800b28c:	701a      	strb	r2, [r3, #0]
	RTC_init();
 800b28e:	f7f5 f8f5 	bl	800047c <RTC_init>
}
 800b292:	3728      	adds	r7, #40	; 0x28
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	1fff4864 	.word	0x1fff4864
 800b29c:	1fff455c 	.word	0x1fff455c

0800b2a0 <epoch_time>:

void epoch_time(void)
{	struct tm my_tm;
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b08a      	sub	sp, #40	; 0x28
 800b2a4:	af00      	add	r7, sp, #0
	memset(&my_tm, 0, sizeof(my_tm));
 800b2a6:	1d3b      	adds	r3, r7, #4
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	2224      	movs	r2, #36	; 0x24
 800b2ae:	f006 f9f0 	bl	8011692 <memset>
	RTC_GetTime(&current_time);
 800b2b2:	481a      	ldr	r0, [pc, #104]	; (800b31c <epoch_time+0x7c>)
 800b2b4:	f7fc fa2c 	bl	8007710 <RTC_GetTime>
	my_tm.tm_year =(2000 + current_time.year)-1900;
 800b2b8:	4b18      	ldr	r3, [pc, #96]	; (800b31c <epoch_time+0x7c>)
 800b2ba:	88db      	ldrh	r3, [r3, #6]
 800b2bc:	3364      	adds	r3, #100	; 0x64
 800b2be:	61bb      	str	r3, [r7, #24]
	my_tm.tm_mon = current_time.month;
 800b2c0:	4b16      	ldr	r3, [pc, #88]	; (800b31c <epoch_time+0x7c>)
 800b2c2:	795b      	ldrb	r3, [r3, #5]
 800b2c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	617b      	str	r3, [r7, #20]
	my_tm.tm_mday = current_time.days;
 800b2cc:	4b13      	ldr	r3, [pc, #76]	; (800b31c <epoch_time+0x7c>)
 800b2ce:	78db      	ldrb	r3, [r3, #3]
 800b2d0:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	613b      	str	r3, [r7, #16]
	my_tm.tm_hour = current_time.hours;
 800b2d8:	4b10      	ldr	r3, [pc, #64]	; (800b31c <epoch_time+0x7c>)
 800b2da:	789b      	ldrb	r3, [r3, #2]
 800b2dc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	60fb      	str	r3, [r7, #12]
	my_tm.tm_min = current_time.minutes;
 800b2e4:	4b0d      	ldr	r3, [pc, #52]	; (800b31c <epoch_time+0x7c>)
 800b2e6:	785b      	ldrb	r3, [r3, #1]
 800b2e8:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	60bb      	str	r3, [r7, #8]
	my_tm.tm_sec = current_time.seconds;
 800b2f0:	4b0a      	ldr	r3, [pc, #40]	; (800b31c <epoch_time+0x7c>)
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	607b      	str	r3, [r7, #4]
	my_tm.tm_isdst = -1;
 800b2fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b300:	627b      	str	r3, [r7, #36]	; 0x24
	my_tm.tm_mon -= 1;
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	3b01      	subs	r3, #1
 800b306:	617b      	str	r3, [r7, #20]

	epoch = mktime(&my_tm);
 800b308:	1d3b      	adds	r3, r7, #4
 800b30a:	4618      	mov	r0, r3
 800b30c:	f006 faa0 	bl	8011850 <mktime>
 800b310:	4602      	mov	r2, r0
 800b312:	4b03      	ldr	r3, [pc, #12]	; (800b320 <epoch_time+0x80>)
 800b314:	601a      	str	r2, [r3, #0]
}
 800b316:	3728      	adds	r7, #40	; 0x28
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	1fff48ac 	.word	0x1fff48ac
 800b320:	1fff48a8 	.word	0x1fff48a8

0800b324 <CalOdometer>:

uint32_t CalOdometer()//For testing only
	{
 800b324:	b480      	push	{r7}
 800b326:	b087      	sub	sp, #28
 800b328:	af00      	add	r7, sp, #0
		float pi = 3.14;
 800b32a:	4b18      	ldr	r3, [pc, #96]	; (800b38c <CalOdometer+0x68>)
 800b32c:	617b      	str	r3, [r7, #20]
		float rad = 0.279;
 800b32e:	4b18      	ldr	r3, [pc, #96]	; (800b390 <CalOdometer+0x6c>)
 800b330:	613b      	str	r3, [r7, #16]
		float GRatio = 0.10084; //  1/9.916;
 800b332:	4b18      	ldr	r3, [pc, #96]	; (800b394 <CalOdometer+0x70>)
 800b334:	60fb      	str	r3, [r7, #12]
		float mintosec = 0.0166;
 800b336:	4b18      	ldr	r3, [pc, #96]	; (800b398 <CalOdometer+0x74>)
 800b338:	60bb      	str	r3, [r7, #8]
		uint16_t DistanceM = 1;
 800b33a:	2301      	movs	r3, #1
 800b33c:	80fb      	strh	r3, [r7, #6]

		uint16_t timeDiff = epoch - starttime;
 800b33e:	4b17      	ldr	r3, [pc, #92]	; (800b39c <CalOdometer+0x78>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	b29a      	uxth	r2, r3
 800b344:	4b16      	ldr	r3, [pc, #88]	; (800b3a0 <CalOdometer+0x7c>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	b29b      	uxth	r3, r3
 800b34a:	1ad3      	subs	r3, r2, r3
 800b34c:	80bb      	strh	r3, [r7, #4]
		uint8_t rotations = 3;
 800b34e:	2303      	movs	r3, #3
 800b350:	70fb      	strb	r3, [r7, #3]

		//Distance = (2 * pi * rad * rotations);
		//Distance += (2 * pi * rad * N/(rpm) * GRatio * mintosec * TimeSec);
		DistanceM = (vspeed * (timeDiff/3600));// KM/hr
 800b352:	88bb      	ldrh	r3, [r7, #4]
 800b354:	4a13      	ldr	r2, [pc, #76]	; (800b3a4 <CalOdometer+0x80>)
 800b356:	fba2 2303 	umull	r2, r3, r2, r3
 800b35a:	0adb      	lsrs	r3, r3, #11
 800b35c:	b29a      	uxth	r2, r3
 800b35e:	4b12      	ldr	r3, [pc, #72]	; (800b3a8 <CalOdometer+0x84>)
 800b360:	881b      	ldrh	r3, [r3, #0]
 800b362:	fb12 f303 	smulbb	r3, r2, r3
 800b366:	80fb      	strh	r3, [r7, #6]
		Distance += (DistanceM/8);//3600
 800b368:	88fb      	ldrh	r3, [r7, #6]
 800b36a:	08db      	lsrs	r3, r3, #3
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	4b0f      	ldr	r3, [pc, #60]	; (800b3ac <CalOdometer+0x88>)
 800b370:	881b      	ldrh	r3, [r3, #0]
 800b372:	4413      	add	r3, r2
 800b374:	b29a      	uxth	r2, r3
 800b376:	4b0d      	ldr	r3, [pc, #52]	; (800b3ac <CalOdometer+0x88>)
 800b378:	801a      	strh	r2, [r3, #0]

		return Distance;
 800b37a:	4b0c      	ldr	r3, [pc, #48]	; (800b3ac <CalOdometer+0x88>)
 800b37c:	881b      	ldrh	r3, [r3, #0]
	}
 800b37e:	4618      	mov	r0, r3
 800b380:	371c      	adds	r7, #28
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	4048f5c3 	.word	0x4048f5c3
 800b390:	3e8ed917 	.word	0x3e8ed917
 800b394:	3dce8534 	.word	0x3dce8534
 800b398:	3c87fcb9 	.word	0x3c87fcb9
 800b39c:	1fff48a8 	.word	0x1fff48a8
 800b3a0:	1fff4558 	.word	0x1fff4558
 800b3a4:	91a2b3c5 	.word	0x91a2b3c5
 800b3a8:	1fff4b86 	.word	0x1fff4b86
 800b3ac:	1ffe94e0 	.word	0x1ffe94e0

0800b3b0 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b083      	sub	sp, #12
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800b3bc:	78fb      	ldrb	r3, [r7, #3]
 800b3be:	2201      	movs	r2, #1
 800b3c0:	409a      	lsls	r2, r3
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	605a      	str	r2, [r3, #4]
}
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3e0:	78fb      	ldrb	r3, [r7, #3]
 800b3e2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3e6:	f003 0301 	and.w	r3, r3, #1
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop

0800b3f8 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681a      	ldr	r2, [r3, #0]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	7c1b      	ldrb	r3, [r3, #16]
 800b408:	4610      	mov	r0, r2
 800b40a:	4619      	mov	r1, r3
 800b40c:	f7ff ffd0 	bl	800b3b0 <XMC_GPIO_SetOutputHigh>
}
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop

0800b418 <DIGITAL_IO_GetInput>:
* }
*  @endcode
*/

__STATIC_INLINE uint32_t DIGITAL_IO_GetInput(const DIGITAL_IO_t *const handler)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_GetInput: handler null pointer", handler != NULL);
  return XMC_GPIO_GetInput(handler->gpio_port, handler->gpio_pin);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	7c1b      	ldrb	r3, [r3, #16]
 800b428:	4610      	mov	r0, r2
 800b42a:	4619      	mov	r1, r3
 800b42c:	f7ff ffd0 	bl	800b3d0 <XMC_GPIO_GetInput>
 800b430:	4603      	mov	r3, r0
}
 800b432:	4618      	mov	r0, r3
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop

0800b43c <UART_GetReceivedWord>:
 *  }
 * @endcode
 *
 */
__STATIC_INLINE uint8_t UART_GetReceivedWord(const UART_t* const handle)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("UART APP handle invalid", (handle != NULL));
  return (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4618      	mov	r0, r3
 800b44a:	f7f9 fa07 	bl	800485c <XMC_UART_CH_GetReceivedData>
 800b44e:	4603      	mov	r3, r0
 800b450:	b2db      	uxtb	r3, r3
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}
 800b45a:	bf00      	nop

0800b45c <clear_readbuff>:
#include "Vcu_Config.h"

uint32_t getout;

void clear_readbuff(char string[])
{
 800b45c:	b480      	push	{r7}
 800b45e:	b085      	sub	sp, #20
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 65; i++)
 800b464:	2300      	movs	r3, #0
 800b466:	60fb      	str	r3, [r7, #12]
 800b468:	e007      	b.n	800b47a <clear_readbuff+0x1e>
		string[i] = '\0';
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	4413      	add	r3, r2
 800b470:	2200      	movs	r2, #0
 800b472:	701a      	strb	r2, [r3, #0]

uint32_t getout;

void clear_readbuff(char string[])
{
	for(int i = 0; i < 65; i++)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	3301      	adds	r3, #1
 800b478:	60fb      	str	r3, [r7, #12]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2b40      	cmp	r3, #64	; 0x40
 800b47e:	ddf4      	ble.n	800b46a <clear_readbuff+0xe>
		string[i] = '\0';
}
 800b480:	3714      	adds	r7, #20
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr
 800b48a:	bf00      	nop

0800b48c <data_tx4g>:

void data_tx4g(char tx_cmd[])//uint8_t
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b082      	sub	sp, #8
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
	UART_Transmit(&UART_0, (uint8_t*)tx_cmd, (uint32_t)strlen(tx_cmd));
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f006 fc04 	bl	8011ca2 <strlen>
 800b49a:	4603      	mov	r3, r0
 800b49c:	4803      	ldr	r0, [pc, #12]	; (800b4ac <data_tx4g+0x20>)
 800b49e:	6879      	ldr	r1, [r7, #4]
 800b4a0:	461a      	mov	r2, r3
 800b4a2:	f7fa fb7f 	bl	8005ba4 <UART_Transmit>

	//Delay(5);
}
 800b4a6:	3708      	adds	r7, #8
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}
 800b4ac:	1ffe8844 	.word	0x1ffe8844

0800b4b0 <Get_CurrentLocation>:
	data_rx4g();
	data_tx4g(SendGPSData21);
	data_rx4g();
}

void Get_CurrentLocation() {
 800b4b0:	b590      	push	{r4, r7, lr}
 800b4b2:	b0f3      	sub	sp, #460	; 0x1cc
 800b4b4:	af00      	add	r7, sp, #0
    DIGITAL_IO_SetOutputHigh(&RTS);
 800b4b6:	4880      	ldr	r0, [pc, #512]	; (800b6b8 <Get_CurrentLocation+0x208>)
 800b4b8:	f7ff ff9e 	bl	800b3f8 <DIGITAL_IO_SetOutputHigh>
    //delay(5000);
    bool cts_in = DIGITAL_IO_GetInput(&CTS);
 800b4bc:	487f      	ldr	r0, [pc, #508]	; (800b6bc <Get_CurrentLocation+0x20c>)
 800b4be:	f7ff ffab 	bl	800b418 <DIGITAL_IO_GetInput>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	bf14      	ite	ne
 800b4c8:	2301      	movne	r3, #1
 800b4ca:	2300      	moveq	r3, #0
 800b4cc:	f887 31bb 	strb.w	r3, [r7, #443]	; 0x1bb
    char SendGPSData5[] = "AT+QGPSLOC=1\r\n";
 800b4d0:	4b7b      	ldr	r3, [pc, #492]	; (800b6c0 <Get_CurrentLocation+0x210>)
 800b4d2:	f507 74d2 	add.w	r4, r7, #420	; 0x1a4
 800b4d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b4d8:	c407      	stmia	r4!, {r0, r1, r2}
 800b4da:	8023      	strh	r3, [r4, #0]
 800b4dc:	3402      	adds	r4, #2
 800b4de:	0c1b      	lsrs	r3, r3, #16
 800b4e0:	7023      	strb	r3, [r4, #0]
    //SuperLooptime_Start();
    data_tx4g(SendGPSData5);
 800b4e2:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f7ff ffd0 	bl	800b48c <data_tx4g>
    //SuperLooptime_End();

    // Read GPS data four times and concatenate
    char receivedData[MAX_DATA_CHUNK_SIZE * 12 + 1];  // Increased buffer size for four readings
    receivedData[0] = '\0'; // Ensure string is empty initially
 800b4ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	701a      	strb	r2, [r3, #0]
    //SuperLooptime_Start();
    for (int i = 0; i < 4; ++i) {
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800b4fa:	e00d      	b.n	800b518 <Get_CurrentLocation+0x68>
        strcat(receivedData, data_rx4gps());
 800b4fc:	f000 f8ec 	bl	800b6d8 <data_rx4gps>
 800b500:	4602      	mov	r2, r0
 800b502:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b506:	4618      	mov	r0, r3
 800b508:	4611      	mov	r1, r2
 800b50a:	f006 fba5 	bl	8011c58 <strcat>

    // Read GPS data four times and concatenate
    char receivedData[MAX_DATA_CHUNK_SIZE * 12 + 1];  // Increased buffer size for four readings
    receivedData[0] = '\0'; // Ensure string is empty initially
    //SuperLooptime_Start();
    for (int i = 0; i < 4; ++i) {
 800b50e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800b512:	3301      	adds	r3, #1
 800b514:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800b518:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800b51c:	2b03      	cmp	r3, #3
 800b51e:	dded      	ble.n	800b4fc <Get_CurrentLocation+0x4c>
        strcat(receivedData, data_rx4gps());
    }
    //SuperLooptime_End();
    char* startToken = strstr(receivedData, "+QGPSLOC:");
 800b520:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b524:	4618      	mov	r0, r3
 800b526:	4967      	ldr	r1, [pc, #412]	; (800b6c4 <Get_CurrentLocation+0x214>)
 800b528:	f006 fbd5 	bl	8011cd6 <strstr>
 800b52c:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4
    if (startToken != NULL) {
 800b530:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800b534:	2b00      	cmp	r3, #0
 800b536:	f000 80b2 	beq.w	800b69e <Get_CurrentLocation+0x1ee>
        char *token;
        token = strtok(startToken, ",");
 800b53a:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 800b53e:	4962      	ldr	r1, [pc, #392]	; (800b6c8 <Get_CurrentLocation+0x218>)
 800b540:	f006 fbe2 	bl	8011d08 <strtok>
 800b544:	f8c7 01c0 	str.w	r0, [r7, #448]	; 0x1c0
        int field_count = 0;
 800b548:	2300      	movs	r3, #0
 800b54a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
        char latitude[12], longitude[13], hdop[5], altitude[6], direction[7];
        while (token != NULL) {
 800b54e:	e0a1      	b.n	800b694 <Get_CurrentLocation+0x1e4>
            if (field_count == 1) { // Latitude
 800b550:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800b554:	2b01      	cmp	r3, #1
 800b556:	d124      	bne.n	800b5a2 <Get_CurrentLocation+0xf2>
                strncpy(latitude, token, 10);
 800b558:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b55c:	4618      	mov	r0, r3
 800b55e:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800b562:	220a      	movs	r2, #10
 800b564:	f006 fba5 	bl	8011cb2 <strncpy>
                latitude[10] = '\0';
 800b568:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b56c:	2200      	movs	r2, #0
 800b56e:	729a      	strb	r2, [r3, #10]
                GPS_data_val.latitude = ((atoi(latitude))*100000);
 800b570:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b574:	4618      	mov	r0, r3
 800b576:	f006 f851 	bl	801161c <atoi>
 800b57a:	4602      	mov	r2, r0
 800b57c:	4b53      	ldr	r3, [pc, #332]	; (800b6cc <Get_CurrentLocation+0x21c>)
 800b57e:	fb03 f302 	mul.w	r3, r3, r2
 800b582:	461a      	mov	r2, r3
 800b584:	4b52      	ldr	r3, [pc, #328]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b586:	605a      	str	r2, [r3, #4]
                GPS_data_val.latitude += (atoi(latitude+5));
 800b588:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b58c:	3305      	adds	r3, #5
 800b58e:	4618      	mov	r0, r3
 800b590:	f006 f844 	bl	801161c <atoi>
 800b594:	4602      	mov	r2, r0
 800b596:	4b4e      	ldr	r3, [pc, #312]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	4413      	add	r3, r2
 800b59c:	4a4c      	ldr	r2, [pc, #304]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b59e:	6053      	str	r3, [r2, #4]
 800b5a0:	e06d      	b.n	800b67e <Get_CurrentLocation+0x1ce>
            } else if (field_count == 3) { // Longitude
 800b5a2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800b5a6:	2b03      	cmp	r3, #3
 800b5a8:	d124      	bne.n	800b5f4 <Get_CurrentLocation+0x144>
                strncpy(longitude, token, 11);
 800b5aa:	f107 031c 	add.w	r3, r7, #28
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800b5b4:	220b      	movs	r2, #11
 800b5b6:	f006 fb7c 	bl	8011cb2 <strncpy>
                longitude[11] = '\0';
 800b5ba:	f107 031c 	add.w	r3, r7, #28
 800b5be:	2200      	movs	r2, #0
 800b5c0:	72da      	strb	r2, [r3, #11]
                GPS_data_val.longitude = ((atoi(longitude))*100000);
 800b5c2:	f107 031c 	add.w	r3, r7, #28
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f006 f828 	bl	801161c <atoi>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	4b3f      	ldr	r3, [pc, #252]	; (800b6cc <Get_CurrentLocation+0x21c>)
 800b5d0:	fb03 f302 	mul.w	r3, r3, r2
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	4b3e      	ldr	r3, [pc, #248]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b5d8:	601a      	str	r2, [r3, #0]
                GPS_data_val.longitude += (atoi(longitude+6));
 800b5da:	f107 031c 	add.w	r3, r7, #28
 800b5de:	3306      	adds	r3, #6
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f006 f81b 	bl	801161c <atoi>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	4b39      	ldr	r3, [pc, #228]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	4a38      	ldr	r2, [pc, #224]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b5f0:	6013      	str	r3, [r2, #0]
 800b5f2:	e044      	b.n	800b67e <Get_CurrentLocation+0x1ce>
            } else if (field_count == 6) { // Altitude
 800b5f4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800b5f8:	2b06      	cmp	r3, #6
 800b5fa:	d125      	bne.n	800b648 <Get_CurrentLocation+0x198>
                strncpy(altitude, token, 5);
 800b5fc:	f107 030c 	add.w	r3, r7, #12
 800b600:	4618      	mov	r0, r3
 800b602:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800b606:	2205      	movs	r2, #5
 800b608:	f006 fb53 	bl	8011cb2 <strncpy>
                altitude[5] = '\0';
 800b60c:	f107 030c 	add.w	r3, r7, #12
 800b610:	2200      	movs	r2, #0
 800b612:	715a      	strb	r2, [r3, #5]
                GPS_data_val.altitude =  ((atoi(altitude))*10);
 800b614:	f107 030c 	add.w	r3, r7, #12
 800b618:	4618      	mov	r0, r3
 800b61a:	f005 ffff 	bl	801161c <atoi>
 800b61e:	4602      	mov	r2, r0
 800b620:	4613      	mov	r3, r2
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	4413      	add	r3, r2
 800b626:	005b      	lsls	r3, r3, #1
 800b628:	461a      	mov	r2, r3
 800b62a:	4b29      	ldr	r3, [pc, #164]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b62c:	609a      	str	r2, [r3, #8]
                GPS_data_val.altitude +=( atoi(altitude+4));
 800b62e:	f107 030c 	add.w	r3, r7, #12
 800b632:	3304      	adds	r3, #4
 800b634:	4618      	mov	r0, r3
 800b636:	f005 fff1 	bl	801161c <atoi>
 800b63a:	4602      	mov	r2, r0
 800b63c:	4b24      	ldr	r3, [pc, #144]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	4413      	add	r3, r2
 800b642:	4a23      	ldr	r2, [pc, #140]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b644:	6093      	str	r3, [r2, #8]
 800b646:	e01a      	b.n	800b67e <Get_CurrentLocation+0x1ce>
            } else if (field_count == 8) { // COG as direction
 800b648:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800b64c:	2b08      	cmp	r3, #8
 800b64e:	d116      	bne.n	800b67e <Get_CurrentLocation+0x1ce>
                strncpy(direction, token, 6);
 800b650:	1d3b      	adds	r3, r7, #4
 800b652:	4618      	mov	r0, r3
 800b654:	f8d7 11c0 	ldr.w	r1, [r7, #448]	; 0x1c0
 800b658:	2206      	movs	r2, #6
 800b65a:	f006 fb2a 	bl	8011cb2 <strncpy>
                direction[6] = '\0';
 800b65e:	1d3b      	adds	r3, r7, #4
 800b660:	2200      	movs	r2, #0
 800b662:	719a      	strb	r2, [r3, #6]
                GPS_data_val.direction = atoi(direction) * 10;
 800b664:	1d3b      	adds	r3, r7, #4
 800b666:	4618      	mov	r0, r3
 800b668:	f005 ffd8 	bl	801161c <atoi>
 800b66c:	4602      	mov	r2, r0
 800b66e:	4613      	mov	r3, r2
 800b670:	009b      	lsls	r3, r3, #2
 800b672:	4413      	add	r3, r2
 800b674:	005b      	lsls	r3, r3, #1
 800b676:	461a      	mov	r2, r3
 800b678:	4b15      	ldr	r3, [pc, #84]	; (800b6d0 <Get_CurrentLocation+0x220>)
 800b67a:	60da      	str	r2, [r3, #12]
                break; // Stop parsing after direction field
 800b67c:	e00f      	b.n	800b69e <Get_CurrentLocation+0x1ee>
            }
            field_count++;
 800b67e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800b682:	3301      	adds	r3, #1
 800b684:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
            token = strtok(NULL, ",");
 800b688:	2000      	movs	r0, #0
 800b68a:	490f      	ldr	r1, [pc, #60]	; (800b6c8 <Get_CurrentLocation+0x218>)
 800b68c:	f006 fb3c 	bl	8011d08 <strtok>
 800b690:	f8c7 01c0 	str.w	r0, [r7, #448]	; 0x1c0
    if (startToken != NULL) {
        char *token;
        token = strtok(startToken, ",");
        int field_count = 0;
        char latitude[12], longitude[13], hdop[5], altitude[6], direction[7];
        while (token != NULL) {
 800b694:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800b698:	2b00      	cmp	r3, #0
 800b69a:	f47f af59 	bne.w	800b550 <Get_CurrentLocation+0xa0>
            token = strtok(NULL, ",");
        }
    }

    // Clear read buffer
    clear_readbuff(receivedData);
 800b69e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7ff feda 	bl	800b45c <clear_readbuff>

    getout = 0;
 800b6a8:	4b0a      	ldr	r3, [pc, #40]	; (800b6d4 <Get_CurrentLocation+0x224>)
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	601a      	str	r2, [r3, #0]
}
 800b6ae:	f507 77e6 	add.w	r7, r7, #460	; 0x1cc
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd90      	pop	{r4, r7, pc}
 800b6b6:	bf00      	nop
 800b6b8:	08013690 	.word	0x08013690
 800b6bc:	0801367c 	.word	0x0801367c
 800b6c0:	08013c80 	.word	0x08013c80
 800b6c4:	08013c70 	.word	0x08013c70
 800b6c8:	08013c7c 	.word	0x08013c7c
 800b6cc:	000186a0 	.word	0x000186a0
 800b6d0:	1fff494c 	.word	0x1fff494c
 800b6d4:	1fff4bf4 	.word	0x1fff4bf4

0800b6d8 <data_rx4gps>:


char* data_rx4gps() {
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
    static char ReadData[MAX_DATA_CHUNK_SIZE + 1] = {0};
    clear_readbuff(ReadData);
 800b6de:	4817      	ldr	r0, [pc, #92]	; (800b73c <data_rx4gps+0x64>)
 800b6e0:	f7ff febc 	bl	800b45c <clear_readbuff>

    for (int i = 0; i < MAX_DATA_CHUNK_SIZE; i++) {
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	607b      	str	r3, [r7, #4]
 800b6e8:	e01c      	b.n	800b724 <data_rx4gps+0x4c>

        ReadData[i] = UART_GetReceivedWord(&UART_0);
 800b6ea:	4815      	ldr	r0, [pc, #84]	; (800b740 <data_rx4gps+0x68>)
 800b6ec:	f7ff fea6 	bl	800b43c <UART_GetReceivedWord>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	4a11      	ldr	r2, [pc, #68]	; (800b73c <data_rx4gps+0x64>)
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	4413      	add	r3, r2
 800b6fa:	460a      	mov	r2, r1
 800b6fc:	701a      	strb	r2, [r3, #0]
#if EN_SERIAL
        UART_Transmit(&UART_0, &ReadData[i], 1);
#endif


        if (i > 0 && ReadData[i] == '\n' && ReadData[i - 1] == '\n') {
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	dd0c      	ble.n	800b71e <data_rx4gps+0x46>
 800b704:	4a0d      	ldr	r2, [pc, #52]	; (800b73c <data_rx4gps+0x64>)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4413      	add	r3, r2
 800b70a:	781b      	ldrb	r3, [r3, #0]
 800b70c:	2b0a      	cmp	r3, #10
 800b70e:	d106      	bne.n	800b71e <data_rx4gps+0x46>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	3b01      	subs	r3, #1
 800b714:	4a09      	ldr	r2, [pc, #36]	; (800b73c <data_rx4gps+0x64>)
 800b716:	5cd3      	ldrb	r3, [r2, r3]
 800b718:	2b0a      	cmp	r3, #10
 800b71a:	d100      	bne.n	800b71e <data_rx4gps+0x46>
            break;
 800b71c:	e005      	b.n	800b72a <data_rx4gps+0x52>

char* data_rx4gps() {
    static char ReadData[MAX_DATA_CHUNK_SIZE + 1] = {0};
    clear_readbuff(ReadData);

    for (int i = 0; i < MAX_DATA_CHUNK_SIZE; i++) {
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	3301      	adds	r3, #1
 800b722:	607b      	str	r3, [r7, #4]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2b1d      	cmp	r3, #29
 800b728:	dddf      	ble.n	800b6ea <data_rx4gps+0x12>
            break;
        }
    }


    Delay(5);
 800b72a:	2005      	movs	r0, #5
 800b72c:	f004 fbb8 	bl	800fea0 <Delay>

    return ReadData;
 800b730:	4b02      	ldr	r3, [pc, #8]	; (800b73c <data_rx4gps+0x64>)
}
 800b732:	4618      	mov	r0, r3
 800b734:	3708      	adds	r7, #8
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	1fff4760 	.word	0x1fff4760
 800b740:	1ffe8844 	.word	0x1ffe8844

0800b744 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b752:	f003 0308 	and.w	r3, r3, #8
 800b756:	2b00      	cmp	r3, #0
 800b758:	bf14      	ite	ne
 800b75a:	2301      	movne	r3, #1
 800b75c:	2300      	moveq	r3, #0
 800b75e:	b2db      	uxtb	r3, r3
}
 800b760:	4618      	mov	r0, r3
 800b762:	370c      	adds	r7, #12
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr

0800b76c <UART_GetReceivedWord>:
 *  }
 * @endcode
 *
 */
__STATIC_INLINE uint8_t UART_GetReceivedWord(const UART_t* const handle)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("UART APP handle invalid", (handle != NULL));
  return (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	4618      	mov	r0, r3
 800b77a:	f7f9 f86f 	bl	800485c <XMC_UART_CH_GetReceivedData>
 800b77e:	4603      	mov	r3, r0
 800b780:	b2db      	uxtb	r3, r3
}
 800b782:	4618      	mov	r0, r3
 800b784:	3708      	adds	r7, #8
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
 800b78a:	bf00      	nop

0800b78c <at_initInterface>:
 *
 * Return values 	:	en_responseRetCodes_t - Return status
 *
 ****************************************************************************/
en_responseRetCodes_t at_initInterface(void)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b082      	sub	sp, #8
 800b790:	af00      	add	r7, sp, #0
	DAVE_STATUS_t init_status;
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800b792:	2304      	movs	r3, #4
 800b794:	71fb      	strb	r3, [r7, #7]

	/**  Initialization of UART APP instance UART_0 */
	init_status = (DAVE_STATUS_t) UART_Init(&UART_0);
 800b796:	4809      	ldr	r0, [pc, #36]	; (800b7bc <at_initInterface+0x30>)
 800b798:	f7fa f9f2 	bl	8005b80 <UART_Init>
 800b79c:	4603      	mov	r3, r0
 800b79e:	71bb      	strb	r3, [r7, #6]
	if (DAVE_STATUS_SUCCESS == init_status)
 800b7a0:	79bb      	ldrb	r3, [r7, #6]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <at_initInterface+0x20>
	{
		len_retStatus = E_RET_SUCCESS;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	71fb      	strb	r3, [r7, #7]
 800b7aa:	e001      	b.n	800b7b0 <at_initInterface+0x24>
	}
	else
	{
		len_retStatus = E_RET_FAILED;
 800b7ac:	2302      	movs	r3, #2
 800b7ae:	71fb      	strb	r3, [r7, #7]
	}

	return len_retStatus;
 800b7b0:	79fb      	ldrb	r3, [r7, #7]
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	3708      	adds	r7, #8
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	1ffe8844 	.word	0x1ffe8844

0800b7c0 <at_readPort>:
 *
 * Return values 	:	uint8_t
 *
 ****************************************************************************/
uint8_t at_readPort()
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	af00      	add	r7, sp, #0
	return UART_GetReceivedWord(&UART_0);
 800b7c4:	4802      	ldr	r0, [pc, #8]	; (800b7d0 <at_readPort+0x10>)
 800b7c6:	f7ff ffd1 	bl	800b76c <UART_GetReceivedWord>
 800b7ca:	4603      	mov	r3, r0
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	1ffe8844 	.word	0x1ffe8844

0800b7d4 <at_isRxBuffEmpty>:
 *
 * Return values 	:	bool
 *
 ****************************************************************************/
bool at_isRxBuffEmpty()
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	af00      	add	r7, sp, #0
	return XMC_USIC_CH_RXFIFO_IsEmpty(UART_0.channel);
 800b7d8:	4b03      	ldr	r3, [pc, #12]	; (800b7e8 <at_isRxBuffEmpty+0x14>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7ff ffb1 	bl	800b744 <XMC_USIC_CH_RXFIFO_IsEmpty>
 800b7e2:	4603      	mov	r3, r0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	bd80      	pop	{r7, pc}
 800b7e8:	1ffe8844 	.word	0x1ffe8844

0800b7ec <at_writePort>:
 *
 * Return values 	:	uint8_t
 *
 ****************************************************************************/
uint8_t at_writePort(uint8_t *lu8_data, uint16_t lu16_buffLen)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	807b      	strh	r3, [r7, #2]
	UART_STATUS_t ret_stat = UART_STATUS_BUSY;
 800b7f8:	2302      	movs	r3, #2
 800b7fa:	73bb      	strb	r3, [r7, #14]
	ret_stat = UART_Transmit(&UART_0, lu8_data, lu16_buffLen);
 800b7fc:	887b      	ldrh	r3, [r7, #2]
 800b7fe:	480c      	ldr	r0, [pc, #48]	; (800b830 <at_writePort+0x44>)
 800b800:	6879      	ldr	r1, [r7, #4]
 800b802:	461a      	mov	r2, r3
 800b804:	f7fa f9ce 	bl	8005ba4 <UART_Transmit>
 800b808:	4603      	mov	r3, r0
 800b80a:	73bb      	strb	r3, [r7, #14]
	uint8_t lu8_ret = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	73fb      	strb	r3, [r7, #15]
	if (UART_STATUS_SUCCESS == ret_stat)
 800b810:	7bbb      	ldrb	r3, [r7, #14]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d102      	bne.n	800b81c <at_writePort+0x30>
	{
		lu8_ret = E_SUCCESS;
 800b816:	2300      	movs	r3, #0
 800b818:	73fb      	strb	r3, [r7, #15]
 800b81a:	e004      	b.n	800b826 <at_writePort+0x3a>
	}
	else if (UART_STATUS_FAILURE == ret_stat)
 800b81c:	7bbb      	ldrb	r3, [r7, #14]
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d101      	bne.n	800b826 <at_writePort+0x3a>
	{
		lu8_ret = E_FAIL;
 800b822:	2301      	movs	r3, #1
 800b824:	73fb      	strb	r3, [r7, #15]
	}
	return lu8_ret;
 800b826:	7bfb      	ldrb	r3, [r7, #15]
}
 800b828:	4618      	mov	r0, r3
 800b82a:	3710      	adds	r7, #16
 800b82c:	46bd      	mov	sp, r7
 800b82e:	bd80      	pop	{r7, pc}
 800b830:	1ffe8844 	.word	0x1ffe8844

0800b834 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	460b      	mov	r3, r1
 800b83e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800b840:	78fb      	ldrb	r3, [r7, #3]
 800b842:	2201      	movs	r2, #1
 800b844:	409a      	lsls	r2, r3
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	605a      	str	r2, [r3, #4]
}
 800b84a:	370c      	adds	r7, #12
 800b84c:	46bd      	mov	sp, r7
 800b84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b852:	4770      	bx	lr

0800b854 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800b854:	b480      	push	{r7}
 800b856:	b083      	sub	sp, #12
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	460b      	mov	r3, r1
 800b85e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800b860:	78fb      	ldrb	r3, [r7, #3]
 800b862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b866:	409a      	lsls	r2, r3
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	605a      	str	r2, [r3, #4]
}
 800b86c:	370c      	adds	r7, #12
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
 800b876:	bf00      	nop

0800b878 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681a      	ldr	r2, [r3, #0]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	7c1b      	ldrb	r3, [r3, #16]
 800b888:	4610      	mov	r0, r2
 800b88a:	4619      	mov	r1, r3
 800b88c:	f7ff ffd2 	bl	800b834 <XMC_GPIO_SetOutputHigh>
}
 800b890:	3708      	adds	r7, #8
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop

0800b898 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	7c1b      	ldrb	r3, [r3, #16]
 800b8a8:	4610      	mov	r0, r2
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	f7ff ffd2 	bl	800b854 <XMC_GPIO_SetOutputLow>
}
 800b8b0:	3708      	adds	r7, #8
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop

0800b8b8 <delay>:
		{ 	"AT+QGPSLOC=1", 			OK_RSP, 			"+QGPSLOC:", 			CME_ERROR, 		TIMEOUT_300MS 	} 	// 	E_IDX_GET_GPS_DATA
};

/* Blocking delay function */
static void delay(uint32_t delay_ms)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
	uint32_t delay_cnt;

	TIMER_ClearEvent(&TIMER_0);
 800b8c0:	480f      	ldr	r0, [pc, #60]	; (800b900 <delay+0x48>)
 800b8c2:	f7fa fd4f 	bl	8006364 <TIMER_ClearEvent>

	delay_cnt = delay_ms * 100000;	//TIMER_DELAY_MUL_FACTOR;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	4a0e      	ldr	r2, [pc, #56]	; (800b904 <delay+0x4c>)
 800b8ca:	fb02 f303 	mul.w	r3, r2, r3
 800b8ce:	60fb      	str	r3, [r7, #12]

	TIMER_SetTimeInterval(&TIMER_0, delay_cnt);
 800b8d0:	480b      	ldr	r0, [pc, #44]	; (800b900 <delay+0x48>)
 800b8d2:	68f9      	ldr	r1, [r7, #12]
 800b8d4:	f7fa fc24 	bl	8006120 <TIMER_SetTimeInterval>

	TIMER_Start(&TIMER_0);
 800b8d8:	4809      	ldr	r0, [pc, #36]	; (800b900 <delay+0x48>)
 800b8da:	f7fa fba5 	bl	8006028 <TIMER_Start>

	while (!TIMER_GetInterruptStatus(&TIMER_0))
 800b8de:	bf00      	nop
 800b8e0:	4807      	ldr	r0, [pc, #28]	; (800b900 <delay+0x48>)
 800b8e2:	f7fa fd19 	bl	8006318 <TIMER_GetInterruptStatus>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	f083 0301 	eor.w	r3, r3, #1
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d1f6      	bne.n	800b8e0 <delay+0x28>
		;

	TIMER_Stop(&TIMER_0);
 800b8f2:	4803      	ldr	r0, [pc, #12]	; (800b900 <delay+0x48>)
 800b8f4:	f7fa fbc0 	bl	8006078 <TIMER_Stop>
}
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	1ffe8850 	.word	0x1ffe8850
 800b904:	000186a0 	.word	0x000186a0

0800b908 <mod_enable4gModule>:
 *
 * Return values 	:	void
 *
 ****************************************************************************/
void mod_enable4gModule(void)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	af00      	add	r7, sp, #0
	DIGITAL_IO_SetOutputHigh(&MODULE_4G_EN_OUT_D);
 800b90c:	480a      	ldr	r0, [pc, #40]	; (800b938 <mod_enable4gModule+0x30>)
 800b90e:	f7ff ffb3 	bl	800b878 <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputLow(&DIGITAL_IO_PWRKEY);
 800b912:	480a      	ldr	r0, [pc, #40]	; (800b93c <mod_enable4gModule+0x34>)
 800b914:	f7ff ffc0 	bl	800b898 <DIGITAL_IO_SetOutputLow>
	delay(3000);
 800b918:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800b91c:	f7ff ffcc 	bl	800b8b8 <delay>

	DIGITAL_IO_SetOutputHigh(&DIGITAL_IO_PWRKEY);
 800b920:	4806      	ldr	r0, [pc, #24]	; (800b93c <mod_enable4gModule+0x34>)
 800b922:	f7ff ffa9 	bl	800b878 <DIGITAL_IO_SetOutputHigh>
	delay(3000);
 800b926:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800b92a:	f7ff ffc5 	bl	800b8b8 <delay>

	gb_isMqttConnected = false;
 800b92e:	4b04      	ldr	r3, [pc, #16]	; (800b940 <mod_enable4gModule+0x38>)
 800b930:	2200      	movs	r2, #0
 800b932:	701a      	strb	r2, [r3, #0]
//	DIGITAL_IO_SetOutputLow(&DIGITAL_IO_PWR_KEY);
}
 800b934:	bd80      	pop	{r7, pc}
 800b936:	bf00      	nop
 800b938:	080136b8 	.word	0x080136b8
 800b93c:	080136a4 	.word	0x080136a4
 800b940:	1fff4b8c 	.word	0x1fff4b8c

0800b944 <mod_disable4gModule>:
 *
 * Return values 	:	void
 *
 ****************************************************************************/
void mod_disable4gModule(void)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	af00      	add	r7, sp, #0
	DIGITAL_IO_SetOutputLow(&MODULE_4G_EN_OUT_D);
 800b948:	4808      	ldr	r0, [pc, #32]	; (800b96c <mod_disable4gModule+0x28>)
 800b94a:	f7ff ffa5 	bl	800b898 <DIGITAL_IO_SetOutputLow>
	DIGITAL_IO_SetOutputHigh(&DIGITAL_IO_PWRKEY);
 800b94e:	4808      	ldr	r0, [pc, #32]	; (800b970 <mod_disable4gModule+0x2c>)
 800b950:	f7ff ff92 	bl	800b878 <DIGITAL_IO_SetOutputHigh>
	delay(3000);
 800b954:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800b958:	f7ff ffae 	bl	800b8b8 <delay>

	DIGITAL_IO_SetOutputLow(&DIGITAL_IO_PWRKEY);
 800b95c:	4804      	ldr	r0, [pc, #16]	; (800b970 <mod_disable4gModule+0x2c>)
 800b95e:	f7ff ff9b 	bl	800b898 <DIGITAL_IO_SetOutputLow>
	delay(3000);
 800b962:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800b966:	f7ff ffa7 	bl	800b8b8 <delay>

//	DIGITAL_IO_SetOutputLow(&DIGITAL_IO_PWR_KEY);
}
 800b96a:	bd80      	pop	{r7, pc}
 800b96c:	080136b8 	.word	0x080136b8
 800b970:	080136a4 	.word	0x080136a4

0800b974 <mod_open4gModPort>:
 *
 * Return values 	:	en_responseRetCodes_t
 *
 ****************************************************************************/
en_responseRetCodes_t mod_open4gModPort(void)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b082      	sub	sp, #8
 800b978:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800b97a:	2304      	movs	r3, #4
 800b97c:	71fb      	strb	r3, [r7, #7]

	/* Initialize the UART port */
	len_retStatus = at_initInterface();
 800b97e:	f7ff ff05 	bl	800b78c <at_initInterface>
 800b982:	4603      	mov	r3, r0
 800b984:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
	{
		/* Do something after successful initialization */
	}

	return len_retStatus;
 800b986:	79fb      	ldrb	r3, [r7, #7]
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3708      	adds	r7, #8
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bd80      	pop	{r7, pc}

0800b990 <mod_receiveRsp>:
 *
 * Return values 	:	void
 *
 ****************************************************************************/
void mod_receiveRsp(void)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
	if (at_isRxBuffEmpty() != true)
 800b996:	f7ff ff1d 	bl	800b7d4 <at_isRxBuffEmpty>
 800b99a:	4603      	mov	r3, r0
 800b99c:	f083 0301 	eor.w	r3, r3, #1
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	f000 80e8 	beq.w	800bb78 <mod_receiveRsp+0x1e8>
	{
		uint8_t lu8_rcvdByte = 0;
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	73fb      	strb	r3, [r7, #15]

		lu8_rcvdByte = at_readPort();
 800b9ac:	f7ff ff08 	bl	800b7c0 <at_readPort>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	73fb      	strb	r3, [r7, #15]
		if (lu8_rcvdByte != 0)
 800b9b4:	7bfb      	ldrb	r3, [r7, #15]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	f000 80de 	beq.w	800bb78 <mod_receiveRsp+0x1e8>
		{
			gu8arr_respBuffer[sgu8_respCount++] = lu8_rcvdByte;
 800b9bc:	4b70      	ldr	r3, [pc, #448]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	1c5a      	adds	r2, r3, #1
 800b9c2:	b2d1      	uxtb	r1, r2
 800b9c4:	4a6e      	ldr	r2, [pc, #440]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800b9c6:	7011      	strb	r1, [r2, #0]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	4a6e      	ldr	r2, [pc, #440]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800b9cc:	7bfb      	ldrb	r3, [r7, #15]
 800b9ce:	5453      	strb	r3, [r2, r1]
			lu8_rcvdByte = 0;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	73fb      	strb	r3, [r7, #15]

			if (NULL != strstr((const char*) gu8arr_respBuffer, (const char*) QMTSTAT))
 800b9d4:	486b      	ldr	r0, [pc, #428]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800b9d6:	496c      	ldr	r1, [pc, #432]	; (800bb88 <mod_receiveRsp+0x1f8>)
 800b9d8:	f006 f97d 	bl	8011cd6 <strstr>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d04a      	beq.n	800ba78 <mod_receiveRsp+0xe8>
			{
				uint8_t *lu8p_saveptr = (uint8_t *) strchr(
 800b9e2:	4868      	ldr	r0, [pc, #416]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800b9e4:	213a      	movs	r1, #58	; 0x3a
 800b9e6:	f006 f946 	bl	8011c76 <strchr>
 800b9ea:	60b8      	str	r0, [r7, #8]
						(const char *) gu8arr_respBuffer, ':');

				if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800b9ec:	68b8      	ldr	r0, [r7, #8]
 800b9ee:	210a      	movs	r1, #10
 800b9f0:	f006 f941 	bl	8011c76 <strchr>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d03d      	beq.n	800ba76 <mod_receiveRsp+0xe6>
				{
					lu8p_saveptr += 2;
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	3302      	adds	r3, #2
 800b9fe:	60bb      	str	r3, [r7, #8]

					uint8_t lu8_result = atoi((char *) lu8p_saveptr);
 800ba00:	68b8      	ldr	r0, [r7, #8]
 800ba02:	f005 fe0b 	bl	801161c <atoi>
 800ba06:	4603      	mov	r3, r0
 800ba08:	71fb      	strb	r3, [r7, #7]
					if (sgu8_mqttClientId == lu8_result)	//check client Idx
 800ba0a:	4b60      	ldr	r3, [pc, #384]	; (800bb8c <mod_receiveRsp+0x1fc>)
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	79fa      	ldrb	r2, [r7, #7]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d130      	bne.n	800ba76 <mod_receiveRsp+0xe6>
					{
						lu8p_saveptr += 2;
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	3302      	adds	r3, #2
 800ba18:	60bb      	str	r3, [r7, #8]
						lu8_result = atoi((char *) lu8p_saveptr);	//check error code
 800ba1a:	68b8      	ldr	r0, [r7, #8]
 800ba1c:	f005 fdfe 	bl	801161c <atoi>
 800ba20:	4603      	mov	r3, r0
 800ba22:	71fb      	strb	r3, [r7, #7]
						 * 2 --> Sending PINGREQ packet timed out or failed
						 * 3 --> Sending CONNECT packet timed out or failed
						 * 4 --> Receiving CONNACK packet timed out or failed
						 * 6 --> The client closes MQTT connection due to packet sending failure all the time
						 * */
						if ((1 == lu8_result) || (2 == lu8_result) || (3 == lu8_result)
 800ba24:	79fb      	ldrb	r3, [r7, #7]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d00b      	beq.n	800ba42 <mod_receiveRsp+0xb2>
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	2b02      	cmp	r3, #2
 800ba2e:	d008      	beq.n	800ba42 <mod_receiveRsp+0xb2>
 800ba30:	79fb      	ldrb	r3, [r7, #7]
 800ba32:	2b03      	cmp	r3, #3
 800ba34:	d005      	beq.n	800ba42 <mod_receiveRsp+0xb2>
								|| (4 == lu8_result) || (6 == lu8_result))
 800ba36:	79fb      	ldrb	r3, [r7, #7]
 800ba38:	2b04      	cmp	r3, #4
 800ba3a:	d002      	beq.n	800ba42 <mod_receiveRsp+0xb2>
 800ba3c:	79fb      	ldrb	r3, [r7, #7]
 800ba3e:	2b06      	cmp	r3, #6
 800ba40:	d10b      	bne.n	800ba5a <mod_receiveRsp+0xca>
						{
							if (gb_isMqttConnected == true)
 800ba42:	4b53      	ldr	r3, [pc, #332]	; (800bb90 <mod_receiveRsp+0x200>)
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d006      	beq.n	800ba58 <mod_receiveRsp+0xc8>
							{
								sen_4gRunState = E_MQTT_OPEN_STATE;
 800ba4a:	4b52      	ldr	r3, [pc, #328]	; (800bb94 <mod_receiveRsp+0x204>)
 800ba4c:	2209      	movs	r2, #9
 800ba4e:	701a      	strb	r2, [r3, #0]
								gb_isMqttConnected = false;
 800ba50:	4b4f      	ldr	r3, [pc, #316]	; (800bb90 <mod_receiveRsp+0x200>)
 800ba52:	2200      	movs	r2, #0
 800ba54:	701a      	strb	r2, [r3, #0]
						 * 6 --> The client closes MQTT connection due to packet sending failure all the time
						 * */
						if ((1 == lu8_result) || (2 == lu8_result) || (3 == lu8_result)
								|| (4 == lu8_result) || (6 == lu8_result))
						{
							if (gb_isMqttConnected == true)
 800ba56:	e00e      	b.n	800ba76 <mod_receiveRsp+0xe6>
 800ba58:	e00d      	b.n	800ba76 <mod_receiveRsp+0xe6>
							{
								sen_4gRunState = E_MQTT_OPEN_STATE;
								gb_isMqttConnected = false;
							}
						}
						else if (8 == lu8_result)//The client closes the MQTT connection
 800ba5a:	79fb      	ldrb	r3, [r7, #7]
 800ba5c:	2b08      	cmp	r3, #8
 800ba5e:	d10a      	bne.n	800ba76 <mod_receiveRsp+0xe6>
						{
							if (gb_isMqttConnected == true)
 800ba60:	4b4b      	ldr	r3, [pc, #300]	; (800bb90 <mod_receiveRsp+0x200>)
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d006      	beq.n	800ba76 <mod_receiveRsp+0xe6>
							{
								sen_4gRunState = E_MQTT_CONNECT_STATE;
 800ba68:	4b4a      	ldr	r3, [pc, #296]	; (800bb94 <mod_receiveRsp+0x204>)
 800ba6a:	220b      	movs	r2, #11
 800ba6c:	701a      	strb	r2, [r3, #0]
								gb_isMqttConnected = false;
 800ba6e:	4b48      	ldr	r3, [pc, #288]	; (800bb90 <mod_receiveRsp+0x200>)
 800ba70:	2200      	movs	r2, #0
 800ba72:	701a      	strb	r2, [r3, #0]
 800ba74:	e080      	b.n	800bb78 <mod_receiveRsp+0x1e8>
 800ba76:	e07f      	b.n	800bb78 <mod_receiveRsp+0x1e8>
						}
					}
				}
			}
			else if ((NULL
					!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTRECV)))
 800ba78:	4842      	ldr	r0, [pc, #264]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800ba7a:	4947      	ldr	r1, [pc, #284]	; (800bb98 <mod_receiveRsp+0x208>)
 800ba7c:	f006 f92b 	bl	8011cd6 <strstr>
 800ba80:	4603      	mov	r3, r0
							}
						}
					}
				}
			}
			else if ((NULL
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d015      	beq.n	800bab2 <mod_receiveRsp+0x122>
					!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTRECV)))
			{
				uint8_t *lu8p_saveptr = (uint8_t *) strchr(
 800ba86:	483f      	ldr	r0, [pc, #252]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800ba88:	213a      	movs	r1, #58	; 0x3a
 800ba8a:	f006 f8f4 	bl	8011c76 <strchr>
 800ba8e:	6038      	str	r0, [r7, #0]
						(const char *) gu8arr_respBuffer, ':');

				if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800ba90:	6838      	ldr	r0, [r7, #0]
 800ba92:	210a      	movs	r1, #10
 800ba94:	f006 f8ef 	bl	8011c76 <strchr>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d008      	beq.n	800bab0 <mod_receiveRsp+0x120>
				{
					sgu8_respCount = 0;
 800ba9e:	4b38      	ldr	r3, [pc, #224]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800baa4:	4837      	ldr	r0, [pc, #220]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800baa6:	2100      	movs	r1, #0
 800baa8:	2240      	movs	r2, #64	; 0x40
 800baaa:	f005 fdf2 	bl	8011692 <memset>
 800baae:	e063      	b.n	800bb78 <mod_receiveRsp+0x1e8>
 800bab0:	e062      	b.n	800bb78 <mod_receiveRsp+0x1e8>
				}
			}
			else if (sgu8_respCount == 1)
 800bab2:	4b33      	ldr	r3, [pc, #204]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d110      	bne.n	800badc <mod_receiveRsp+0x14c>
			{
				if ((gu8arr_respBuffer[0] == 0xFF) || (gu8arr_respBuffer[0] == '\n'))
 800baba:	4b32      	ldr	r3, [pc, #200]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	2bff      	cmp	r3, #255	; 0xff
 800bac0:	d003      	beq.n	800baca <mod_receiveRsp+0x13a>
 800bac2:	4b30      	ldr	r3, [pc, #192]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	2b0a      	cmp	r3, #10
 800bac8:	d156      	bne.n	800bb78 <mod_receiveRsp+0x1e8>
				{
					sgu8_respCount = 0;
 800baca:	4b2d      	ldr	r3, [pc, #180]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bacc:	2200      	movs	r2, #0
 800bace:	701a      	strb	r2, [r3, #0]
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800bad0:	482c      	ldr	r0, [pc, #176]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bad2:	2100      	movs	r1, #0
 800bad4:	2240      	movs	r2, #64	; 0x40
 800bad6:	f005 fddc 	bl	8011692 <memset>
 800bada:	e04d      	b.n	800bb78 <mod_receiveRsp+0x1e8>
				}
			}
			else if ((NULL
					!= strstr((const char*) gu8arr_respBuffer,
 800badc:	4829      	ldr	r0, [pc, #164]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bade:	492f      	ldr	r1, [pc, #188]	; (800bb9c <mod_receiveRsp+0x20c>)
 800bae0:	f006 f8f9 	bl	8011cd6 <strstr>
 800bae4:	4603      	mov	r3, r0
				{
					sgu8_respCount = 0;
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
				}
			}
			else if ((NULL
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d012      	beq.n	800bb10 <mod_receiveRsp+0x180>
					!= strstr((const char*) gu8arr_respBuffer,
							(const char*) "QIND: SMS DONE\r\n")))
			{
				gst_deviceStatus.mb_ismodemPwrDwn = false;
 800baea:	4b2d      	ldr	r3, [pc, #180]	; (800bba0 <mod_receiveRsp+0x210>)
 800baec:	2200      	movs	r2, #0
 800baee:	701a      	strb	r2, [r3, #0]
				sgu8_respCount = 0;
 800baf0:	4b23      	ldr	r3, [pc, #140]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800baf2:	2200      	movs	r2, #0
 800baf4:	701a      	strb	r2, [r3, #0]
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800baf6:	4823      	ldr	r0, [pc, #140]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800baf8:	2100      	movs	r1, #0
 800bafa:	2240      	movs	r2, #64	; 0x40
 800bafc:	f005 fdc9 	bl	8011692 <memset>
				sen_4gRunState = E_SET_URC_PORT_STATE;
 800bb00:	4b24      	ldr	r3, [pc, #144]	; (800bb94 <mod_receiveRsp+0x204>)
 800bb02:	2201      	movs	r2, #1
 800bb04:	701a      	strb	r2, [r3, #0]
				delay(2000);
 800bb06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800bb0a:	f7ff fed5 	bl	800b8b8 <delay>
 800bb0e:	e033      	b.n	800bb78 <mod_receiveRsp+0x1e8>
			}
			else if (RDY_SIZE == sgu8_respCount)
 800bb10:	4b1b      	ldr	r3, [pc, #108]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	2b07      	cmp	r3, #7
 800bb16:	d119      	bne.n	800bb4c <mod_receiveRsp+0x1bc>
			{
				if ((NULL != strstr((const char*) gu8arr_respBuffer, (const char*) READY)))
 800bb18:	481a      	ldr	r0, [pc, #104]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bb1a:	4922      	ldr	r1, [pc, #136]	; (800bba4 <mod_receiveRsp+0x214>)
 800bb1c:	f006 f8db 	bl	8011cd6 <strstr>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d028      	beq.n	800bb78 <mod_receiveRsp+0x1e8>
				{
					gst_deviceStatus.mb_ismodemPwrDwn = false;
 800bb26:	4b1e      	ldr	r3, [pc, #120]	; (800bba0 <mod_receiveRsp+0x210>)
 800bb28:	2200      	movs	r2, #0
 800bb2a:	701a      	strb	r2, [r3, #0]
					sgu8_respCount = 0;
 800bb2c:	4b14      	ldr	r3, [pc, #80]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bb2e:	2200      	movs	r2, #0
 800bb30:	701a      	strb	r2, [r3, #0]
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800bb32:	4814      	ldr	r0, [pc, #80]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bb34:	2100      	movs	r1, #0
 800bb36:	2240      	movs	r2, #64	; 0x40
 800bb38:	f005 fdab 	bl	8011692 <memset>
					sen_4gRunState = E_ECHO_OFF_STATE;
 800bb3c:	4b15      	ldr	r3, [pc, #84]	; (800bb94 <mod_receiveRsp+0x204>)
 800bb3e:	2202      	movs	r2, #2
 800bb40:	701a      	strb	r2, [r3, #0]
					delay(2000);
 800bb42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800bb46:	f7ff feb7 	bl	800b8b8 <delay>
 800bb4a:	e015      	b.n	800bb78 <mod_receiveRsp+0x1e8>
				}
			}
			else if (PWR_DOWN_SIZE == sgu8_respCount)
 800bb4c:	4b0c      	ldr	r3, [pc, #48]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	2b10      	cmp	r3, #16
 800bb52:	d111      	bne.n	800bb78 <mod_receiveRsp+0x1e8>
			{
				if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) PWR_DWN)))
 800bb54:	480b      	ldr	r0, [pc, #44]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bb56:	4914      	ldr	r1, [pc, #80]	; (800bba8 <mod_receiveRsp+0x218>)
 800bb58:	f006 f8bd 	bl	8011cd6 <strstr>
 800bb5c:	4603      	mov	r3, r0
					delay(2000);
				}
			}
			else if (PWR_DOWN_SIZE == sgu8_respCount)
			{
				if ((NULL
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d00a      	beq.n	800bb78 <mod_receiveRsp+0x1e8>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) PWR_DWN)))
				{
					gst_deviceStatus.mb_ismodemPwrDwn = true;
 800bb62:	4b0f      	ldr	r3, [pc, #60]	; (800bba0 <mod_receiveRsp+0x210>)
 800bb64:	2201      	movs	r2, #1
 800bb66:	701a      	strb	r2, [r3, #0]
					sgu8_respCount = 0;
 800bb68:	4b05      	ldr	r3, [pc, #20]	; (800bb80 <mod_receiveRsp+0x1f0>)
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	701a      	strb	r2, [r3, #0]
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800bb6e:	4805      	ldr	r0, [pc, #20]	; (800bb84 <mod_receiveRsp+0x1f4>)
 800bb70:	2100      	movs	r1, #0
 800bb72:	2240      	movs	r2, #64	; 0x40
 800bb74:	f005 fd8d 	bl	8011692 <memset>
				}
			}
		}
	}
}
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}
 800bb7e:	bf00      	nop
 800bb80:	1fff4824 	.word	0x1fff4824
 800bb84:	1fff4784 	.word	0x1fff4784
 800bb88:	08013d14 	.word	0x08013d14
 800bb8c:	1fff4825 	.word	0x1fff4825
 800bb90:	1fff4b8c 	.word	0x1fff4b8c
 800bb94:	1ffea4d8 	.word	0x1ffea4d8
 800bb98:	08013d20 	.word	0x08013d20
 800bb9c:	08013d2c 	.word	0x08013d2c
 800bba0:	1ffea4dc 	.word	0x1ffea4dc
 800bba4:	08013d40 	.word	0x08013d40
 800bba8:	08013d48 	.word	0x08013d48

0800bbac <mod_sendCmd>:
 *
 * Return values 	: 	en_responseRetCodes_t
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_sendCmd(uint8_t *lu8p_data, uint16_t lu16_len)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	807b      	strh	r3, [r7, #2]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800bbb8:	2304      	movs	r3, #4
 800bbba:	73fb      	strb	r3, [r7, #15]
	uint8_t lu8_ret = 0;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	73bb      	strb	r3, [r7, #14]

	lu8_ret = at_writePort(lu8p_data, lu16_len);
 800bbc0:	887b      	ldrh	r3, [r7, #2]
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	4619      	mov	r1, r3
 800bbc6:	f7ff fe11 	bl	800b7ec <at_writePort>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	73bb      	strb	r3, [r7, #14]
	if (E_SUCCESS == lu8_ret)
 800bbce:	7bbb      	ldrb	r3, [r7, #14]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d102      	bne.n	800bbda <mod_sendCmd+0x2e>
	{
		len_retStatus = E_RET_SUCCESS;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	73fb      	strb	r3, [r7, #15]
 800bbd8:	e001      	b.n	800bbde <mod_sendCmd+0x32>
	}
	else
	{
		len_retStatus = E_RET_WRITE_ERROR;
 800bbda:	2305      	movs	r3, #5
 800bbdc:	73fb      	strb	r3, [r7, #15]
	}

	return len_retStatus;
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <mod_sendCmdGetRsp>:
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ***************************************************************************/
static en_responseRetCodes_t mod_sendCmdGetRsp(en_ATCommandIdx_t len_ATCmdIdx,
		uint8_t *lu8p_cmdParam)
{
 800bbe8:	b590      	push	{r4, r7, lr}
 800bbea:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 800bbee:	af00      	add	r7, sp, #0
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	463b      	mov	r3, r7
 800bbf4:	6019      	str	r1, [r3, #0]
 800bbf6:	1dfb      	adds	r3, r7, #7
 800bbf8:	701a      	strb	r2, [r3, #0]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800bbfa:	2304      	movs	r3, #4
 800bbfc:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
	uint8_t lu8arr_sendCmdBuff[SEND_AT_CMD_BUFF];
	uint16_t lu16_BufferSize = 0;
 800bc00:	2300      	movs	r3, #0
 800bc02:	f8a7 341c 	strh.w	r3, [r7, #1052]	; 0x41c
	uint8_t *lu8p_Ptr = NULL;
 800bc06:	2300      	movs	r3, #0
 800bc08:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
	uint8_t *lu8p_saveptr = NULL;
 800bc0c:	f107 030c 	add.w	r3, r7, #12
 800bc10:	2200      	movs	r2, #0
 800bc12:	601a      	str	r2, [r3, #0]

	switch (sen_sendCmdGetRespState)
 800bc14:	4bbe      	ldr	r3, [pc, #760]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d010      	beq.n	800bc3e <mod_sendCmdGetRsp+0x56>
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d070      	beq.n	800bd02 <mod_sendCmdGetRsp+0x11a>
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	f040 8267 	bne.w	800c0f4 <mod_sendCmdGetRsp+0x50c>
	{
		case E_AT_CMD_IDLE_STATE:
			sgu8_respCount = 0;
 800bc26:	4bbb      	ldr	r3, [pc, #748]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	701a      	strb	r2, [r3, #0]
			memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800bc2c:	48ba      	ldr	r0, [pc, #744]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bc2e:	2100      	movs	r1, #0
 800bc30:	2240      	movs	r2, #64	; 0x40
 800bc32:	f005 fd2e 	bl	8011692 <memset>
			sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bc36:	4bb6      	ldr	r3, [pc, #728]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bc38:	2201      	movs	r2, #1
 800bc3a:	701a      	strb	r2, [r3, #0]
		break;
 800bc3c:	e261      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>

		case E_AT_CMD_SEND_INPROG_STATE:
			memset(lu8arr_sendCmdBuff, 0, sizeof(lu8arr_sendCmdBuff));
 800bc3e:	f107 0310 	add.w	r3, r7, #16
 800bc42:	4618      	mov	r0, r3
 800bc44:	2100      	movs	r1, #0
 800bc46:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800bc4a:	f005 fd22 	bl	8011692 <memset>

			strncpy((char *) lu8arr_sendCmdBuff,
					(char *) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_cmdString,
 800bc4e:	1dfb      	adds	r3, r7, #7
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	f240 42a4 	movw	r2, #1188	; 0x4a4
 800bc56:	fb02 f303 	mul.w	r3, r2, r3
 800bc5a:	4ab0      	ldr	r2, [pc, #704]	; (800bf1c <mod_sendCmdGetRsp+0x334>)
 800bc5c:	189c      	adds	r4, r3, r2
					strlen((char *)gcst_ATCmdTable[len_ATCmdIdx].mu8arr_cmdString));
 800bc5e:	1dfb      	adds	r3, r7, #7
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	f240 42a4 	movw	r2, #1188	; 0x4a4
 800bc66:	fb02 f303 	mul.w	r3, r2, r3
 800bc6a:	4aac      	ldr	r2, [pc, #688]	; (800bf1c <mod_sendCmdGetRsp+0x334>)
 800bc6c:	4413      	add	r3, r2
		break;

		case E_AT_CMD_SEND_INPROG_STATE:
			memset(lu8arr_sendCmdBuff, 0, sizeof(lu8arr_sendCmdBuff));

			strncpy((char *) lu8arr_sendCmdBuff,
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f006 f817 	bl	8011ca2 <strlen>
 800bc74:	4602      	mov	r2, r0
 800bc76:	f107 0310 	add.w	r3, r7, #16
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	4621      	mov	r1, r4
 800bc7e:	f006 f818 	bl	8011cb2 <strncpy>
					(char *) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_cmdString,
					strlen((char *)gcst_ATCmdTable[len_ATCmdIdx].mu8arr_cmdString));

			if (NULL != lu8p_cmdParam)
 800bc82:	463b      	mov	r3, r7
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d006      	beq.n	800bc98 <mod_sendCmdGetRsp+0xb0>
			{
				strcat((char *) lu8arr_sendCmdBuff, (char *) lu8p_cmdParam);
 800bc8a:	f107 0210 	add.w	r2, r7, #16
 800bc8e:	463b      	mov	r3, r7
 800bc90:	4610      	mov	r0, r2
 800bc92:	6819      	ldr	r1, [r3, #0]
 800bc94:	f005 ffe0 	bl	8011c58 <strcat>
			}

			lu16_BufferSize = strlen((char *) lu8arr_sendCmdBuff);
 800bc98:	f107 0310 	add.w	r3, r7, #16
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f006 f800 	bl	8011ca2 <strlen>
 800bca2:	4603      	mov	r3, r0
 800bca4:	f8a7 341c 	strh.w	r3, [r7, #1052]	; 0x41c
			len_retStatus = mod_sendCmd(lu8arr_sendCmdBuff, lu16_BufferSize);
 800bca8:	f107 0210 	add.w	r2, r7, #16
 800bcac:	f8b7 341c 	ldrh.w	r3, [r7, #1052]	; 0x41c
 800bcb0:	4610      	mov	r0, r2
 800bcb2:	4619      	mov	r1, r3
 800bcb4:	f7ff ff7a 	bl	800bbac <mod_sendCmd>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
			if (E_RET_SUCCESS == len_retStatus)
 800bcbe:	f897 341f 	ldrb.w	r3, [r7, #1055]	; 0x41f
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d11c      	bne.n	800bd00 <mod_sendCmdGetRsp+0x118>
			{
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800bcc6:	4894      	ldr	r0, [pc, #592]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bcc8:	2100      	movs	r1, #0
 800bcca:	2240      	movs	r2, #64	; 0x40
 800bccc:	f005 fce1 	bl	8011692 <memset>
				sgu8_respCount = 0;
 800bcd0:	4b90      	ldr	r3, [pc, #576]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	701a      	strb	r2, [r3, #0]
				tm_setResponseTime(gcst_ATCmdTable[len_ATCmdIdx].mu32_respTimeoutInMs);
 800bcd6:	1dfb      	adds	r3, r7, #7
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	4a90      	ldr	r2, [pc, #576]	; (800bf1c <mod_sendCmdGetRsp+0x334>)
 800bcdc:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800bce0:	fb01 f303 	mul.w	r3, r1, r3
 800bce4:	4413      	add	r3, r2
 800bce6:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4618      	mov	r0, r3
 800bcee:	f7f4 fb8d 	bl	800040c <tm_setResponseTime>
				len_retStatus = E_RET_INPROGRESS;
 800bcf2:	2304      	movs	r3, #4
 800bcf4:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
				sen_sendCmdGetRespState = E_AT_CMD_RECV_INPROG_STATE;
 800bcf8:	4b85      	ldr	r3, [pc, #532]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	701a      	strb	r2, [r3, #0]
			}
		break;
 800bcfe:	e200      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>
 800bd00:	e1ff      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>

		case E_AT_CMD_RECV_INPROG_STATE:
			if (sgu8_respCount > 0)
 800bd02:	4b84      	ldr	r3, [pc, #528]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	f000 81dd 	beq.w	800c0c6 <mod_sendCmdGetRsp+0x4de>
			{
				if ((NULL
						!= strstr((const char*) gu8arr_respBuffer,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_respString)))
 800bd0c:	1dfb      	adds	r3, r7, #7
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	f240 42a4 	movw	r2, #1188	; 0x4a4
 800bd14:	fb02 f303 	mul.w	r3, r2, r3
 800bd18:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800bd1c:	4a7f      	ldr	r2, [pc, #508]	; (800bf1c <mod_sendCmdGetRsp+0x334>)
 800bd1e:	4413      	add	r3, r2

		case E_AT_CMD_RECV_INPROG_STATE:
			if (sgu8_respCount > 0)
			{
				if ((NULL
						!= strstr((const char*) gu8arr_respBuffer,
 800bd20:	487d      	ldr	r0, [pc, #500]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bd22:	4619      	mov	r1, r3
 800bd24:	f005 ffd7 	bl	8011cd6 <strstr>
 800bd28:	4603      	mov	r3, r0
		break;

		case E_AT_CMD_RECV_INPROG_STATE:
			if (sgu8_respCount > 0)
			{
				if ((NULL
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00b      	beq.n	800bd46 <mod_sendCmdGetRsp+0x15e>
						!= strstr((const char*) gu8arr_respBuffer,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_respString)))
				{
					sgu8_respCount = 0;
 800bd2e:	4b79      	ldr	r3, [pc, #484]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	701a      	strb	r2, [r3, #0]
					tm_clearResponseTime();
 800bd34:	f7f4 fb84 	bl	8000440 <tm_clearResponseTime>
					len_retStatus = E_RET_SUCCESS;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
					sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bd3e:	4b74      	ldr	r3, [pc, #464]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bd40:	2201      	movs	r2, #1
 800bd42:	701a      	strb	r2, [r3, #0]
 800bd44:	e1d5      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
				}

				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTOPEN)))
 800bd46:	4874      	ldr	r0, [pc, #464]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bd48:	4975      	ldr	r1, [pc, #468]	; (800bf20 <mod_sendCmdGetRsp+0x338>)
 800bd4a:	f005 ffc4 	bl	8011cd6 <strstr>
 800bd4e:	4603      	mov	r3, r0
					tm_clearResponseTime();
					len_retStatus = E_RET_SUCCESS;
					sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
				}

				else if ((NULL
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d01e      	beq.n	800bd92 <mod_sendCmdGetRsp+0x1aa>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTOPEN)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bd54:	4870      	ldr	r0, [pc, #448]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bd56:	213a      	movs	r1, #58	; 0x3a
 800bd58:	f005 ff8d 	bl	8011c76 <strchr>
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	f107 030c 	add.w	r3, r7, #12
 800bd62:	601a      	str	r2, [r3, #0]
							':');
					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bd64:	f107 030c 	add.w	r3, r7, #12
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	210a      	movs	r1, #10
 800bd6e:	f005 ff82 	bl	8011c76 <strchr>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	f000 81bc 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800bd7a:	4b66      	ldr	r3, [pc, #408]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800bd80:	f7f4 fb5e 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800bd84:	2300      	movs	r3, #0
 800bd86:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bd8a:	4b61      	ldr	r3, [pc, #388]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	701a      	strb	r2, [r3, #0]
 800bd90:	e1af      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
//						memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
//						at_clearBuff();
//					}
//				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTPUBEX)))
 800bd92:	4861      	ldr	r0, [pc, #388]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bd94:	4963      	ldr	r1, [pc, #396]	; (800bf24 <mod_sendCmdGetRsp+0x33c>)
 800bd96:	f005 ff9e 	bl	8011cd6 <strstr>
 800bd9a:	4603      	mov	r3, r0
//						sgu8_respCount = 0;
//						memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
//						at_clearBuff();
//					}
//				}
				else if ((NULL
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d01e      	beq.n	800bdde <mod_sendCmdGetRsp+0x1f6>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTPUBEX)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bda0:	485d      	ldr	r0, [pc, #372]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bda2:	213a      	movs	r1, #58	; 0x3a
 800bda4:	f005 ff67 	bl	8011c76 <strchr>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	f107 030c 	add.w	r3, r7, #12
 800bdae:	601a      	str	r2, [r3, #0]
							':');
					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bdb0:	f107 030c 	add.w	r3, r7, #12
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	210a      	movs	r1, #10
 800bdba:	f005 ff5c 	bl	8011c76 <strchr>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	f000 8196 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800bdc6:	4b53      	ldr	r3, [pc, #332]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bdc8:	2200      	movs	r2, #0
 800bdca:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800bdcc:	f7f4 fb38 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bdd6:	4b4e      	ldr	r3, [pc, #312]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bdd8:	2201      	movs	r2, #1
 800bdda:	701a      	strb	r2, [r3, #0]
 800bddc:	e189      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTCONN)))
 800bdde:	484e      	ldr	r0, [pc, #312]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bde0:	4951      	ldr	r1, [pc, #324]	; (800bf28 <mod_sendCmdGetRsp+0x340>)
 800bde2:	f005 ff78 	bl	8011cd6 <strstr>
 800bde6:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d01e      	beq.n	800be2a <mod_sendCmdGetRsp+0x242>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTCONN)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bdec:	484a      	ldr	r0, [pc, #296]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bdee:	213a      	movs	r1, #58	; 0x3a
 800bdf0:	f005 ff41 	bl	8011c76 <strchr>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	f107 030c 	add.w	r3, r7, #12
 800bdfa:	601a      	str	r2, [r3, #0]
							':');
					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bdfc:	f107 030c 	add.w	r3, r7, #12
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4618      	mov	r0, r3
 800be04:	210a      	movs	r1, #10
 800be06:	f005 ff36 	bl	8011c76 <strchr>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	f000 8170 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800be12:	4b40      	ldr	r3, [pc, #256]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800be14:	2200      	movs	r2, #0
 800be16:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800be18:	f7f4 fb12 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800be1c:	2300      	movs	r3, #0
 800be1e:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800be22:	4b3b      	ldr	r3, [pc, #236]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800be24:	2201      	movs	r2, #1
 800be26:	701a      	strb	r2, [r3, #0]
 800be28:	e163      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTDISC)))
 800be2a:	483b      	ldr	r0, [pc, #236]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800be2c:	493f      	ldr	r1, [pc, #252]	; (800bf2c <mod_sendCmdGetRsp+0x344>)
 800be2e:	f005 ff52 	bl	8011cd6 <strstr>
 800be32:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800be34:	2b00      	cmp	r3, #0
 800be36:	d01e      	beq.n	800be76 <mod_sendCmdGetRsp+0x28e>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTDISC)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800be38:	4837      	ldr	r0, [pc, #220]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800be3a:	213a      	movs	r1, #58	; 0x3a
 800be3c:	f005 ff1b 	bl	8011c76 <strchr>
 800be40:	4602      	mov	r2, r0
 800be42:	f107 030c 	add.w	r3, r7, #12
 800be46:	601a      	str	r2, [r3, #0]
							':');

					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800be48:	f107 030c 	add.w	r3, r7, #12
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4618      	mov	r0, r3
 800be50:	210a      	movs	r1, #10
 800be52:	f005 ff10 	bl	8011c76 <strchr>
 800be56:	4603      	mov	r3, r0
 800be58:	2b00      	cmp	r3, #0
 800be5a:	f000 814a 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800be5e:	4b2d      	ldr	r3, [pc, #180]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800be60:	2200      	movs	r2, #0
 800be62:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800be64:	f7f4 faec 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800be68:	2300      	movs	r3, #0
 800be6a:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800be6e:	4b28      	ldr	r3, [pc, #160]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800be70:	2201      	movs	r2, #1
 800be72:	701a      	strb	r2, [r3, #0]
 800be74:	e13d      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTSUB)))
 800be76:	4828      	ldr	r0, [pc, #160]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800be78:	492d      	ldr	r1, [pc, #180]	; (800bf30 <mod_sendCmdGetRsp+0x348>)
 800be7a:	f005 ff2c 	bl	8011cd6 <strstr>
 800be7e:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800be80:	2b00      	cmp	r3, #0
 800be82:	d01e      	beq.n	800bec2 <mod_sendCmdGetRsp+0x2da>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTSUB)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800be84:	4824      	ldr	r0, [pc, #144]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800be86:	213a      	movs	r1, #58	; 0x3a
 800be88:	f005 fef5 	bl	8011c76 <strchr>
 800be8c:	4602      	mov	r2, r0
 800be8e:	f107 030c 	add.w	r3, r7, #12
 800be92:	601a      	str	r2, [r3, #0]
							':');

					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800be94:	f107 030c 	add.w	r3, r7, #12
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4618      	mov	r0, r3
 800be9c:	210a      	movs	r1, #10
 800be9e:	f005 feea 	bl	8011c76 <strchr>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	f000 8124 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800beaa:	4b1a      	ldr	r3, [pc, #104]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800beac:	2200      	movs	r2, #0
 800beae:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800beb0:	f7f4 fac6 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800beb4:	2300      	movs	r3, #0
 800beb6:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800beba:	4b15      	ldr	r3, [pc, #84]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bebc:	2201      	movs	r2, #1
 800bebe:	701a      	strb	r2, [r3, #0]
 800bec0:	e117      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTRECV)))
 800bec2:	4815      	ldr	r0, [pc, #84]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bec4:	491b      	ldr	r1, [pc, #108]	; (800bf34 <mod_sendCmdGetRsp+0x34c>)
 800bec6:	f005 ff06 	bl	8011cd6 <strstr>
 800beca:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800becc:	2b00      	cmp	r3, #0
 800bece:	d033      	beq.n	800bf38 <mod_sendCmdGetRsp+0x350>
						!= strstr((const char*) gu8arr_respBuffer, (const char*) QMTRECV)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bed0:	4811      	ldr	r0, [pc, #68]	; (800bf18 <mod_sendCmdGetRsp+0x330>)
 800bed2:	213a      	movs	r1, #58	; 0x3a
 800bed4:	f005 fecf 	bl	8011c76 <strchr>
 800bed8:	4602      	mov	r2, r0
 800beda:	f107 030c 	add.w	r3, r7, #12
 800bede:	601a      	str	r2, [r3, #0]
							':');

					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bee0:	f107 030c 	add.w	r3, r7, #12
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4618      	mov	r0, r3
 800bee8:	210a      	movs	r1, #10
 800beea:	f005 fec4 	bl	8011c76 <strchr>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	f000 80fe 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						sgu8_respCount = 0;
 800bef6:	4b07      	ldr	r3, [pc, #28]	; (800bf14 <mod_sendCmdGetRsp+0x32c>)
 800bef8:	2200      	movs	r2, #0
 800befa:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800befc:	f7f4 faa0 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800bf00:	2300      	movs	r3, #0
 800bf02:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bf06:	4b02      	ldr	r3, [pc, #8]	; (800bf10 <mod_sendCmdGetRsp+0x328>)
 800bf08:	2201      	movs	r2, #1
 800bf0a:	701a      	strb	r2, [r3, #0]
 800bf0c:	e0f1      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
 800bf0e:	bf00      	nop
 800bf10:	1ffea4d9 	.word	0x1ffea4d9
 800bf14:	1fff4824 	.word	0x1fff4824
 800bf18:	1fff4784 	.word	0x1fff4784
 800bf1c:	1ffea4e8 	.word	0x1ffea4e8
 800bf20:	08013d58 	.word	0x08013d58
 800bf24:	08013d64 	.word	0x08013d64
 800bf28:	08013d70 	.word	0x08013d70
 800bf2c:	08013d7c 	.word	0x08013d7c
 800bf30:	08013d88 	.word	0x08013d88
 800bf34:	08013d20 	.word	0x08013d20
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer,
 800bf38:	4875      	ldr	r0, [pc, #468]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bf3a:	4976      	ldr	r1, [pc, #472]	; (800c114 <mod_sendCmdGetRsp+0x52c>)
 800bf3c:	f005 fecb 	bl	8011cd6 <strstr>
 800bf40:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d038      	beq.n	800bfb8 <mod_sendCmdGetRsp+0x3d0>
						!= strstr((const char*) gu8arr_respBuffer,
								(const char*) CME_ERROR)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bf46:	4872      	ldr	r0, [pc, #456]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bf48:	213a      	movs	r1, #58	; 0x3a
 800bf4a:	f005 fe94 	bl	8011c76 <strchr>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	f107 030c 	add.w	r3, r7, #12
 800bf54:	601a      	str	r2, [r3, #0]
							':');

					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bf56:	f107 030c 	add.w	r3, r7, #12
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	210a      	movs	r1, #10
 800bf60:	f005 fe89 	bl	8011c76 <strchr>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	f000 80c3 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						lu8p_Ptr = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800bf6c:	f107 030c 	add.w	r3, r7, #12
 800bf70:	4867      	ldr	r0, [pc, #412]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bf72:	4969      	ldr	r1, [pc, #420]	; (800c118 <mod_sendCmdGetRsp+0x530>)
 800bf74:	461a      	mov	r2, r3
 800bf76:	f005 ff24 	bl	8011dc2 <strtok_r>
 800bf7a:	f8c7 0418 	str.w	r0, [r7, #1048]	; 0x418
								(const char *) ":", (char **) &lu8p_saveptr);
						lu8p_saveptr++;
 800bf7e:	f107 030c 	add.w	r3, r7, #12
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	1c5a      	adds	r2, r3, #1
 800bf86:	f107 030c 	add.w	r3, r7, #12
 800bf8a:	601a      	str	r2, [r3, #0]

						sgu16_cmeError = (uint16_t) atoi((const char *) lu8p_saveptr);
 800bf8c:	f107 030c 	add.w	r3, r7, #12
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4618      	mov	r0, r3
 800bf94:	f005 fb42 	bl	801161c <atoi>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	b29a      	uxth	r2, r3
 800bf9c:	4b5f      	ldr	r3, [pc, #380]	; (800c11c <mod_sendCmdGetRsp+0x534>)
 800bf9e:	801a      	strh	r2, [r3, #0]

						sgu8_respCount = 0;
 800bfa0:	4b5f      	ldr	r3, [pc, #380]	; (800c120 <mod_sendCmdGetRsp+0x538>)
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800bfa6:	f7f4 fa4b 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_CME_ERROR;
 800bfaa:	230b      	movs	r3, #11
 800bfac:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800bfb0:	4b5c      	ldr	r3, [pc, #368]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	701a      	strb	r2, [r3, #0]
 800bfb6:	e09c      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						!= strstr((const char*) gu8arr_respBuffer,
 800bfb8:	4855      	ldr	r0, [pc, #340]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bfba:	495b      	ldr	r1, [pc, #364]	; (800c128 <mod_sendCmdGetRsp+0x540>)
 800bfbc:	f005 fe8b 	bl	8011cd6 <strstr>
 800bfc0:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_CME_ERROR;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d038      	beq.n	800c038 <mod_sendCmdGetRsp+0x450>
						!= strstr((const char*) gu8arr_respBuffer,
								(const char*) CMS_ERROR)))
				{
					lu8p_saveptr = (uint8_t *) strchr((const char *) gu8arr_respBuffer,
 800bfc6:	4852      	ldr	r0, [pc, #328]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bfc8:	213a      	movs	r1, #58	; 0x3a
 800bfca:	f005 fe54 	bl	8011c76 <strchr>
 800bfce:	4602      	mov	r2, r0
 800bfd0:	f107 030c 	add.w	r3, r7, #12
 800bfd4:	601a      	str	r2, [r3, #0]
							':');

					if (NULL != strchr((const char *) lu8p_saveptr, '\n'))
 800bfd6:	f107 030c 	add.w	r3, r7, #12
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4618      	mov	r0, r3
 800bfde:	210a      	movs	r1, #10
 800bfe0:	f005 fe49 	bl	8011c76 <strchr>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	f000 8083 	beq.w	800c0f2 <mod_sendCmdGetRsp+0x50a>
					{
						lu8p_Ptr = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800bfec:	f107 030c 	add.w	r3, r7, #12
 800bff0:	4847      	ldr	r0, [pc, #284]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800bff2:	4949      	ldr	r1, [pc, #292]	; (800c118 <mod_sendCmdGetRsp+0x530>)
 800bff4:	461a      	mov	r2, r3
 800bff6:	f005 fee4 	bl	8011dc2 <strtok_r>
 800bffa:	f8c7 0418 	str.w	r0, [r7, #1048]	; 0x418
								(const char *) ":", (char **) &lu8p_saveptr);
						lu8p_saveptr++;
 800bffe:	f107 030c 	add.w	r3, r7, #12
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	1c5a      	adds	r2, r3, #1
 800c006:	f107 030c 	add.w	r3, r7, #12
 800c00a:	601a      	str	r2, [r3, #0]

						sgu16_cmsError = (uint16_t) atoi((const char *) lu8p_saveptr);
 800c00c:	f107 030c 	add.w	r3, r7, #12
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4618      	mov	r0, r3
 800c014:	f005 fb02 	bl	801161c <atoi>
 800c018:	4603      	mov	r3, r0
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	4b43      	ldr	r3, [pc, #268]	; (800c12c <mod_sendCmdGetRsp+0x544>)
 800c01e:	801a      	strh	r2, [r3, #0]

						sgu8_respCount = 0;
 800c020:	4b3f      	ldr	r3, [pc, #252]	; (800c120 <mod_sendCmdGetRsp+0x538>)
 800c022:	2200      	movs	r2, #0
 800c024:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800c026:	f7f4 fa0b 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_CMS_ERROR;
 800c02a:	230c      	movs	r3, #12
 800c02c:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800c030:	4b3c      	ldr	r3, [pc, #240]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800c032:	2201      	movs	r2, #1
 800c034:	701a      	strb	r2, [r3, #0]
 800c036:	e05c      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if (E_IDX_UPLOAD_FILE_CONTENT == len_ATCmdIdx)
 800c038:	1dfb      	adds	r3, r7, #7
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b1b      	cmp	r3, #27
 800c03e:	d112      	bne.n	800c066 <mod_sendCmdGetRsp+0x47e>
				{
					if ((NULL
							!= strstr((const char*) gu8arr_respBuffer,
 800c040:	4833      	ldr	r0, [pc, #204]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800c042:	2141      	movs	r1, #65	; 0x41
 800c044:	f005 fe17 	bl	8011c76 <strchr>
 800c048:	4603      	mov	r3, r0
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if (E_IDX_UPLOAD_FILE_CONTENT == len_ATCmdIdx)
				{
					if ((NULL
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d051      	beq.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
							!= strstr((const char*) gu8arr_respBuffer,
									(const char*) "A")))
					{
						sgu8_respCount = 0;
 800c04e:	4b34      	ldr	r3, [pc, #208]	; (800c120 <mod_sendCmdGetRsp+0x538>)
 800c050:	2200      	movs	r2, #0
 800c052:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800c054:	f7f4 f9f4 	bl	8000440 <tm_clearResponseTime>
						len_retStatus = E_RET_SUCCESS;
 800c058:	2300      	movs	r3, #0
 800c05a:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800c05e:	4b31      	ldr	r3, [pc, #196]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800c060:	2201      	movs	r2, #1
 800c062:	701a      	strb	r2, [r3, #0]
 800c064:	e045      	b.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
					}
				}
				else if ((NULL
						== strstr((const char*) NULL_STR,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
 800c066:	1dfb      	adds	r3, r7, #7
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	f240 42a4 	movw	r2, #1188	; 0x4a4
 800c06e:	fb02 f303 	mul.w	r3, r2, r3
 800c072:	f503 638d 	add.w	r3, r3, #1128	; 0x468
 800c076:	4a2e      	ldr	r2, [pc, #184]	; (800c130 <mod_sendCmdGetRsp+0x548>)
 800c078:	4413      	add	r3, r2
 800c07a:	3304      	adds	r3, #4
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
						== strstr((const char*) NULL_STR,
 800c07c:	482d      	ldr	r0, [pc, #180]	; (800c134 <mod_sendCmdGetRsp+0x54c>)
 800c07e:	4619      	mov	r1, r3
 800c080:	f005 fe29 	bl	8011cd6 <strstr>
 800c084:	4603      	mov	r3, r0
						tm_clearResponseTime();
						len_retStatus = E_RET_SUCCESS;
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
					}
				}
				else if ((NULL
 800c086:	2b00      	cmp	r3, #0
 800c088:	d133      	bne.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
						== strstr((const char*) NULL_STR,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
				{
					if ((NULL
							!= strstr((const char*) gu8arr_respBuffer,
									(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
 800c08a:	1dfb      	adds	r3, r7, #7
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	f240 42a4 	movw	r2, #1188	; 0x4a4
 800c092:	fb02 f303 	mul.w	r3, r2, r3
 800c096:	f503 638d 	add.w	r3, r3, #1128	; 0x468
 800c09a:	4a25      	ldr	r2, [pc, #148]	; (800c130 <mod_sendCmdGetRsp+0x548>)
 800c09c:	4413      	add	r3, r2
 800c09e:	3304      	adds	r3, #4
				else if ((NULL
						== strstr((const char*) NULL_STR,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
				{
					if ((NULL
							!= strstr((const char*) gu8arr_respBuffer,
 800c0a0:	481b      	ldr	r0, [pc, #108]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	f005 fe17 	bl	8011cd6 <strstr>
 800c0a8:	4603      	mov	r3, r0
				}
				else if ((NULL
						== strstr((const char*) NULL_STR,
								(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
				{
					if ((NULL
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d021      	beq.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
							!= strstr((const char*) gu8arr_respBuffer,
									(const char*) gcst_ATCmdTable[len_ATCmdIdx].mu8arr_errString)))
					{
						sgu8_respCount = 0;
 800c0ae:	4b1c      	ldr	r3, [pc, #112]	; (800c120 <mod_sendCmdGetRsp+0x538>)
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	701a      	strb	r2, [r3, #0]
						tm_clearResponseTime();
 800c0b4:	f7f4 f9c4 	bl	8000440 <tm_clearResponseTime>
//						tm_stopTimer();
						len_retStatus = E_RET_RSP_ERROR;
 800c0b8:	2303      	movs	r3, #3
 800c0ba:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
						sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800c0be:	4b19      	ldr	r3, [pc, #100]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	701a      	strb	r2, [r3, #0]
					tm_clearResponseTime();
					len_retStatus = E_RET_TIMEOUT_ERROR;
					sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
				}
			}
		break;
 800c0c4:	e01d      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>

				}
			}
			else
			{
				if (tm_getResponseTimeValue() == 0)
 800c0c6:	f7f4 f9af 	bl	8000428 <tm_getResponseTimeValue>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d110      	bne.n	800c0f2 <mod_sendCmdGetRsp+0x50a>
				{
					sgu8_respCount = 0;
 800c0d0:	4b13      	ldr	r3, [pc, #76]	; (800c120 <mod_sendCmdGetRsp+0x538>)
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	701a      	strb	r2, [r3, #0]
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800c0d6:	480e      	ldr	r0, [pc, #56]	; (800c110 <mod_sendCmdGetRsp+0x528>)
 800c0d8:	2100      	movs	r1, #0
 800c0da:	2240      	movs	r2, #64	; 0x40
 800c0dc:	f005 fad9 	bl	8011692 <memset>
					tm_clearResponseTime();
 800c0e0:	f7f4 f9ae 	bl	8000440 <tm_clearResponseTime>
					len_retStatus = E_RET_TIMEOUT_ERROR;
 800c0e4:	2306      	movs	r3, #6
 800c0e6:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
					sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800c0ea:	4b0e      	ldr	r3, [pc, #56]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	701a      	strb	r2, [r3, #0]
				}
			}
		break;
 800c0f0:	e007      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>
 800c0f2:	e006      	b.n	800c102 <mod_sendCmdGetRsp+0x51a>

		default:
			sen_sendCmdGetRespState = E_AT_CMD_SEND_INPROG_STATE;
 800c0f4:	4b0b      	ldr	r3, [pc, #44]	; (800c124 <mod_sendCmdGetRsp+0x53c>)
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	701a      	strb	r2, [r3, #0]
			len_retStatus = E_RET_INPROGRESS;
 800c0fa:	2304      	movs	r3, #4
 800c0fc:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
		break;
 800c100:	bf00      	nop
	}

	return len_retStatus;
 800c102:	f897 341f 	ldrb.w	r3, [r7, #1055]	; 0x41f
}
 800c106:	4618      	mov	r0, r3
 800c108:	f207 4724 	addw	r7, r7, #1060	; 0x424
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd90      	pop	{r4, r7, pc}
 800c110:	1fff4784 	.word	0x1fff4784
 800c114:	08013d94 	.word	0x08013d94
 800c118:	08013da0 	.word	0x08013da0
 800c11c:	1fff4826 	.word	0x1fff4826
 800c120:	1fff4824 	.word	0x1fff4824
 800c124:	1ffea4d9 	.word	0x1ffea4d9
 800c128:	08013da4 	.word	0x08013da4
 800c12c:	1fff4828 	.word	0x1fff4828
 800c130:	1ffea4e8 	.word	0x1ffea4e8
 800c134:	08013db0 	.word	0x08013db0

0800c138 <mod_echoOff>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_echoOff(void)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c13e:	2304      	movs	r3, #4
 800c140:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_ECHO_OFF, (uint8_t *) NEW_LINE);
 800c142:	2003      	movs	r0, #3
 800c144:	4913      	ldr	r1, [pc, #76]	; (800c194 <mod_echoOff+0x5c>)
 800c146:	f7ff fd4f 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c14a:	4603      	mov	r3, r0
 800c14c:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
 800c14e:	79fb      	ldrb	r3, [r7, #7]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d103      	bne.n	800c15c <mod_echoOff+0x24>
	{
		lsu8_retryCnt = 0;
 800c154:	4b10      	ldr	r3, [pc, #64]	; (800c198 <mod_echoOff+0x60>)
 800c156:	2200      	movs	r2, #0
 800c158:	701a      	strb	r2, [r3, #0]
 800c15a:	e016      	b.n	800c18a <mod_echoOff+0x52>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c15c:	79fb      	ldrb	r3, [r7, #7]
 800c15e:	2b04      	cmp	r3, #4
 800c160:	d013      	beq.n	800c18a <mod_echoOff+0x52>
	{
		lsu8_retryCnt++;
 800c162:	4b0d      	ldr	r3, [pc, #52]	; (800c198 <mod_echoOff+0x60>)
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	3301      	adds	r3, #1
 800c168:	b2da      	uxtb	r2, r3
 800c16a:	4b0b      	ldr	r3, [pc, #44]	; (800c198 <mod_echoOff+0x60>)
 800c16c:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c16e:	4b0a      	ldr	r3, [pc, #40]	; (800c198 <mod_echoOff+0x60>)
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	2b02      	cmp	r3, #2
 800c174:	d802      	bhi.n	800c17c <mod_echoOff+0x44>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c176:	2304      	movs	r3, #4
 800c178:	71fb      	strb	r3, [r7, #7]
 800c17a:	e006      	b.n	800c18a <mod_echoOff+0x52>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c17c:	4b06      	ldr	r3, [pc, #24]	; (800c198 <mod_echoOff+0x60>)
 800c17e:	781b      	ldrb	r3, [r3, #0]
 800c180:	2b03      	cmp	r3, #3
 800c182:	d902      	bls.n	800c18a <mod_echoOff+0x52>
		{
			lsu8_retryCnt = 0;
 800c184:	4b04      	ldr	r3, [pc, #16]	; (800c198 <mod_echoOff+0x60>)
 800c186:	2200      	movs	r2, #0
 800c188:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c18a:	79fb      	ldrb	r3, [r7, #7]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3708      	adds	r7, #8
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}
 800c194:	08013db4 	.word	0x08013db4
 800c198:	1fff4832 	.word	0x1fff4832

0800c19c <mod_setUrcPort>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_setUrcPort(void)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b084      	sub	sp, #16
 800c1a0:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c1a2:	2304      	movs	r3, #4
 800c1a4:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[10] = "\"usbat\"\r\n";
 800c1a6:	4a17      	ldr	r2, [pc, #92]	; (800c204 <mod_setUrcPort+0x68>)
 800c1a8:	1d3b      	adds	r3, r7, #4
 800c1aa:	ca07      	ldmia	r2, {r0, r1, r2}
 800c1ac:	c303      	stmia	r3!, {r0, r1}
 800c1ae:	801a      	strh	r2, [r3, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_SET_URC_PRT, lu8arr_param);
 800c1b0:	1d3b      	adds	r3, r7, #4
 800c1b2:	2002      	movs	r0, #2
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	f7ff fd17 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c1be:	7bfb      	ldrb	r3, [r7, #15]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d103      	bne.n	800c1cc <mod_setUrcPort+0x30>
	{
		lsu8_retryCnt = 0;
 800c1c4:	4b10      	ldr	r3, [pc, #64]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	701a      	strb	r2, [r3, #0]
 800c1ca:	e016      	b.n	800c1fa <mod_setUrcPort+0x5e>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c1cc:	7bfb      	ldrb	r3, [r7, #15]
 800c1ce:	2b04      	cmp	r3, #4
 800c1d0:	d013      	beq.n	800c1fa <mod_setUrcPort+0x5e>
	{
		lsu8_retryCnt++;
 800c1d2:	4b0d      	ldr	r3, [pc, #52]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	3301      	adds	r3, #1
 800c1d8:	b2da      	uxtb	r2, r3
 800c1da:	4b0b      	ldr	r3, [pc, #44]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1dc:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c1de:	4b0a      	ldr	r3, [pc, #40]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	2b02      	cmp	r3, #2
 800c1e4:	d802      	bhi.n	800c1ec <mod_setUrcPort+0x50>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c1e6:	2304      	movs	r3, #4
 800c1e8:	73fb      	strb	r3, [r7, #15]
 800c1ea:	e006      	b.n	800c1fa <mod_setUrcPort+0x5e>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c1ec:	4b06      	ldr	r3, [pc, #24]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	2b03      	cmp	r3, #3
 800c1f2:	d902      	bls.n	800c1fa <mod_setUrcPort+0x5e>
		{
			lsu8_retryCnt = 0;
 800c1f4:	4b04      	ldr	r3, [pc, #16]	; (800c208 <mod_setUrcPort+0x6c>)
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3710      	adds	r7, #16
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}
 800c204:	08013db8 	.word	0x08013db8
 800c208:	1fff4833 	.word	0x1fff4833

0800c20c <mod_setFlowCtrl>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_setFlowCtrl(void)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c212:	2304      	movs	r3, #4
 800c214:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[10] = "0,0\r\n";	//0,0 ---> none, none
 800c216:	4a1a      	ldr	r2, [pc, #104]	; (800c280 <mod_setFlowCtrl+0x74>)
 800c218:	1d3b      	adds	r3, r7, #4
 800c21a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c21e:	6018      	str	r0, [r3, #0]
 800c220:	3304      	adds	r3, #4
 800c222:	8019      	strh	r1, [r3, #0]
 800c224:	2300      	movs	r3, #0
 800c226:	817b      	strh	r3, [r7, #10]
 800c228:	2300      	movs	r3, #0
 800c22a:	81bb      	strh	r3, [r7, #12]
	//uint8_t lu8arr_param[10] = "2,2\r\n";	//0,0 ---> RTS, CTS

	len_retStatus = mod_sendCmdGetRsp(E_IDX_HW_FLWCTRL, lu8arr_param);
 800c22c:	1d3b      	adds	r3, r7, #4
 800c22e:	2004      	movs	r0, #4
 800c230:	4619      	mov	r1, r3
 800c232:	f7ff fcd9 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c236:	4603      	mov	r3, r0
 800c238:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c23a:	7bfb      	ldrb	r3, [r7, #15]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d103      	bne.n	800c248 <mod_setFlowCtrl+0x3c>
	{
		lsu8_retryCnt = 0;
 800c240:	4b10      	ldr	r3, [pc, #64]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c242:	2200      	movs	r2, #0
 800c244:	701a      	strb	r2, [r3, #0]
 800c246:	e016      	b.n	800c276 <mod_setFlowCtrl+0x6a>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c248:	7bfb      	ldrb	r3, [r7, #15]
 800c24a:	2b04      	cmp	r3, #4
 800c24c:	d013      	beq.n	800c276 <mod_setFlowCtrl+0x6a>
	{
		lsu8_retryCnt++;
 800c24e:	4b0d      	ldr	r3, [pc, #52]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	3301      	adds	r3, #1
 800c254:	b2da      	uxtb	r2, r3
 800c256:	4b0b      	ldr	r3, [pc, #44]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c258:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c25a:	4b0a      	ldr	r3, [pc, #40]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	2b02      	cmp	r3, #2
 800c260:	d802      	bhi.n	800c268 <mod_setFlowCtrl+0x5c>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c262:	2304      	movs	r3, #4
 800c264:	73fb      	strb	r3, [r7, #15]
 800c266:	e006      	b.n	800c276 <mod_setFlowCtrl+0x6a>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c268:	4b06      	ldr	r3, [pc, #24]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	2b03      	cmp	r3, #3
 800c26e:	d902      	bls.n	800c276 <mod_setFlowCtrl+0x6a>
		{
			lsu8_retryCnt = 0;
 800c270:	4b04      	ldr	r3, [pc, #16]	; (800c284 <mod_setFlowCtrl+0x78>)
 800c272:	2200      	movs	r2, #0
 800c274:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c276:	7bfb      	ldrb	r3, [r7, #15]
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3710      	adds	r7, #16
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}
 800c280:	08013dc4 	.word	0x08013dc4
 800c284:	1fff4834 	.word	0x1fff4834

0800c288 <mod_extractModInfo>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractModInfo(void)
{
 800c288:	b5b0      	push	{r4, r5, r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c28e:	2304      	movs	r3, #4
 800c290:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_temp = NULL;
 800c292:	2300      	movs	r3, #0
 800c294:	60bb      	str	r3, [r7, #8]
	uint8_t *lu8p_saveptr = NULL;
 800c296:	2300      	movs	r3, #0
 800c298:	607b      	str	r3, [r7, #4]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_FEATCH_MOD_INFO, (uint8_t *) NEW_LINE);
 800c29a:	2005      	movs	r0, #5
 800c29c:	4927      	ldr	r1, [pc, #156]	; (800c33c <mod_extractModInfo+0xb4>)
 800c29e:	f7ff fca3 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c2a6:	7bfb      	ldrb	r3, [r7, #15]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d12b      	bne.n	800c304 <mod_extractModInfo+0x7c>
	{
		lsu8_retryCnt = 0;
 800c2ac:	4b24      	ldr	r3, [pc, #144]	; (800c340 <mod_extractModInfo+0xb8>)
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	701a      	strb	r2, [r3, #0]
		if ((NULL != strstr((const char*) gu8arr_respBuffer, (const char*) PRODCUT_NAME)))
 800c2b2:	4824      	ldr	r0, [pc, #144]	; (800c344 <mod_extractModInfo+0xbc>)
 800c2b4:	4924      	ldr	r1, [pc, #144]	; (800c348 <mod_extractModInfo+0xc0>)
 800c2b6:	f005 fd0e 	bl	8011cd6 <strstr>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d01e      	beq.n	800c2fe <mod_extractModInfo+0x76>
		{
			lu8p_temp = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800c2c0:	1d3b      	adds	r3, r7, #4
 800c2c2:	4820      	ldr	r0, [pc, #128]	; (800c344 <mod_extractModInfo+0xbc>)
 800c2c4:	4921      	ldr	r1, [pc, #132]	; (800c34c <mod_extractModInfo+0xc4>)
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	f005 fd7b 	bl	8011dc2 <strtok_r>
 800c2cc:	60b8      	str	r0, [r7, #8]
					(const char *) ":", (char **) &lu8p_saveptr);
			lu8p_saveptr++;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	607b      	str	r3, [r7, #4]
			if (NULL != lu8p_temp)
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d00e      	beq.n	800c2f8 <mod_extractModInfo+0x70>
			{
				memcpy(gu8arr_productRevision, lu8p_saveptr, PRO_REVISION_SIZE);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	4a1c      	ldr	r2, [pc, #112]	; (800c350 <mod_extractModInfo+0xc8>)
 800c2de:	4614      	mov	r4, r2
 800c2e0:	461d      	mov	r5, r3
 800c2e2:	6828      	ldr	r0, [r5, #0]
 800c2e4:	6869      	ldr	r1, [r5, #4]
 800c2e6:	68aa      	ldr	r2, [r5, #8]
 800c2e8:	68eb      	ldr	r3, [r5, #12]
 800c2ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2ec:	8a2b      	ldrh	r3, [r5, #16]
 800c2ee:	7caa      	ldrb	r2, [r5, #18]
 800c2f0:	8023      	strh	r3, [r4, #0]
 800c2f2:	4613      	mov	r3, r2
 800c2f4:	70a3      	strb	r3, [r4, #2]
 800c2f6:	e01c      	b.n	800c332 <mod_extractModInfo+0xaa>
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800c2f8:	2302      	movs	r3, #2
 800c2fa:	73fb      	strb	r3, [r7, #15]
 800c2fc:	e019      	b.n	800c332 <mod_extractModInfo+0xaa>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c2fe:	2302      	movs	r3, #2
 800c300:	73fb      	strb	r3, [r7, #15]
 800c302:	e016      	b.n	800c332 <mod_extractModInfo+0xaa>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c304:	7bfb      	ldrb	r3, [r7, #15]
 800c306:	2b04      	cmp	r3, #4
 800c308:	d013      	beq.n	800c332 <mod_extractModInfo+0xaa>
	{
		lsu8_retryCnt++;
 800c30a:	4b0d      	ldr	r3, [pc, #52]	; (800c340 <mod_extractModInfo+0xb8>)
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	3301      	adds	r3, #1
 800c310:	b2da      	uxtb	r2, r3
 800c312:	4b0b      	ldr	r3, [pc, #44]	; (800c340 <mod_extractModInfo+0xb8>)
 800c314:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c316:	4b0a      	ldr	r3, [pc, #40]	; (800c340 <mod_extractModInfo+0xb8>)
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	2b02      	cmp	r3, #2
 800c31c:	d802      	bhi.n	800c324 <mod_extractModInfo+0x9c>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c31e:	2304      	movs	r3, #4
 800c320:	73fb      	strb	r3, [r7, #15]
 800c322:	e006      	b.n	800c332 <mod_extractModInfo+0xaa>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c324:	4b06      	ldr	r3, [pc, #24]	; (800c340 <mod_extractModInfo+0xb8>)
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	2b03      	cmp	r3, #3
 800c32a:	d902      	bls.n	800c332 <mod_extractModInfo+0xaa>
		{
			lsu8_retryCnt = 0;
 800c32c:	4b04      	ldr	r3, [pc, #16]	; (800c340 <mod_extractModInfo+0xb8>)
 800c32e:	2200      	movs	r2, #0
 800c330:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c332:	7bfb      	ldrb	r3, [r7, #15]
}
 800c334:	4618      	mov	r0, r3
 800c336:	3710      	adds	r7, #16
 800c338:	46bd      	mov	sp, r7
 800c33a:	bdb0      	pop	{r4, r5, r7, pc}
 800c33c:	08013db4 	.word	0x08013db4
 800c340:	1fff4835 	.word	0x1fff4835
 800c344:	1fff4784 	.word	0x1fff4784
 800c348:	08013dd0 	.word	0x08013dd0
 800c34c:	08013da0 	.word	0x08013da0
 800c350:	1fff47c4 	.word	0x1fff47c4

0800c354 <mod_enableSimDetection>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_enableSimDetection(void)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c35a:	2304      	movs	r3, #4
 800c35c:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[10] = "1,0\r\n";
 800c35e:	4a1a      	ldr	r2, [pc, #104]	; (800c3c8 <mod_enableSimDetection+0x74>)
 800c360:	1d3b      	adds	r3, r7, #4
 800c362:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c366:	6018      	str	r0, [r3, #0]
 800c368:	3304      	adds	r3, #4
 800c36a:	8019      	strh	r1, [r3, #0]
 800c36c:	2300      	movs	r3, #0
 800c36e:	817b      	strh	r3, [r7, #10]
 800c370:	2300      	movs	r3, #0
 800c372:	81bb      	strh	r3, [r7, #12]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_ENABLE_SIM_DETECTION, lu8arr_param);
 800c374:	1d3b      	adds	r3, r7, #4
 800c376:	2006      	movs	r0, #6
 800c378:	4619      	mov	r1, r3
 800c37a:	f7ff fc35 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c37e:	4603      	mov	r3, r0
 800c380:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c382:	7bfb      	ldrb	r3, [r7, #15]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d103      	bne.n	800c390 <mod_enableSimDetection+0x3c>
	{
		lsu8_retryCnt = 0;
 800c388:	4b10      	ldr	r3, [pc, #64]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	701a      	strb	r2, [r3, #0]
 800c38e:	e016      	b.n	800c3be <mod_enableSimDetection+0x6a>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c390:	7bfb      	ldrb	r3, [r7, #15]
 800c392:	2b04      	cmp	r3, #4
 800c394:	d013      	beq.n	800c3be <mod_enableSimDetection+0x6a>
	{
		lsu8_retryCnt++;
 800c396:	4b0d      	ldr	r3, [pc, #52]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c398:	781b      	ldrb	r3, [r3, #0]
 800c39a:	3301      	adds	r3, #1
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	4b0b      	ldr	r3, [pc, #44]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c3a0:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c3a2:	4b0a      	ldr	r3, [pc, #40]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c3a4:	781b      	ldrb	r3, [r3, #0]
 800c3a6:	2b02      	cmp	r3, #2
 800c3a8:	d802      	bhi.n	800c3b0 <mod_enableSimDetection+0x5c>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c3aa:	2304      	movs	r3, #4
 800c3ac:	73fb      	strb	r3, [r7, #15]
 800c3ae:	e006      	b.n	800c3be <mod_enableSimDetection+0x6a>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c3b0:	4b06      	ldr	r3, [pc, #24]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	2b03      	cmp	r3, #3
 800c3b6:	d902      	bls.n	800c3be <mod_enableSimDetection+0x6a>
		{
			lsu8_retryCnt = 0;
 800c3b8:	4b04      	ldr	r3, [pc, #16]	; (800c3cc <mod_enableSimDetection+0x78>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c3be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	3710      	adds	r7, #16
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}
 800c3c8:	08013ddc 	.word	0x08013ddc
 800c3cc:	1fff4836 	.word	0x1fff4836

0800c3d0 <mod_enableSimStatusReport>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_enableSimStatusReport(void)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c3d6:	2304      	movs	r3, #4
 800c3d8:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[10] = "1\r\n";
 800c3da:	4b18      	ldr	r3, [pc, #96]	; (800c43c <mod_enableSimStatusReport+0x6c>)
 800c3dc:	607b      	str	r3, [r7, #4]
 800c3de:	2300      	movs	r3, #0
 800c3e0:	60bb      	str	r3, [r7, #8]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	81bb      	strh	r3, [r7, #12]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_ENABLE_SIM_STATUS, lu8arr_param);
 800c3e6:	1d3b      	adds	r3, r7, #4
 800c3e8:	2007      	movs	r0, #7
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	f7ff fbfc 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c3f4:	7bfb      	ldrb	r3, [r7, #15]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d103      	bne.n	800c402 <mod_enableSimStatusReport+0x32>
	{
		lsu8_retryCnt = 0;
 800c3fa:	4b11      	ldr	r3, [pc, #68]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	701a      	strb	r2, [r3, #0]
 800c400:	e016      	b.n	800c430 <mod_enableSimStatusReport+0x60>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c402:	7bfb      	ldrb	r3, [r7, #15]
 800c404:	2b04      	cmp	r3, #4
 800c406:	d013      	beq.n	800c430 <mod_enableSimStatusReport+0x60>
	{
		lsu8_retryCnt++;
 800c408:	4b0d      	ldr	r3, [pc, #52]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	3301      	adds	r3, #1
 800c40e:	b2da      	uxtb	r2, r3
 800c410:	4b0b      	ldr	r3, [pc, #44]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c412:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c414:	4b0a      	ldr	r3, [pc, #40]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	2b02      	cmp	r3, #2
 800c41a:	d802      	bhi.n	800c422 <mod_enableSimStatusReport+0x52>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c41c:	2304      	movs	r3, #4
 800c41e:	73fb      	strb	r3, [r7, #15]
 800c420:	e006      	b.n	800c430 <mod_enableSimStatusReport+0x60>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c422:	4b07      	ldr	r3, [pc, #28]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c424:	781b      	ldrb	r3, [r3, #0]
 800c426:	2b03      	cmp	r3, #3
 800c428:	d902      	bls.n	800c430 <mod_enableSimStatusReport+0x60>
		{
			lsu8_retryCnt = 0;
 800c42a:	4b05      	ldr	r3, [pc, #20]	; (800c440 <mod_enableSimStatusReport+0x70>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c430:	7bfb      	ldrb	r3, [r7, #15]
}
 800c432:	4618      	mov	r0, r3
 800c434:	3710      	adds	r7, #16
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	000a0d31 	.word	0x000a0d31
 800c440:	1fff4837 	.word	0x1fff4837

0800c444 <mod_checkSimStatus>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_checkSimStatus(void)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c44a:	2304      	movs	r3, #4
 800c44c:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_temp = NULL;
 800c44e:	2300      	movs	r3, #0
 800c450:	60bb      	str	r3, [r7, #8]
	uint8_t *lu8p_saveptr = NULL;
 800c452:	2300      	movs	r3, #0
 800c454:	607b      	str	r3, [r7, #4]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_CHECK_SIM_STATUS, (uint8_t *) NEW_LINE);
 800c456:	2008      	movs	r0, #8
 800c458:	4933      	ldr	r1, [pc, #204]	; (800c528 <mod_checkSimStatus+0xe4>)
 800c45a:	f7ff fbc5 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c45e:	4603      	mov	r3, r0
 800c460:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c462:	7bfb      	ldrb	r3, [r7, #15]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d143      	bne.n	800c4f0 <mod_checkSimStatus+0xac>
	{
		lsu8_retryCnt = 0;
 800c468:	4b30      	ldr	r3, [pc, #192]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c46a:	2200      	movs	r2, #0
 800c46c:	701a      	strb	r2, [r3, #0]
		if ((NULL
				!= strstr((const char*) gu8arr_respBuffer,
 800c46e:	4830      	ldr	r0, [pc, #192]	; (800c530 <mod_checkSimStatus+0xec>)
 800c470:	4930      	ldr	r1, [pc, #192]	; (800c534 <mod_checkSimStatus+0xf0>)
 800c472:	f005 fc30 	bl	8011cd6 <strstr>
 800c476:	4603      	mov	r3, r0

	len_retStatus = mod_sendCmdGetRsp(E_IDX_CHECK_SIM_STATUS, (uint8_t *) NEW_LINE);
	if (E_RET_SUCCESS == len_retStatus)
	{
		lsu8_retryCnt = 0;
		if ((NULL
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d036      	beq.n	800c4ea <mod_checkSimStatus+0xa6>
				!= strstr((const char*) gu8arr_respBuffer,
						(const char*) gcst_ATCmdTable[E_IDX_CHECK_SIM_STATUS].mu8arr_otherRspString)))
		{
			lu8p_temp = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800c47c:	1d3b      	adds	r3, r7, #4
 800c47e:	482c      	ldr	r0, [pc, #176]	; (800c530 <mod_checkSimStatus+0xec>)
 800c480:	492d      	ldr	r1, [pc, #180]	; (800c538 <mod_checkSimStatus+0xf4>)
 800c482:	461a      	mov	r2, r3
 800c484:	f005 fc9d 	bl	8011dc2 <strtok_r>
 800c488:	60b8      	str	r0, [r7, #8]
					(const char *) ":", (char **) &lu8p_saveptr);
			if (NULL != lu8p_temp)
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d029      	beq.n	800c4e4 <mod_checkSimStatus+0xa0>
			{
				lu8p_temp = (uint8_t *) strchr((const char*) lu8p_saveptr, ',');
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	4618      	mov	r0, r3
 800c494:	212c      	movs	r1, #44	; 0x2c
 800c496:	f005 fbee 	bl	8011c76 <strchr>
 800c49a:	60b8      	str	r0, [r7, #8]
				if (NULL != lu8p_temp)
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d01d      	beq.n	800c4de <mod_checkSimStatus+0x9a>
				{
					lu8p_temp = (uint8_t *) strtok_r(NULL, (const char *) ",",
 800c4a2:	1d3b      	adds	r3, r7, #4
 800c4a4:	2000      	movs	r0, #0
 800c4a6:	4925      	ldr	r1, [pc, #148]	; (800c53c <mod_checkSimStatus+0xf8>)
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	f005 fc8a 	bl	8011dc2 <strtok_r>
 800c4ae:	60b8      	str	r0, [r7, #8]
							(char **) &lu8p_saveptr);

					gst_deviceStatus.mb_isSimInserted = (uint8_t) atoi(
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f005 f8b2 	bl	801161c <atoi>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	b2db      	uxtb	r3, r3
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	bf14      	ite	ne
 800c4c0:	2301      	movne	r3, #1
 800c4c2:	2300      	moveq	r3, #0
 800c4c4:	b2da      	uxtb	r2, r3
 800c4c6:	4b1e      	ldr	r3, [pc, #120]	; (800c540 <mod_checkSimStatus+0xfc>)
 800c4c8:	705a      	strb	r2, [r3, #1]
							(const char*) lu8p_saveptr);

					if (true == gst_deviceStatus.mb_isSimInserted)
 800c4ca:	4b1d      	ldr	r3, [pc, #116]	; (800c540 <mod_checkSimStatus+0xfc>)
 800c4cc:	785b      	ldrb	r3, [r3, #1]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d002      	beq.n	800c4d8 <mod_checkSimStatus+0x94>
					{
						len_retStatus = E_RET_SUCCESS;
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	73fb      	strb	r3, [r7, #15]
 800c4d6:	e022      	b.n	800c51e <mod_checkSimStatus+0xda>
					}
					else
					{
						len_retStatus = E_RET_INPROGRESS;
 800c4d8:	2304      	movs	r3, #4
 800c4da:	73fb      	strb	r3, [r7, #15]
 800c4dc:	e01f      	b.n	800c51e <mod_checkSimStatus+0xda>
					}
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800c4de:	2302      	movs	r3, #2
 800c4e0:	73fb      	strb	r3, [r7, #15]
 800c4e2:	e01c      	b.n	800c51e <mod_checkSimStatus+0xda>
				}
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	73fb      	strb	r3, [r7, #15]
 800c4e8:	e019      	b.n	800c51e <mod_checkSimStatus+0xda>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c4ea:	2302      	movs	r3, #2
 800c4ec:	73fb      	strb	r3, [r7, #15]
 800c4ee:	e016      	b.n	800c51e <mod_checkSimStatus+0xda>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c4f0:	7bfb      	ldrb	r3, [r7, #15]
 800c4f2:	2b04      	cmp	r3, #4
 800c4f4:	d013      	beq.n	800c51e <mod_checkSimStatus+0xda>
	{
		lsu8_retryCnt++;
 800c4f6:	4b0d      	ldr	r3, [pc, #52]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	b2da      	uxtb	r2, r3
 800c4fe:	4b0b      	ldr	r3, [pc, #44]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c500:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c502:	4b0a      	ldr	r3, [pc, #40]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b02      	cmp	r3, #2
 800c508:	d802      	bhi.n	800c510 <mod_checkSimStatus+0xcc>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c50a:	2304      	movs	r3, #4
 800c50c:	73fb      	strb	r3, [r7, #15]
 800c50e:	e006      	b.n	800c51e <mod_checkSimStatus+0xda>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c510:	4b06      	ldr	r3, [pc, #24]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	2b03      	cmp	r3, #3
 800c516:	d902      	bls.n	800c51e <mod_checkSimStatus+0xda>
		{
			lsu8_retryCnt = 0;
 800c518:	4b04      	ldr	r3, [pc, #16]	; (800c52c <mod_checkSimStatus+0xe8>)
 800c51a:	2200      	movs	r2, #0
 800c51c:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3710      	adds	r7, #16
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}
 800c528:	08013db4 	.word	0x08013db4
 800c52c:	1fff4838 	.word	0x1fff4838
 800c530:	1fff4784 	.word	0x1fff4784
 800c534:	1ffece42 	.word	0x1ffece42
 800c538:	08013da0 	.word	0x08013da0
 800c53c:	08013de8 	.word	0x08013de8
 800c540:	1ffea4dc 	.word	0x1ffea4dc

0800c544 <mod_cpinCheck>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_cpinCheck(void)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c54a:	2304      	movs	r3, #4
 800c54c:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800c54e:	2300      	movs	r3, #0
 800c550:	603b      	str	r3, [r7, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_CPIN_CHECK, (uint8_t *) NEW_LINE);
 800c552:	2009      	movs	r0, #9
 800c554:	491a      	ldr	r1, [pc, #104]	; (800c5c0 <mod_cpinCheck+0x7c>)
 800c556:	f7ff fb47 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c55a:	4603      	mov	r3, r0
 800c55c:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
 800c55e:	79fb      	ldrb	r3, [r7, #7]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d110      	bne.n	800c586 <mod_cpinCheck+0x42>
	{
		lsu8_retryCnt = 0;
 800c564:	4b17      	ldr	r3, [pc, #92]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c566:	2200      	movs	r2, #0
 800c568:	701a      	strb	r2, [r3, #0]
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "READY");
 800c56a:	4817      	ldr	r0, [pc, #92]	; (800c5c8 <mod_cpinCheck+0x84>)
 800c56c:	4917      	ldr	r1, [pc, #92]	; (800c5cc <mod_cpinCheck+0x88>)
 800c56e:	f005 fbb2 	bl	8011cd6 <strstr>
 800c572:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d002      	beq.n	800c580 <mod_cpinCheck+0x3c>
		{
			len_retStatus = E_RET_SUCCESS;
 800c57a:	2300      	movs	r3, #0
 800c57c:	71fb      	strb	r3, [r7, #7]
 800c57e:	e019      	b.n	800c5b4 <mod_cpinCheck+0x70>
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c580:	2302      	movs	r3, #2
 800c582:	71fb      	strb	r3, [r7, #7]
 800c584:	e016      	b.n	800c5b4 <mod_cpinCheck+0x70>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c586:	79fb      	ldrb	r3, [r7, #7]
 800c588:	2b04      	cmp	r3, #4
 800c58a:	d013      	beq.n	800c5b4 <mod_cpinCheck+0x70>
	{
		lsu8_retryCnt++;
 800c58c:	4b0d      	ldr	r3, [pc, #52]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	3301      	adds	r3, #1
 800c592:	b2da      	uxtb	r2, r3
 800c594:	4b0b      	ldr	r3, [pc, #44]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c596:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c598:	4b0a      	ldr	r3, [pc, #40]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c59a:	781b      	ldrb	r3, [r3, #0]
 800c59c:	2b02      	cmp	r3, #2
 800c59e:	d802      	bhi.n	800c5a6 <mod_cpinCheck+0x62>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c5a0:	2304      	movs	r3, #4
 800c5a2:	71fb      	strb	r3, [r7, #7]
 800c5a4:	e006      	b.n	800c5b4 <mod_cpinCheck+0x70>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c5a6:	4b07      	ldr	r3, [pc, #28]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	2b03      	cmp	r3, #3
 800c5ac:	d902      	bls.n	800c5b4 <mod_cpinCheck+0x70>
		{
			lsu8_retryCnt = 0;
 800c5ae:	4b05      	ldr	r3, [pc, #20]	; (800c5c4 <mod_cpinCheck+0x80>)
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c5b4:	79fb      	ldrb	r3, [r7, #7]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	08013db4 	.word	0x08013db4
 800c5c4:	1fff4839 	.word	0x1fff4839
 800c5c8:	1fff4784 	.word	0x1fff4784
 800c5cc:	08013dec 	.word	0x08013dec

0800c5d0 <mod_extractIMEI>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractIMEI(void)
{
 800c5d0:	b590      	push	{r4, r7, lr}
 800c5d2:	b087      	sub	sp, #28
 800c5d4:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c5d6:	2304      	movs	r3, #4
 800c5d8:	75fb      	strb	r3, [r7, #23]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8_index = 0;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	75bb      	strb	r3, [r7, #22]
	uint8_t lu8ar_TempIMEI[IMEI_SIZE] = { 0 };
 800c5de:	1d3b      	adds	r3, r7, #4
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	601a      	str	r2, [r3, #0]
 800c5e4:	3304      	adds	r3, #4
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	601a      	str	r2, [r3, #0]
 800c5ea:	3304      	adds	r3, #4
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	601a      	str	r2, [r3, #0]
 800c5f0:	3304      	adds	r3, #4
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	801a      	strh	r2, [r3, #0]
 800c5f6:	3302      	adds	r3, #2
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	701a      	strb	r2, [r3, #0]
 800c5fc:	3301      	adds	r3, #1

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_IMEI, (uint8_t *) NEW_LINE);
 800c5fe:	200a      	movs	r0, #10
 800c600:	492c      	ldr	r1, [pc, #176]	; (800c6b4 <mod_extractIMEI+0xe4>)
 800c602:	f7ff faf1 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c606:	4603      	mov	r3, r0
 800c608:	75fb      	strb	r3, [r7, #23]
	if (E_RET_SUCCESS == len_retStatus)
 800c60a:	7dfb      	ldrb	r3, [r7, #23]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d134      	bne.n	800c67a <mod_extractIMEI+0xaa>
	{
		lsu8_retryCnt = 0;
 800c610:	4b29      	ldr	r3, [pc, #164]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c612:	2200      	movs	r2, #0
 800c614:	701a      	strb	r2, [r3, #0]
		memcpy((char *) &lu8ar_TempIMEI[0], (const char *) &gu8arr_respBuffer[2],
 800c616:	1d3b      	adds	r3, r7, #4
 800c618:	4618      	mov	r0, r3
 800c61a:	4928      	ldr	r1, [pc, #160]	; (800c6bc <mod_extractIMEI+0xec>)
 800c61c:	220f      	movs	r2, #15
 800c61e:	f005 f82d 	bl	801167c <memcpy>
		IMEI_SIZE);
		for (lu8_index = 0; lu8_index < IMEI_SIZE; lu8_index++)
 800c622:	2300      	movs	r3, #0
 800c624:	75bb      	strb	r3, [r7, #22]
 800c626:	e015      	b.n	800c654 <mod_extractIMEI+0x84>
		{
			if (!('0' <= lu8ar_TempIMEI[lu8_index] && '9' >= lu8ar_TempIMEI[lu8_index]))
 800c628:	7dbb      	ldrb	r3, [r7, #22]
 800c62a:	f107 0218 	add.w	r2, r7, #24
 800c62e:	4413      	add	r3, r2
 800c630:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800c634:	2b2f      	cmp	r3, #47	; 0x2f
 800c636:	d907      	bls.n	800c648 <mod_extractIMEI+0x78>
 800c638:	7dbb      	ldrb	r3, [r7, #22]
 800c63a:	f107 0218 	add.w	r2, r7, #24
 800c63e:	4413      	add	r3, r2
 800c640:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800c644:	2b39      	cmp	r3, #57	; 0x39
 800c646:	d902      	bls.n	800c64e <mod_extractIMEI+0x7e>
			{
				len_retStatus = E_RET_FAILED;
 800c648:	2302      	movs	r3, #2
 800c64a:	75fb      	strb	r3, [r7, #23]
				break;
 800c64c:	e005      	b.n	800c65a <mod_extractIMEI+0x8a>
	if (E_RET_SUCCESS == len_retStatus)
	{
		lsu8_retryCnt = 0;
		memcpy((char *) &lu8ar_TempIMEI[0], (const char *) &gu8arr_respBuffer[2],
		IMEI_SIZE);
		for (lu8_index = 0; lu8_index < IMEI_SIZE; lu8_index++)
 800c64e:	7dbb      	ldrb	r3, [r7, #22]
 800c650:	3301      	adds	r3, #1
 800c652:	75bb      	strb	r3, [r7, #22]
 800c654:	7dbb      	ldrb	r3, [r7, #22]
 800c656:	2b0e      	cmp	r3, #14
 800c658:	d9e6      	bls.n	800c628 <mod_extractIMEI+0x58>
			{
				len_retStatus = E_RET_FAILED;
				break;
			}
		}
		if (lu8_index >= IMEI_SIZE)
 800c65a:	7dbb      	ldrb	r3, [r7, #22]
 800c65c:	2b0e      	cmp	r3, #14
 800c65e:	d923      	bls.n	800c6a8 <mod_extractIMEI+0xd8>
		{
			memcpy((char *) &gu8arr_IMEINum, (const char *) &gu8arr_respBuffer[2],
 800c660:	4b17      	ldr	r3, [pc, #92]	; (800c6c0 <mod_extractIMEI+0xf0>)
 800c662:	4a18      	ldr	r2, [pc, #96]	; (800c6c4 <mod_extractIMEI+0xf4>)
 800c664:	1c94      	adds	r4, r2, #2
 800c666:	6820      	ldr	r0, [r4, #0]
 800c668:	6861      	ldr	r1, [r4, #4]
 800c66a:	68a2      	ldr	r2, [r4, #8]
 800c66c:	c307      	stmia	r3!, {r0, r1, r2}
 800c66e:	89a2      	ldrh	r2, [r4, #12]
 800c670:	7ba1      	ldrb	r1, [r4, #14]
 800c672:	801a      	strh	r2, [r3, #0]
 800c674:	460a      	mov	r2, r1
 800c676:	709a      	strb	r2, [r3, #2]
 800c678:	e016      	b.n	800c6a8 <mod_extractIMEI+0xd8>
			IMEI_SIZE);	//\r\n skipped
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c67a:	7dfb      	ldrb	r3, [r7, #23]
 800c67c:	2b04      	cmp	r3, #4
 800c67e:	d013      	beq.n	800c6a8 <mod_extractIMEI+0xd8>
	{
		lsu8_retryCnt++;
 800c680:	4b0d      	ldr	r3, [pc, #52]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	3301      	adds	r3, #1
 800c686:	b2da      	uxtb	r2, r3
 800c688:	4b0b      	ldr	r3, [pc, #44]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c68a:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c68c:	4b0a      	ldr	r3, [pc, #40]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	2b02      	cmp	r3, #2
 800c692:	d802      	bhi.n	800c69a <mod_extractIMEI+0xca>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c694:	2304      	movs	r3, #4
 800c696:	75fb      	strb	r3, [r7, #23]
 800c698:	e006      	b.n	800c6a8 <mod_extractIMEI+0xd8>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c69a:	4b07      	ldr	r3, [pc, #28]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	2b03      	cmp	r3, #3
 800c6a0:	d902      	bls.n	800c6a8 <mod_extractIMEI+0xd8>
		{
			lsu8_retryCnt = 0;
 800c6a2:	4b05      	ldr	r3, [pc, #20]	; (800c6b8 <mod_extractIMEI+0xe8>)
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c6a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	371c      	adds	r7, #28
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd90      	pop	{r4, r7, pc}
 800c6b2:	bf00      	nop
 800c6b4:	08013db4 	.word	0x08013db4
 800c6b8:	1fff483a 	.word	0x1fff483a
 800c6bc:	1fff4786 	.word	0x1fff4786
 800c6c0:	1fff47d8 	.word	0x1fff47d8
 800c6c4:	1fff4784 	.word	0x1fff4784

0800c6c8 <mod_extractCCID>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractCCID(void)
{
 800c6c8:	b5b0      	push	{r4, r5, r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c6ce:	2304      	movs	r3, #4
 800c6d0:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_temp = NULL;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	60bb      	str	r3, [r7, #8]
	uint8_t *lu8p_saveptr = NULL;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	607b      	str	r3, [r7, #4]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_CCID, (uint8_t *) NEW_LINE);
 800c6da:	200b      	movs	r0, #11
 800c6dc:	4927      	ldr	r1, [pc, #156]	; (800c77c <mod_extractCCID+0xb4>)
 800c6de:	f7ff fa83 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c6e6:	7bfb      	ldrb	r3, [r7, #15]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d12a      	bne.n	800c742 <mod_extractCCID+0x7a>
	{
		if ((NULL
				!= strstr((const char*) gu8arr_respBuffer,
 800c6ec:	4824      	ldr	r0, [pc, #144]	; (800c780 <mod_extractCCID+0xb8>)
 800c6ee:	4925      	ldr	r1, [pc, #148]	; (800c784 <mod_extractCCID+0xbc>)
 800c6f0:	f005 faf1 	bl	8011cd6 <strstr>
 800c6f4:	4603      	mov	r3, r0
	uint8_t *lu8p_saveptr = NULL;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_CCID, (uint8_t *) NEW_LINE);
	if (E_RET_SUCCESS == len_retStatus)
	{
		if ((NULL
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d020      	beq.n	800c73c <mod_extractCCID+0x74>
				!= strstr((const char*) gu8arr_respBuffer,
						(const char*) gcst_ATCmdTable[E_IDX_GET_CCID].mu8arr_otherRspString)))
		{
			lu8p_temp = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800c6fa:	1d3b      	adds	r3, r7, #4
 800c6fc:	4820      	ldr	r0, [pc, #128]	; (800c780 <mod_extractCCID+0xb8>)
 800c6fe:	4922      	ldr	r1, [pc, #136]	; (800c788 <mod_extractCCID+0xc0>)
 800c700:	461a      	mov	r2, r3
 800c702:	f005 fb5e 	bl	8011dc2 <strtok_r>
 800c706:	60b8      	str	r0, [r7, #8]
					(const char *) ":", (char **) &lu8p_saveptr);
			lu8p_saveptr++;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	3301      	adds	r3, #1
 800c70c:	607b      	str	r3, [r7, #4]

			if (NULL != lu8p_saveptr)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d010      	beq.n	800c736 <mod_extractCCID+0x6e>
			{
				memset(gu8arr_CCIDNum, 0, sizeof(gu8arr_CCIDNum));
 800c714:	481d      	ldr	r0, [pc, #116]	; (800c78c <mod_extractCCID+0xc4>)
 800c716:	2100      	movs	r1, #0
 800c718:	2214      	movs	r2, #20
 800c71a:	f004 ffba 	bl	8011692 <memset>
				memcpy((char *) &gu8arr_CCIDNum, (const char *) lu8p_saveptr, CCID_SIZE);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a1a      	ldr	r2, [pc, #104]	; (800c78c <mod_extractCCID+0xc4>)
 800c722:	4614      	mov	r4, r2
 800c724:	461d      	mov	r5, r3
 800c726:	6828      	ldr	r0, [r5, #0]
 800c728:	6869      	ldr	r1, [r5, #4]
 800c72a:	68aa      	ldr	r2, [r5, #8]
 800c72c:	68eb      	ldr	r3, [r5, #12]
 800c72e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c730:	6928      	ldr	r0, [r5, #16]
 800c732:	6020      	str	r0, [r4, #0]
 800c734:	e01c      	b.n	800c770 <mod_extractCCID+0xa8>
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800c736:	2302      	movs	r3, #2
 800c738:	73fb      	strb	r3, [r7, #15]
 800c73a:	e019      	b.n	800c770 <mod_extractCCID+0xa8>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c73c:	2302      	movs	r3, #2
 800c73e:	73fb      	strb	r3, [r7, #15]
 800c740:	e016      	b.n	800c770 <mod_extractCCID+0xa8>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c742:	7bfb      	ldrb	r3, [r7, #15]
 800c744:	2b04      	cmp	r3, #4
 800c746:	d013      	beq.n	800c770 <mod_extractCCID+0xa8>
	{
		lsu8_retryCnt++;
 800c748:	4b11      	ldr	r3, [pc, #68]	; (800c790 <mod_extractCCID+0xc8>)
 800c74a:	781b      	ldrb	r3, [r3, #0]
 800c74c:	3301      	adds	r3, #1
 800c74e:	b2da      	uxtb	r2, r3
 800c750:	4b0f      	ldr	r3, [pc, #60]	; (800c790 <mod_extractCCID+0xc8>)
 800c752:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c754:	4b0e      	ldr	r3, [pc, #56]	; (800c790 <mod_extractCCID+0xc8>)
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	2b02      	cmp	r3, #2
 800c75a:	d802      	bhi.n	800c762 <mod_extractCCID+0x9a>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c75c:	2304      	movs	r3, #4
 800c75e:	73fb      	strb	r3, [r7, #15]
 800c760:	e006      	b.n	800c770 <mod_extractCCID+0xa8>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c762:	4b0b      	ldr	r3, [pc, #44]	; (800c790 <mod_extractCCID+0xc8>)
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	2b03      	cmp	r3, #3
 800c768:	d902      	bls.n	800c770 <mod_extractCCID+0xa8>
		{
			lsu8_retryCnt = 0;
 800c76a:	4b09      	ldr	r3, [pc, #36]	; (800c790 <mod_extractCCID+0xc8>)
 800c76c:	2200      	movs	r2, #0
 800c76e:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800c770:	7bfb      	ldrb	r3, [r7, #15]
}
 800c772:	4618      	mov	r0, r3
 800c774:	3710      	adds	r7, #16
 800c776:	46bd      	mov	sp, r7
 800c778:	bdb0      	pop	{r4, r5, r7, pc}
 800c77a:	bf00      	nop
 800c77c:	08013db4 	.word	0x08013db4
 800c780:	1fff4784 	.word	0x1fff4784
 800c784:	1ffedc2e 	.word	0x1ffedc2e
 800c788:	08013da0 	.word	0x08013da0
 800c78c:	1fff47e8 	.word	0x1fff47e8
 800c790:	1fff483b 	.word	0x1fff483b

0800c794 <mod_extractNUM>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractNUM(void)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c79a:	2304      	movs	r3, #4
 800c79c:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_temp = NULL;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	60bb      	str	r3, [r7, #8]
	uint8_t *lu8p_saveptr = NULL;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	607b      	str	r3, [r7, #4]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_NUM, (uint8_t *) NEW_LINE);
 800c7a6:	200c      	movs	r0, #12
 800c7a8:	491c      	ldr	r1, [pc, #112]	; (800c81c <mod_extractNUM+0x88>)
 800c7aa:	f7ff fa1d 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d114      	bne.n	800c7e2 <mod_extractNUM+0x4e>
	{
		if ((NULL
				!= strstr((const char*) gu8arr_respBuffer,
 800c7b8:	4819      	ldr	r0, [pc, #100]	; (800c820 <mod_extractNUM+0x8c>)
 800c7ba:	491a      	ldr	r1, [pc, #104]	; (800c824 <mod_extractNUM+0x90>)
 800c7bc:	f005 fa8b 	bl	8011cd6 <strstr>
 800c7c0:	4603      	mov	r3, r0
	uint8_t *lu8p_saveptr = NULL;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_NUM, (uint8_t *) NEW_LINE);
	if (E_RET_SUCCESS == len_retStatus)
	{
		if ((NULL
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d00a      	beq.n	800c7dc <mod_extractNUM+0x48>
				!= strstr((const char*) gu8arr_respBuffer,
						(const char*) gcst_ATCmdTable[E_IDX_GET_NUM].mu8arr_otherRspString)))
		{
			lu8p_temp = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800c7c6:	1d3b      	adds	r3, r7, #4
 800c7c8:	4815      	ldr	r0, [pc, #84]	; (800c820 <mod_extractNUM+0x8c>)
 800c7ca:	4917      	ldr	r1, [pc, #92]	; (800c828 <mod_extractNUM+0x94>)
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	f005 faf8 	bl	8011dc2 <strtok_r>
 800c7d2:	60b8      	str	r0, [r7, #8]
					(const char *) ":", (char **) &lu8p_saveptr);

			lu8p_saveptr++;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	607b      	str	r3, [r7, #4]
 800c7da:	e019      	b.n	800c810 <mod_extractNUM+0x7c>
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c7dc:	2302      	movs	r3, #2
 800c7de:	73fb      	strb	r3, [r7, #15]
 800c7e0:	e016      	b.n	800c810 <mod_extractNUM+0x7c>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c7e2:	7bfb      	ldrb	r3, [r7, #15]
 800c7e4:	2b04      	cmp	r3, #4
 800c7e6:	d013      	beq.n	800c810 <mod_extractNUM+0x7c>
	{
		lsu8_retryCnt++;
 800c7e8:	4b10      	ldr	r3, [pc, #64]	; (800c82c <mod_extractNUM+0x98>)
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	3301      	adds	r3, #1
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	4b0e      	ldr	r3, [pc, #56]	; (800c82c <mod_extractNUM+0x98>)
 800c7f2:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c7f4:	4b0d      	ldr	r3, [pc, #52]	; (800c82c <mod_extractNUM+0x98>)
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	2b02      	cmp	r3, #2
 800c7fa:	d802      	bhi.n	800c802 <mod_extractNUM+0x6e>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c7fc:	2304      	movs	r3, #4
 800c7fe:	73fb      	strb	r3, [r7, #15]
 800c800:	e006      	b.n	800c810 <mod_extractNUM+0x7c>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c802:	4b0a      	ldr	r3, [pc, #40]	; (800c82c <mod_extractNUM+0x98>)
 800c804:	781b      	ldrb	r3, [r3, #0]
 800c806:	2b03      	cmp	r3, #3
 800c808:	d902      	bls.n	800c810 <mod_extractNUM+0x7c>
		{
			lsu8_retryCnt = 0;
 800c80a:	4b08      	ldr	r3, [pc, #32]	; (800c82c <mod_extractNUM+0x98>)
 800c80c:	2200      	movs	r2, #0
 800c80e:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c810:	7bfb      	ldrb	r3, [r7, #15]
}
 800c812:	4618      	mov	r0, r3
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	08013db4 	.word	0x08013db4
 800c820:	1fff4784 	.word	0x1fff4784
 800c824:	1ffee0d2 	.word	0x1ffee0d2
 800c828:	08013da0 	.word	0x08013da0
 800c82c:	1fff483c 	.word	0x1fff483c

0800c830 <mod_extractOperator>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractOperator(void)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c836:	2304      	movs	r3, #4
 800c838:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800c83a:	2300      	movs	r3, #0
 800c83c:	60bb      	str	r3, [r7, #8]
	uint8_t *lu8p_savePtr = NULL;
 800c83e:	2300      	movs	r3, #0
 800c840:	603b      	str	r3, [r7, #0]
	uint8_t *lu8p_dataPtr = NULL;
 800c842:	2300      	movs	r3, #0
 800c844:	607b      	str	r3, [r7, #4]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_OPERATOR, (uint8_t *) NEW_LINE);
 800c846:	200d      	movs	r0, #13
 800c848:	4937      	ldr	r1, [pc, #220]	; (800c928 <mod_extractOperator+0xf8>)
 800c84a:	f7ff f9cd 	bl	800bbe8 <mod_sendCmdGetRsp>
 800c84e:	4603      	mov	r3, r0
 800c850:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800c852:	7bfb      	ldrb	r3, [r7, #15]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d14b      	bne.n	800c8f0 <mod_extractOperator+0xc0>
	{
		if ((NULL
				!= strstr((const char*) gu8arr_respBuffer,
 800c858:	4834      	ldr	r0, [pc, #208]	; (800c92c <mod_extractOperator+0xfc>)
 800c85a:	4935      	ldr	r1, [pc, #212]	; (800c930 <mod_extractOperator+0x100>)
 800c85c:	f005 fa3b 	bl	8011cd6 <strstr>
 800c860:	4603      	mov	r3, r0
	uint8_t *lu8p_dataPtr = NULL;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GET_OPERATOR, (uint8_t *) NEW_LINE);
	if (E_RET_SUCCESS == len_retStatus)
	{
		if ((NULL
 800c862:	2b00      	cmp	r3, #0
 800c864:	d041      	beq.n	800c8ea <mod_extractOperator+0xba>
				!= strstr((const char*) gu8arr_respBuffer,
						(const char*) gcst_ATCmdTable[E_IDX_GET_OPERATOR].mu8arr_otherRspString)))
		{
			lu8p_Ptr = (uint8_t *) strtok_r((char *) gu8arr_respBuffer,
 800c866:	463b      	mov	r3, r7
 800c868:	4830      	ldr	r0, [pc, #192]	; (800c92c <mod_extractOperator+0xfc>)
 800c86a:	4932      	ldr	r1, [pc, #200]	; (800c934 <mod_extractOperator+0x104>)
 800c86c:	461a      	mov	r2, r3
 800c86e:	f005 faa8 	bl	8011dc2 <strtok_r>
 800c872:	60b8      	str	r0, [r7, #8]
					(const char *) ":", (char **) &lu8p_savePtr);

			if (NULL != lu8p_Ptr)
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d034      	beq.n	800c8e4 <mod_extractOperator+0xb4>
			{
				lu8p_dataPtr = lu8p_savePtr;
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	607b      	str	r3, [r7, #4]
				lu8p_dataPtr = (uint8_t *) strchr((const char*) lu8p_dataPtr, ',');
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	212c      	movs	r1, #44	; 0x2c
 800c882:	f005 f9f8 	bl	8011c76 <strchr>
 800c886:	6078      	str	r0, [r7, #4]

				if (NULL != lu8p_dataPtr)
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d027      	beq.n	800c8de <mod_extractOperator+0xae>
				{
					lu8p_Ptr = (uint8_t *) strtok_r(NULL, (const char *) ",",
 800c88e:	463b      	mov	r3, r7
 800c890:	2000      	movs	r0, #0
 800c892:	4929      	ldr	r1, [pc, #164]	; (800c938 <mod_extractOperator+0x108>)
 800c894:	461a      	mov	r2, r3
 800c896:	f005 fa94 	bl	8011dc2 <strtok_r>
 800c89a:	60b8      	str	r0, [r7, #8]
							(char **) &lu8p_savePtr);

					lu8p_Ptr = (uint8_t *) strtok_r(NULL, (const char *) ",",
 800c89c:	463b      	mov	r3, r7
 800c89e:	2000      	movs	r0, #0
 800c8a0:	4925      	ldr	r1, [pc, #148]	; (800c938 <mod_extractOperator+0x108>)
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f005 fa8d 	bl	8011dc2 <strtok_r>
 800c8a8:	60b8      	str	r0, [r7, #8]
							(char **) &lu8p_savePtr);

					lu8p_savePtr++;
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	603b      	str	r3, [r7, #0]
					lu8p_Ptr = (uint8_t *) strtok_r(NULL, (const char *) "\"",
 800c8b0:	463b      	mov	r3, r7
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	4921      	ldr	r1, [pc, #132]	; (800c93c <mod_extractOperator+0x10c>)
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	f005 fa83 	bl	8011dc2 <strtok_r>
 800c8bc:	60b8      	str	r0, [r7, #8]
							(char **) &lu8p_savePtr);

					if (lu8p_Ptr != NULL)
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d009      	beq.n	800c8d8 <mod_extractOperator+0xa8>
					{
						memset(gu8_operatorName, 0, sizeof(gu8_operatorName));
 800c8c4:	481e      	ldr	r0, [pc, #120]	; (800c940 <mod_extractOperator+0x110>)
 800c8c6:	2100      	movs	r1, #0
 800c8c8:	2214      	movs	r2, #20
 800c8ca:	f004 fee2 	bl	8011692 <memset>
						strcpy((char *) &gu8_operatorName, (const char *) lu8p_Ptr);
 800c8ce:	481c      	ldr	r0, [pc, #112]	; (800c940 <mod_extractOperator+0x110>)
 800c8d0:	68b9      	ldr	r1, [r7, #8]
 800c8d2:	f005 f9de 	bl	8011c92 <strcpy>
 800c8d6:	e022      	b.n	800c91e <mod_extractOperator+0xee>
					}
					else
					{
						len_retStatus = E_RET_FAILED;
 800c8d8:	2302      	movs	r3, #2
 800c8da:	73fb      	strb	r3, [r7, #15]
 800c8dc:	e01f      	b.n	800c91e <mod_extractOperator+0xee>
					}
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800c8de:	2302      	movs	r3, #2
 800c8e0:	73fb      	strb	r3, [r7, #15]
 800c8e2:	e01c      	b.n	800c91e <mod_extractOperator+0xee>
				}
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800c8e4:	2302      	movs	r3, #2
 800c8e6:	73fb      	strb	r3, [r7, #15]
 800c8e8:	e019      	b.n	800c91e <mod_extractOperator+0xee>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800c8ea:	2302      	movs	r3, #2
 800c8ec:	73fb      	strb	r3, [r7, #15]
 800c8ee:	e016      	b.n	800c91e <mod_extractOperator+0xee>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800c8f0:	7bfb      	ldrb	r3, [r7, #15]
 800c8f2:	2b04      	cmp	r3, #4
 800c8f4:	d013      	beq.n	800c91e <mod_extractOperator+0xee>
	{
		lsu8_retryCnt++;
 800c8f6:	4b13      	ldr	r3, [pc, #76]	; (800c944 <mod_extractOperator+0x114>)
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	b2da      	uxtb	r2, r3
 800c8fe:	4b11      	ldr	r3, [pc, #68]	; (800c944 <mod_extractOperator+0x114>)
 800c900:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800c902:	4b10      	ldr	r3, [pc, #64]	; (800c944 <mod_extractOperator+0x114>)
 800c904:	781b      	ldrb	r3, [r3, #0]
 800c906:	2b02      	cmp	r3, #2
 800c908:	d802      	bhi.n	800c910 <mod_extractOperator+0xe0>
		{
			len_retStatus = E_RET_INPROGRESS;
 800c90a:	2304      	movs	r3, #4
 800c90c:	73fb      	strb	r3, [r7, #15]
 800c90e:	e006      	b.n	800c91e <mod_extractOperator+0xee>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800c910:	4b0c      	ldr	r3, [pc, #48]	; (800c944 <mod_extractOperator+0x114>)
 800c912:	781b      	ldrb	r3, [r3, #0]
 800c914:	2b03      	cmp	r3, #3
 800c916:	d902      	bls.n	800c91e <mod_extractOperator+0xee>
		{
			lsu8_retryCnt = 0;
 800c918:	4b0a      	ldr	r3, [pc, #40]	; (800c944 <mod_extractOperator+0x114>)
 800c91a:	2200      	movs	r2, #0
 800c91c:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800c91e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c920:	4618      	mov	r0, r3
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}
 800c928:	08013db4 	.word	0x08013db4
 800c92c:	1fff4784 	.word	0x1fff4784
 800c930:	1ffee576 	.word	0x1ffee576
 800c934:	08013da0 	.word	0x08013da0
 800c938:	08013de8 	.word	0x08013de8
 800c93c:	08013df4 	.word	0x08013df4
 800c940:	1fff47fc 	.word	0x1fff47fc
 800c944:	1fff483d 	.word	0x1fff483d

0800c948 <mod_simStatus>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
en_responseRetCodes_t mod_simStatus(void)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800c94e:	2304      	movs	r3, #4
 800c950:	71fb      	strb	r3, [r7, #7]

	switch (sen_simStatusState)
 800c952:	4b4f      	ldr	r3, [pc, #316]	; (800ca90 <mod_simStatus+0x148>)
 800c954:	781b      	ldrb	r3, [r3, #0]
 800c956:	2b07      	cmp	r3, #7
 800c958:	f200 8090 	bhi.w	800ca7c <mod_simStatus+0x134>
 800c95c:	a201      	add	r2, pc, #4	; (adr r2, 800c964 <mod_simStatus+0x1c>)
 800c95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c962:	bf00      	nop
 800c964:	0800c985 	.word	0x0800c985
 800c968:	0800c9a1 	.word	0x0800c9a1
 800c96c:	0800c9bd 	.word	0x0800c9bd
 800c970:	0800c9d9 	.word	0x0800c9d9
 800c974:	0800c9f5 	.word	0x0800c9f5
 800c978:	0800ca17 	.word	0x0800ca17
 800c97c:	0800ca39 	.word	0x0800ca39
 800c980:	0800ca5b 	.word	0x0800ca5b
	{
		case E_SIM_ENABLE_SIM_DETECTION_STATE:
			len_retStatus = mod_enableSimDetection();
 800c984:	f7ff fce6 	bl	800c354 <mod_enableSimDetection>
 800c988:	4603      	mov	r3, r0
 800c98a:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus)
 800c98c:	79fb      	ldrb	r3, [r7, #7]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d105      	bne.n	800c99e <mod_simStatus+0x56>
			{
				len_retStatus = E_RET_INPROGRESS;
 800c992:	2304      	movs	r3, #4
 800c994:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_ENABLE_SIM_STATUS_STATE;
 800c996:	4b3e      	ldr	r3, [pc, #248]	; (800ca90 <mod_simStatus+0x148>)
 800c998:	2201      	movs	r2, #1
 800c99a:	701a      	strb	r2, [r3, #0]
			}
		break;
 800c99c:	e072      	b.n	800ca84 <mod_simStatus+0x13c>
 800c99e:	e071      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_ENABLE_SIM_STATUS_STATE:
			len_retStatus = mod_enableSimStatusReport();
 800c9a0:	f7ff fd16 	bl	800c3d0 <mod_enableSimStatusReport>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus)
 800c9a8:	79fb      	ldrb	r3, [r7, #7]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d105      	bne.n	800c9ba <mod_simStatus+0x72>
			{
				len_retStatus = E_RET_INPROGRESS;
 800c9ae:	2304      	movs	r3, #4
 800c9b0:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_CHECK_SIM_STATUS_STATE;
 800c9b2:	4b37      	ldr	r3, [pc, #220]	; (800ca90 <mod_simStatus+0x148>)
 800c9b4:	2202      	movs	r2, #2
 800c9b6:	701a      	strb	r2, [r3, #0]
			}
		break;
 800c9b8:	e064      	b.n	800ca84 <mod_simStatus+0x13c>
 800c9ba:	e063      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_CHECK_SIM_STATUS_STATE:
			len_retStatus = mod_checkSimStatus();
 800c9bc:	f7ff fd42 	bl	800c444 <mod_checkSimStatus>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus)
 800c9c4:	79fb      	ldrb	r3, [r7, #7]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d105      	bne.n	800c9d6 <mod_simStatus+0x8e>
			{
				len_retStatus = E_RET_INPROGRESS;
 800c9ca:	2304      	movs	r3, #4
 800c9cc:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_CPIN_CHECK_STATE;
 800c9ce:	4b30      	ldr	r3, [pc, #192]	; (800ca90 <mod_simStatus+0x148>)
 800c9d0:	2203      	movs	r2, #3
 800c9d2:	701a      	strb	r2, [r3, #0]
			}
		break;
 800c9d4:	e056      	b.n	800ca84 <mod_simStatus+0x13c>
 800c9d6:	e055      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_CPIN_CHECK_STATE:
			len_retStatus = mod_cpinCheck();
 800c9d8:	f7ff fdb4 	bl	800c544 <mod_cpinCheck>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus)
 800c9e0:	79fb      	ldrb	r3, [r7, #7]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d105      	bne.n	800c9f2 <mod_simStatus+0xaa>
			{
				len_retStatus = E_RET_INPROGRESS;
 800c9e6:	2304      	movs	r3, #4
 800c9e8:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_EXCTRACT_IMEI_STATE;
 800c9ea:	4b29      	ldr	r3, [pc, #164]	; (800ca90 <mod_simStatus+0x148>)
 800c9ec:	2204      	movs	r2, #4
 800c9ee:	701a      	strb	r2, [r3, #0]
			}
		break;
 800c9f0:	e048      	b.n	800ca84 <mod_simStatus+0x13c>
 800c9f2:	e047      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_EXCTRACT_IMEI_STATE:
			len_retStatus = mod_extractIMEI();
 800c9f4:	f7ff fdec 	bl	800c5d0 <mod_extractIMEI>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	71fb      	strb	r3, [r7, #7]
			if ((E_RET_SUCCESS == len_retStatus) || (E_RET_INPROGRESS != len_retStatus))
 800c9fc:	79fb      	ldrb	r3, [r7, #7]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d002      	beq.n	800ca08 <mod_simStatus+0xc0>
 800ca02:	79fb      	ldrb	r3, [r7, #7]
 800ca04:	2b04      	cmp	r3, #4
 800ca06:	d005      	beq.n	800ca14 <mod_simStatus+0xcc>
			{
				len_retStatus = E_RET_INPROGRESS;
 800ca08:	2304      	movs	r3, #4
 800ca0a:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_EXCTRACT_CCID_STATE;
 800ca0c:	4b20      	ldr	r3, [pc, #128]	; (800ca90 <mod_simStatus+0x148>)
 800ca0e:	2205      	movs	r2, #5
 800ca10:	701a      	strb	r2, [r3, #0]
			}
		break;
 800ca12:	e037      	b.n	800ca84 <mod_simStatus+0x13c>
 800ca14:	e036      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_EXCTRACT_CCID_STATE:
			len_retStatus = mod_extractCCID();
 800ca16:	f7ff fe57 	bl	800c6c8 <mod_extractCCID>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	71fb      	strb	r3, [r7, #7]
			if ((E_RET_SUCCESS == len_retStatus) || (E_RET_INPROGRESS != len_retStatus))
 800ca1e:	79fb      	ldrb	r3, [r7, #7]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d002      	beq.n	800ca2a <mod_simStatus+0xe2>
 800ca24:	79fb      	ldrb	r3, [r7, #7]
 800ca26:	2b04      	cmp	r3, #4
 800ca28:	d005      	beq.n	800ca36 <mod_simStatus+0xee>
			{
				len_retStatus = E_RET_INPROGRESS;
 800ca2a:	2304      	movs	r3, #4
 800ca2c:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_EXTRACT_NUM_STATE;
 800ca2e:	4b18      	ldr	r3, [pc, #96]	; (800ca90 <mod_simStatus+0x148>)
 800ca30:	2206      	movs	r2, #6
 800ca32:	701a      	strb	r2, [r3, #0]
			}
		break;
 800ca34:	e026      	b.n	800ca84 <mod_simStatus+0x13c>
 800ca36:	e025      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_EXTRACT_NUM_STATE:
			len_retStatus = mod_extractNUM();
 800ca38:	f7ff feac 	bl	800c794 <mod_extractNUM>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	71fb      	strb	r3, [r7, #7]
			if ((E_RET_SUCCESS == len_retStatus) || (E_RET_INPROGRESS != len_retStatus))
 800ca40:	79fb      	ldrb	r3, [r7, #7]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d002      	beq.n	800ca4c <mod_simStatus+0x104>
 800ca46:	79fb      	ldrb	r3, [r7, #7]
 800ca48:	2b04      	cmp	r3, #4
 800ca4a:	d005      	beq.n	800ca58 <mod_simStatus+0x110>
			{
				len_retStatus = E_RET_INPROGRESS;
 800ca4c:	2304      	movs	r3, #4
 800ca4e:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_EXTRACT_OPERATOR_STATE;
 800ca50:	4b0f      	ldr	r3, [pc, #60]	; (800ca90 <mod_simStatus+0x148>)
 800ca52:	2207      	movs	r2, #7
 800ca54:	701a      	strb	r2, [r3, #0]
			}
		break;
 800ca56:	e015      	b.n	800ca84 <mod_simStatus+0x13c>
 800ca58:	e014      	b.n	800ca84 <mod_simStatus+0x13c>

		case E_SIM_EXTRACT_OPERATOR_STATE:
			len_retStatus = mod_extractOperator();
 800ca5a:	f7ff fee9 	bl	800c830 <mod_extractOperator>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	71fb      	strb	r3, [r7, #7]
			if ((E_RET_SUCCESS == len_retStatus) || (E_RET_INPROGRESS != len_retStatus))
 800ca62:	79fb      	ldrb	r3, [r7, #7]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d002      	beq.n	800ca6e <mod_simStatus+0x126>
 800ca68:	79fb      	ldrb	r3, [r7, #7]
 800ca6a:	2b04      	cmp	r3, #4
 800ca6c:	d005      	beq.n	800ca7a <mod_simStatus+0x132>
			{
				len_retStatus = E_RET_SUCCESS;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	71fb      	strb	r3, [r7, #7]
				sen_simStatusState = E_SIM_ENABLE_SIM_DETECTION_STATE;
 800ca72:	4b07      	ldr	r3, [pc, #28]	; (800ca90 <mod_simStatus+0x148>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	701a      	strb	r2, [r3, #0]
			}
		break;
 800ca78:	e004      	b.n	800ca84 <mod_simStatus+0x13c>
 800ca7a:	e003      	b.n	800ca84 <mod_simStatus+0x13c>

		default:
			sen_simStatusState = E_SIM_ENABLE_SIM_DETECTION_STATE;
 800ca7c:	4b04      	ldr	r3, [pc, #16]	; (800ca90 <mod_simStatus+0x148>)
 800ca7e:	2200      	movs	r2, #0
 800ca80:	701a      	strb	r2, [r3, #0]
		break;
 800ca82:	bf00      	nop
	}
	return len_retStatus;
 800ca84:	79fb      	ldrb	r3, [r7, #7]
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3708      	adds	r7, #8
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	1fff482a 	.word	0x1fff482a

0800ca94 <mod_networkStatus>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_networkStatus(void)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b082      	sub	sp, #8
 800ca98:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800ca9a:	2304      	movs	r3, #4
 800ca9c:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	603b      	str	r3, [r7, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_CREG, (uint8_t *) NEW_LINE);
 800caa2:	200e      	movs	r0, #14
 800caa4:	4941      	ldr	r1, [pc, #260]	; (800cbac <mod_networkStatus+0x118>)
 800caa6:	f7ff f89f 	bl	800bbe8 <mod_sendCmdGetRsp>
 800caaa:	4603      	mov	r3, r0
 800caac:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
 800caae:	79fb      	ldrb	r3, [r7, #7]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d15e      	bne.n	800cb72 <mod_networkStatus+0xde>
	{
		lsu8_retryCnt = 0;
 800cab4:	4b3e      	ldr	r3, [pc, #248]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cab6:	2200      	movs	r2, #0
 800cab8:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_INPROGRESS;
 800caba:	2304      	movs	r3, #4
 800cabc:	71fb      	strb	r3, [r7, #7]

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,0");
 800cabe:	483d      	ldr	r0, [pc, #244]	; (800cbb4 <mod_networkStatus+0x120>)
 800cac0:	493d      	ldr	r1, [pc, #244]	; (800cbb8 <mod_networkStatus+0x124>)
 800cac2:	f005 f908 	bl	8011cd6 <strstr>
 800cac6:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d006      	beq.n	800cadc <mod_networkStatus+0x48>
		{
			//Not registered
			gst_deviceStatus.men_networkRegStatus = E_REGISTERED_NONE;
 800cace:	4b3b      	ldr	r3, [pc, #236]	; (800cbbc <mod_networkStatus+0x128>)
 800cad0:	2201      	movs	r2, #1
 800cad2:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_FAILED;
 800cad4:	2302      	movs	r3, #2
 800cad6:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800cad8:	79fb      	ldrb	r3, [r7, #7]
 800cada:	e062      	b.n	800cba2 <mod_networkStatus+0x10e>
		}

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,1");
 800cadc:	4835      	ldr	r0, [pc, #212]	; (800cbb4 <mod_networkStatus+0x120>)
 800cade:	4938      	ldr	r1, [pc, #224]	; (800cbc0 <mod_networkStatus+0x12c>)
 800cae0:	f005 f8f9 	bl	8011cd6 <strstr>
 800cae4:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d006      	beq.n	800cafa <mod_networkStatus+0x66>
		{
			//home network
			gst_deviceStatus.men_networkRegStatus = E_REGISTERED_HOME;
 800caec:	4b33      	ldr	r3, [pc, #204]	; (800cbbc <mod_networkStatus+0x128>)
 800caee:	2202      	movs	r2, #2
 800caf0:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_SUCCESS;
 800caf2:	2300      	movs	r3, #0
 800caf4:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800caf6:	79fb      	ldrb	r3, [r7, #7]
 800caf8:	e053      	b.n	800cba2 <mod_networkStatus+0x10e>
		}

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,2");
 800cafa:	482e      	ldr	r0, [pc, #184]	; (800cbb4 <mod_networkStatus+0x120>)
 800cafc:	4931      	ldr	r1, [pc, #196]	; (800cbc4 <mod_networkStatus+0x130>)
 800cafe:	f005 f8ea 	bl	8011cd6 <strstr>
 800cb02:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d006      	beq.n	800cb18 <mod_networkStatus+0x84>
		{
			//Not Registered
			gst_deviceStatus.men_networkRegStatus = E_NOT_REGISTERED;
 800cb0a:	4b2c      	ldr	r3, [pc, #176]	; (800cbbc <mod_networkStatus+0x128>)
 800cb0c:	2203      	movs	r2, #3
 800cb0e:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_FAILED;
 800cb10:	2302      	movs	r3, #2
 800cb12:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800cb14:	79fb      	ldrb	r3, [r7, #7]
 800cb16:	e044      	b.n	800cba2 <mod_networkStatus+0x10e>
		}

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,3");
 800cb18:	4826      	ldr	r0, [pc, #152]	; (800cbb4 <mod_networkStatus+0x120>)
 800cb1a:	492b      	ldr	r1, [pc, #172]	; (800cbc8 <mod_networkStatus+0x134>)
 800cb1c:	f005 f8db 	bl	8011cd6 <strstr>
 800cb20:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d006      	beq.n	800cb36 <mod_networkStatus+0xa2>
		{
			//Registration denied
			gst_deviceStatus.men_networkRegStatus = E_REGISTER_DENIED;
 800cb28:	4b24      	ldr	r3, [pc, #144]	; (800cbbc <mod_networkStatus+0x128>)
 800cb2a:	2204      	movs	r2, #4
 800cb2c:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_FAILED;
 800cb2e:	2302      	movs	r3, #2
 800cb30:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800cb32:	79fb      	ldrb	r3, [r7, #7]
 800cb34:	e035      	b.n	800cba2 <mod_networkStatus+0x10e>
		}

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,4");
 800cb36:	481f      	ldr	r0, [pc, #124]	; (800cbb4 <mod_networkStatus+0x120>)
 800cb38:	4924      	ldr	r1, [pc, #144]	; (800cbcc <mod_networkStatus+0x138>)
 800cb3a:	f005 f8cc 	bl	8011cd6 <strstr>
 800cb3e:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d006      	beq.n	800cb54 <mod_networkStatus+0xc0>
		{
			//Unknown
			gst_deviceStatus.men_networkRegStatus = E_UNKNOWN;
 800cb46:	4b1d      	ldr	r3, [pc, #116]	; (800cbbc <mod_networkStatus+0x128>)
 800cb48:	2205      	movs	r2, #5
 800cb4a:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_FAILED;
 800cb4c:	2302      	movs	r3, #2
 800cb4e:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800cb50:	79fb      	ldrb	r3, [r7, #7]
 800cb52:	e026      	b.n	800cba2 <mod_networkStatus+0x10e>
		}

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer, "0,5");
 800cb54:	4817      	ldr	r0, [pc, #92]	; (800cbb4 <mod_networkStatus+0x120>)
 800cb56:	491e      	ldr	r1, [pc, #120]	; (800cbd0 <mod_networkStatus+0x13c>)
 800cb58:	f005 f8bd 	bl	8011cd6 <strstr>
 800cb5c:	6038      	str	r0, [r7, #0]
		if (NULL != lu8p_Ptr)
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d01d      	beq.n	800cba0 <mod_networkStatus+0x10c>
		{
			//Registered, roaming
			gst_deviceStatus.men_networkRegStatus = E_REGISTERED_ROAMING;
 800cb64:	4b15      	ldr	r3, [pc, #84]	; (800cbbc <mod_networkStatus+0x128>)
 800cb66:	2206      	movs	r2, #6
 800cb68:	709a      	strb	r2, [r3, #2]
			len_retStatus = E_RET_SUCCESS;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	71fb      	strb	r3, [r7, #7]
			return len_retStatus;
 800cb6e:	79fb      	ldrb	r3, [r7, #7]
 800cb70:	e017      	b.n	800cba2 <mod_networkStatus+0x10e>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800cb72:	79fb      	ldrb	r3, [r7, #7]
 800cb74:	2b04      	cmp	r3, #4
 800cb76:	d013      	beq.n	800cba0 <mod_networkStatus+0x10c>
	{
		lsu8_retryCnt++;
 800cb78:	4b0d      	ldr	r3, [pc, #52]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	3301      	adds	r3, #1
 800cb7e:	b2da      	uxtb	r2, r3
 800cb80:	4b0b      	ldr	r3, [pc, #44]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cb82:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800cb84:	4b0a      	ldr	r3, [pc, #40]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cb86:	781b      	ldrb	r3, [r3, #0]
 800cb88:	2b02      	cmp	r3, #2
 800cb8a:	d802      	bhi.n	800cb92 <mod_networkStatus+0xfe>
		{
			len_retStatus = E_RET_INPROGRESS;
 800cb8c:	2304      	movs	r3, #4
 800cb8e:	71fb      	strb	r3, [r7, #7]
 800cb90:	e006      	b.n	800cba0 <mod_networkStatus+0x10c>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800cb92:	4b07      	ldr	r3, [pc, #28]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cb94:	781b      	ldrb	r3, [r3, #0]
 800cb96:	2b03      	cmp	r3, #3
 800cb98:	d902      	bls.n	800cba0 <mod_networkStatus+0x10c>
		{
			lsu8_retryCnt = 0;
 800cb9a:	4b05      	ldr	r3, [pc, #20]	; (800cbb0 <mod_networkStatus+0x11c>)
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800cba0:	79fb      	ldrb	r3, [r7, #7]
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3708      	adds	r7, #8
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	bf00      	nop
 800cbac:	08013db4 	.word	0x08013db4
 800cbb0:	1fff483e 	.word	0x1fff483e
 800cbb4:	1fff4784 	.word	0x1fff4784
 800cbb8:	08013df8 	.word	0x08013df8
 800cbbc:	1ffea4dc 	.word	0x1ffea4dc
 800cbc0:	08013dfc 	.word	0x08013dfc
 800cbc4:	08013e00 	.word	0x08013e00
 800cbc8:	08013e04 	.word	0x08013e04
 800cbcc:	08013e08 	.word	0x08013e08
 800cbd0:	08013e0c 	.word	0x08013e0c

0800cbd4 <mod_signalQuality>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_signalQuality(void)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b082      	sub	sp, #8
 800cbd8:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800cbda:	2304      	movs	r3, #4
 800cbdc:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	603b      	str	r3, [r7, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_SIGNAL_QLTY, (uint8_t *) NEW_LINE);
 800cbe2:	200f      	movs	r0, #15
 800cbe4:	4920      	ldr	r1, [pc, #128]	; (800cc68 <mod_signalQuality+0x94>)
 800cbe6:	f7fe ffff 	bl	800bbe8 <mod_sendCmdGetRsp>
 800cbea:	4603      	mov	r3, r0
 800cbec:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
 800cbee:	79fb      	ldrb	r3, [r7, #7]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d11d      	bne.n	800cc30 <mod_signalQuality+0x5c>
	{

		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800cbf4:	481d      	ldr	r0, [pc, #116]	; (800cc6c <mod_signalQuality+0x98>)
 800cbf6:	491e      	ldr	r1, [pc, #120]	; (800cc70 <mod_signalQuality+0x9c>)
 800cbf8:	f005 f86d 	bl	8011cd6 <strstr>
 800cbfc:	6038      	str	r0, [r7, #0]
				(const char *) gcst_ATCmdTable[E_IDX_SIGNAL_QLTY].mu8arr_otherRspString);
		if (lu8p_Ptr != NULL)
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d012      	beq.n	800cc2a <mod_signalQuality+0x56>
		{
			lu8p_Ptr += 6;
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	3306      	adds	r3, #6
 800cc08:	603b      	str	r3, [r7, #0]
			gu8_signalQuality = atoi((char *) lu8p_Ptr++);
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	603a      	str	r2, [r7, #0]
 800cc10:	4618      	mov	r0, r3
 800cc12:	f004 fd03 	bl	801161c <atoi>
 800cc16:	4603      	mov	r3, r0
 800cc18:	b2da      	uxtb	r2, r3
 800cc1a:	4b16      	ldr	r3, [pc, #88]	; (800cc74 <mod_signalQuality+0xa0>)
 800cc1c:	701a      	strb	r2, [r3, #0]
			lsu8_retryCnt = 0;
 800cc1e:	4b16      	ldr	r3, [pc, #88]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc20:	2200      	movs	r2, #0
 800cc22:	701a      	strb	r2, [r3, #0]
			len_retStatus = E_RET_SUCCESS;
 800cc24:	2300      	movs	r3, #0
 800cc26:	71fb      	strb	r3, [r7, #7]
 800cc28:	e019      	b.n	800cc5e <mod_signalQuality+0x8a>
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800cc2a:	2302      	movs	r3, #2
 800cc2c:	71fb      	strb	r3, [r7, #7]
 800cc2e:	e016      	b.n	800cc5e <mod_signalQuality+0x8a>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800cc30:	79fb      	ldrb	r3, [r7, #7]
 800cc32:	2b04      	cmp	r3, #4
 800cc34:	d013      	beq.n	800cc5e <mod_signalQuality+0x8a>
	{
		lsu8_retryCnt++;
 800cc36:	4b10      	ldr	r3, [pc, #64]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	b2da      	uxtb	r2, r3
 800cc3e:	4b0e      	ldr	r3, [pc, #56]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc40:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800cc42:	4b0d      	ldr	r3, [pc, #52]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc44:	781b      	ldrb	r3, [r3, #0]
 800cc46:	2b02      	cmp	r3, #2
 800cc48:	d802      	bhi.n	800cc50 <mod_signalQuality+0x7c>
		{
			len_retStatus = E_RET_INPROGRESS;
 800cc4a:	2304      	movs	r3, #4
 800cc4c:	71fb      	strb	r3, [r7, #7]
 800cc4e:	e006      	b.n	800cc5e <mod_signalQuality+0x8a>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800cc50:	4b09      	ldr	r3, [pc, #36]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc52:	781b      	ldrb	r3, [r3, #0]
 800cc54:	2b03      	cmp	r3, #3
 800cc56:	d902      	bls.n	800cc5e <mod_signalQuality+0x8a>
		{
			lsu8_retryCnt = 0;
 800cc58:	4b07      	ldr	r3, [pc, #28]	; (800cc78 <mod_signalQuality+0xa4>)
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800cc5e:	79fb      	ldrb	r3, [r7, #7]
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3708      	adds	r7, #8
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}
 800cc68:	08013db4 	.word	0x08013db4
 800cc6c:	1fff4784 	.word	0x1fff4784
 800cc70:	1ffeeebe 	.word	0x1ffeeebe
 800cc74:	1fff4780 	.word	0x1fff4780
 800cc78:	1fff483f 	.word	0x1fff483f

0800cc7c <mod_extractDateTime>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_extractDateTime(void)
{
 800cc7c:	b5b0      	push	{r4, r5, r7, lr}
 800cc7e:	b090      	sub	sp, #64	; 0x40
 800cc80:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800cc82:	2304      	movs	r3, #4
 800cc84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t *lu8p_savePtr = NULL;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t lu8arr_tempBuff[50] = { 0 };
 800cc90:	463b      	mov	r3, r7
 800cc92:	2200      	movs	r2, #0
 800cc94:	601a      	str	r2, [r3, #0]
 800cc96:	3304      	adds	r3, #4
 800cc98:	2200      	movs	r2, #0
 800cc9a:	601a      	str	r2, [r3, #0]
 800cc9c:	3304      	adds	r3, #4
 800cc9e:	2200      	movs	r2, #0
 800cca0:	601a      	str	r2, [r3, #0]
 800cca2:	3304      	adds	r3, #4
 800cca4:	2200      	movs	r2, #0
 800cca6:	601a      	str	r2, [r3, #0]
 800cca8:	3304      	adds	r3, #4
 800ccaa:	2200      	movs	r2, #0
 800ccac:	601a      	str	r2, [r3, #0]
 800ccae:	3304      	adds	r3, #4
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	601a      	str	r2, [r3, #0]
 800ccb4:	3304      	adds	r3, #4
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	601a      	str	r2, [r3, #0]
 800ccba:	3304      	adds	r3, #4
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	601a      	str	r2, [r3, #0]
 800ccc0:	3304      	adds	r3, #4
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	601a      	str	r2, [r3, #0]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	2200      	movs	r2, #0
 800ccca:	601a      	str	r2, [r3, #0]
 800cccc:	3304      	adds	r3, #4
 800ccce:	2200      	movs	r2, #0
 800ccd0:	601a      	str	r2, [r3, #0]
 800ccd2:	3304      	adds	r3, #4
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	601a      	str	r2, [r3, #0]
 800ccd8:	3304      	adds	r3, #4
 800ccda:	2200      	movs	r2, #0
 800ccdc:	801a      	strh	r2, [r3, #0]
 800ccde:	3302      	adds	r3, #2

	len_retStatus = mod_sendCmdGetRsp(E_IDX_CCLK, (uint8_t *) NEW_LINE);
 800cce0:	2010      	movs	r0, #16
 800cce2:	492e      	ldr	r1, [pc, #184]	; (800cd9c <mod_extractDateTime+0x120>)
 800cce4:	f7fe ff80 	bl	800bbe8 <mod_sendCmdGetRsp>
 800cce8:	4603      	mov	r3, r0
 800ccea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (E_RET_SUCCESS == len_retStatus)
 800ccee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d133      	bne.n	800cd5e <mod_extractDateTime+0xe2>
	{
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800ccf6:	482a      	ldr	r0, [pc, #168]	; (800cda0 <mod_extractDateTime+0x124>)
 800ccf8:	492a      	ldr	r1, [pc, #168]	; (800cda4 <mod_extractDateTime+0x128>)
 800ccfa:	f004 ffec 	bl	8011cd6 <strstr>
 800ccfe:	63b8      	str	r0, [r7, #56]	; 0x38
				(const char *) gcst_ATCmdTable[E_IDX_CCLK].mu8arr_otherRspString);
		if (lu8p_Ptr != NULL)
 800cd00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d044      	beq.n	800cd90 <mod_extractDateTime+0x114>
		{
			lsu8_retryCnt = 0;
 800cd06:	4b28      	ldr	r3, [pc, #160]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd08:	2200      	movs	r2, #0
 800cd0a:	701a      	strb	r2, [r3, #0]

			memcpy(lu8arr_tempBuff, gu8arr_respBuffer, 50);
 800cd0c:	4b24      	ldr	r3, [pc, #144]	; (800cda0 <mod_extractDateTime+0x124>)
 800cd0e:	463c      	mov	r4, r7
 800cd10:	461d      	mov	r5, r3
 800cd12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cd14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cd16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cd18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cd1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cd1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cd1e:	682b      	ldr	r3, [r5, #0]
 800cd20:	8023      	strh	r3, [r4, #0]
			lu8p_Ptr = (uint8_t *) strtok_r((char *) lu8arr_tempBuff, (const char *) ":",
 800cd22:	463a      	mov	r2, r7
 800cd24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cd28:	4610      	mov	r0, r2
 800cd2a:	4920      	ldr	r1, [pc, #128]	; (800cdac <mod_extractDateTime+0x130>)
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	f005 f848 	bl	8011dc2 <strtok_r>
 800cd32:	63b8      	str	r0, [r7, #56]	; 0x38
					(char **) &lu8p_savePtr);
			lu8p_savePtr += 2;
 800cd34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd36:	3302      	adds	r3, #2
 800cd38:	637b      	str	r3, [r7, #52]	; 0x34
			if (NULL != lu8p_savePtr)
 800cd3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d00a      	beq.n	800cd56 <mod_extractDateTime+0xda>
			{
				memset(gu8_dataTime, 0, sizeof(gu8_dataTime));
 800cd40:	481b      	ldr	r0, [pc, #108]	; (800cdb0 <mod_extractDateTime+0x134>)
 800cd42:	2100      	movs	r1, #0
 800cd44:	2214      	movs	r2, #20
 800cd46:	f004 fca4 	bl	8011692 <memset>
				strncpy((char *) gu8_dataTime, (const char *) lu8p_savePtr,
 800cd4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd4c:	4818      	ldr	r0, [pc, #96]	; (800cdb0 <mod_extractDateTime+0x134>)
 800cd4e:	4619      	mov	r1, r3
 800cd50:	2214      	movs	r2, #20
 800cd52:	f004 ffae 	bl	8011cb2 <strncpy>
				TIME_SIZE);
			}
			len_retStatus = E_RET_SUCCESS;
 800cd56:	2300      	movs	r3, #0
 800cd58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800cd5c:	e018      	b.n	800cd90 <mod_extractDateTime+0x114>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800cd5e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cd62:	2b04      	cmp	r3, #4
 800cd64:	d014      	beq.n	800cd90 <mod_extractDateTime+0x114>
	{
		lsu8_retryCnt++;
 800cd66:	4b10      	ldr	r3, [pc, #64]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	b2da      	uxtb	r2, r3
 800cd6e:	4b0e      	ldr	r3, [pc, #56]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd70:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800cd72:	4b0d      	ldr	r3, [pc, #52]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	2b02      	cmp	r3, #2
 800cd78:	d803      	bhi.n	800cd82 <mod_extractDateTime+0x106>
		{
			len_retStatus = E_RET_INPROGRESS;
 800cd7a:	2304      	movs	r3, #4
 800cd7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800cd80:	e006      	b.n	800cd90 <mod_extractDateTime+0x114>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800cd82:	4b09      	ldr	r3, [pc, #36]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	2b03      	cmp	r3, #3
 800cd88:	d902      	bls.n	800cd90 <mod_extractDateTime+0x114>
		{
			lsu8_retryCnt = 0;
 800cd8a:	4b07      	ldr	r3, [pc, #28]	; (800cda8 <mod_extractDateTime+0x12c>)
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800cd90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	3740      	adds	r7, #64	; 0x40
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bdb0      	pop	{r4, r5, r7, pc}
 800cd9c:	08013db4 	.word	0x08013db4
 800cda0:	1fff4784 	.word	0x1fff4784
 800cda4:	1ffef362 	.word	0x1ffef362
 800cda8:	1fff4840 	.word	0x1fff4840
 800cdac:	08013da0 	.word	0x08013da0
 800cdb0:	1fff4810 	.word	0x1fff4810

0800cdb4 <mod_mqttConnect>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttConnect(void)
{
 800cdb4:	b590      	push	{r4, r7, lr}
 800cdb6:	b08f      	sub	sp, #60	; 0x3c
 800cdb8:	af02      	add	r7, sp, #8
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800cdba:	2304      	movs	r3, #4
 800cdbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[35] = { 0 };
 800cdc0:	463b      	mov	r3, r7
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	601a      	str	r2, [r3, #0]
 800cdc6:	3304      	adds	r3, #4
 800cdc8:	2200      	movs	r2, #0
 800cdca:	601a      	str	r2, [r3, #0]
 800cdcc:	3304      	adds	r3, #4
 800cdce:	2200      	movs	r2, #0
 800cdd0:	601a      	str	r2, [r3, #0]
 800cdd2:	3304      	adds	r3, #4
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	601a      	str	r2, [r3, #0]
 800cdd8:	3304      	adds	r3, #4
 800cdda:	2200      	movs	r2, #0
 800cddc:	601a      	str	r2, [r3, #0]
 800cdde:	3304      	adds	r3, #4
 800cde0:	2200      	movs	r2, #0
 800cde2:	601a      	str	r2, [r3, #0]
 800cde4:	3304      	adds	r3, #4
 800cde6:	2200      	movs	r2, #0
 800cde8:	601a      	str	r2, [r3, #0]
 800cdea:	3304      	adds	r3, #4
 800cdec:	2200      	movs	r2, #0
 800cdee:	601a      	str	r2, [r3, #0]
 800cdf0:	3304      	adds	r3, #4
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	801a      	strh	r2, [r3, #0]
 800cdf6:	3302      	adds	r3, #2
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	701a      	strb	r2, [r3, #0]
 800cdfc:	3301      	adds	r3, #1
	uint8_t *lu8p_Ptr = NULL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	62bb      	str	r3, [r7, #40]	; 0x28
	short ls_result = E_MQTT_CON_NONE;
 800ce02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ce06:	84fb      	strh	r3, [r7, #38]	; 0x26

	sprintf((char *) lu8arr_param, (const char*) "%d,\"%s_%s\"\r\n",
 800ce08:	4b87      	ldr	r3, [pc, #540]	; (800d028 <mod_mqttConnect+0x274>)
 800ce0a:	781b      	ldrb	r3, [r3, #0]
 800ce0c:	461c      	mov	r4, r3
 800ce0e:	463a      	mov	r2, r7
 800ce10:	4b86      	ldr	r3, [pc, #536]	; (800d02c <mod_mqttConnect+0x278>)
 800ce12:	9300      	str	r3, [sp, #0]
 800ce14:	4610      	mov	r0, r2
 800ce16:	4986      	ldr	r1, [pc, #536]	; (800d030 <mod_mqttConnect+0x27c>)
 800ce18:	4622      	mov	r2, r4
 800ce1a:	4b86      	ldr	r3, [pc, #536]	; (800d034 <mod_mqttConnect+0x280>)
 800ce1c:	f004 fef8 	bl	8011c10 <siprintf>
			sgu8_mqttClientId, MQTT_CONNECT_CLINT_ID, &gu8arr_IMEINum[5]);	//using last 10 digits of IMEI for unique client ID for every VCU

	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_CONNECT, (uint8_t *) lu8arr_param);
 800ce20:	463b      	mov	r3, r7
 800ce22:	2014      	movs	r0, #20
 800ce24:	4619      	mov	r1, r3
 800ce26:	f7fe fedf 	bl	800bbe8 <mod_sendCmdGetRsp>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (E_RET_SUCCESS == len_retStatus)
 800ce30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	f040 8096 	bne.w	800cf66 <mod_mqttConnect+0x1b2>
	{
		lsu8_retryCnt = 0;
 800ce3a:	4b7f      	ldr	r3, [pc, #508]	; (800d038 <mod_mqttConnect+0x284>)
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	701a      	strb	r2, [r3, #0]
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800ce40:	487e      	ldr	r0, [pc, #504]	; (800d03c <mod_mqttConnect+0x288>)
 800ce42:	497f      	ldr	r1, [pc, #508]	; (800d040 <mod_mqttConnect+0x28c>)
 800ce44:	f004 ff47 	bl	8011cd6 <strstr>
 800ce48:	62b8      	str	r0, [r7, #40]	; 0x28
				(const char *) gcst_ATCmdTable[E_IDX_MQTT_CONNECT].mu8arr_otherRspString);

		if (lu8p_Ptr != NULL)
 800ce4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	f000 8086 	beq.w	800cf5e <mod_mqttConnect+0x1aa>
		{
			lu8p_Ptr += 10;
 800ce52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce54:	330a      	adds	r3, #10
 800ce56:	62bb      	str	r3, [r7, #40]	; 0x28
			ls_result = atoi((char *) lu8p_Ptr);
 800ce58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce5a:	f004 fbdf 	bl	801161c <atoi>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	84fb      	strh	r3, [r7, #38]	; 0x26
			if (sgu8_mqttClientId == ls_result)	//check client Idx
 800ce62:	4b71      	ldr	r3, [pc, #452]	; (800d028 <mod_mqttConnect+0x274>)
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	461a      	mov	r2, r3
 800ce68:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d172      	bne.n	800cf56 <mod_mqttConnect+0x1a2>
			{
				lu8p_Ptr += 2;
 800ce70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce72:	3302      	adds	r3, #2
 800ce74:	62bb      	str	r3, [r7, #40]	; 0x28
				ls_result = atoi((char *) lu8p_Ptr);
 800ce76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce78:	f004 fbd0 	bl	801161c <atoi>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	84fb      	strh	r3, [r7, #38]	; 0x26
				if (0 == ls_result)	//Packet sent successfully and ACK received from server
 800ce80:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d119      	bne.n	800cebc <mod_mqttConnect+0x108>
				{
					lu8p_Ptr += 2;
 800ce88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce8a:	3302      	adds	r3, #2
 800ce8c:	62bb      	str	r3, [r7, #40]	; 0x28
					ls_result = atoi((char *) lu8p_Ptr);
 800ce8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce90:	f004 fbc4 	bl	801161c <atoi>
 800ce94:	4603      	mov	r3, r0
 800ce96:	84fb      	strh	r3, [r7, #38]	; 0x26
					if (0 == ls_result)	//Connection Accepted
 800ce98:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d106      	bne.n	800ceae <mod_mqttConnect+0xfa>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes =
 800cea0:	4b68      	ldr	r3, [pc, #416]	; (800d044 <mod_mqttConnect+0x290>)
 800cea2:	2200      	movs	r2, #0
 800cea4:	715a      	strb	r2, [r3, #5]
								E_ACK_RCVD_CONNECT_ACCEPT;

						len_retStatus = E_RET_SUCCESS;
 800cea6:	2300      	movs	r3, #0
 800cea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ceac:	e0b5      	b.n	800d01a <mod_mqttConnect+0x266>
					}
					else
					{
						gst_deviceStatus.men_mqttConnectErrorCodes = E_CON_UNKNOWN_ERROR;
 800ceae:	4b65      	ldr	r3, [pc, #404]	; (800d044 <mod_mqttConnect+0x290>)
 800ceb0:	2208      	movs	r2, #8
 800ceb2:	715a      	strb	r2, [r3, #5]
						len_retStatus = E_RET_FAILED;
 800ceb4:	2302      	movs	r3, #2
 800ceb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ceba:	e0ae      	b.n	800d01a <mod_mqttConnect+0x266>
					}
				}
				else if (1 == ls_result)	//Packet retransmission
 800cebc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d106      	bne.n	800ced2 <mod_mqttConnect+0x11e>
				{
					gst_deviceStatus.men_mqttConnectErrorCodes = E_PACKET_RETRANSMISSION;
 800cec4:	4b5f      	ldr	r3, [pc, #380]	; (800d044 <mod_mqttConnect+0x290>)
 800cec6:	2201      	movs	r2, #1
 800cec8:	715a      	strb	r2, [r3, #5]
					len_retStatus = E_RET_INPROGRESS;
 800ceca:	2304      	movs	r3, #4
 800cecc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ced0:	e0a3      	b.n	800d01a <mod_mqttConnect+0x266>
				}
				else if (2 == ls_result)	//Failed to send packet
 800ced2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800ced6:	2b02      	cmp	r3, #2
 800ced8:	d136      	bne.n	800cf48 <mod_mqttConnect+0x194>
				{
					lu8p_Ptr += 2;
 800ceda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cedc:	3302      	adds	r3, #2
 800cede:	62bb      	str	r3, [r7, #40]	; 0x28
					ls_result = atoi((char *) lu8p_Ptr);
 800cee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cee2:	f004 fb9b 	bl	801161c <atoi>
 800cee6:	4603      	mov	r3, r0
 800cee8:	84fb      	strh	r3, [r7, #38]	; 0x26
					if (1 == ls_result)	//Connection Refused: Unacceptable Protocol Version
 800ceea:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d103      	bne.n	800cefa <mod_mqttConnect+0x146>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes =
 800cef2:	4b54      	ldr	r3, [pc, #336]	; (800d044 <mod_mqttConnect+0x290>)
 800cef4:	2203      	movs	r2, #3
 800cef6:	715a      	strb	r2, [r3, #5]
 800cef8:	e022      	b.n	800cf40 <mod_mqttConnect+0x18c>
								E_CON_REF_UNACC_PRO_VER;
					}
					else if (2 == ls_result)	//Connection Refused: Identifier Rejected
 800cefa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cefe:	2b02      	cmp	r3, #2
 800cf00:	d103      	bne.n	800cf0a <mod_mqttConnect+0x156>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes = E_CON_REF_ID_REJECT;
 800cf02:	4b50      	ldr	r3, [pc, #320]	; (800d044 <mod_mqttConnect+0x290>)
 800cf04:	2204      	movs	r2, #4
 800cf06:	715a      	strb	r2, [r3, #5]
 800cf08:	e01a      	b.n	800cf40 <mod_mqttConnect+0x18c>
					}
					else if (3 == ls_result)	//Connection Refused: Server Unavailable
 800cf0a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cf0e:	2b03      	cmp	r3, #3
 800cf10:	d103      	bne.n	800cf1a <mod_mqttConnect+0x166>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes =
 800cf12:	4b4c      	ldr	r3, [pc, #304]	; (800d044 <mod_mqttConnect+0x290>)
 800cf14:	2205      	movs	r2, #5
 800cf16:	715a      	strb	r2, [r3, #5]
 800cf18:	e012      	b.n	800cf40 <mod_mqttConnect+0x18c>
								E_CON_REF_SERVER_UNAVAIL;
					}
					else if (4 == ls_result)//Connection Refused: Bad User Name or Password
 800cf1a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cf1e:	2b04      	cmp	r3, #4
 800cf20:	d103      	bne.n	800cf2a <mod_mqttConnect+0x176>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes =
 800cf22:	4b48      	ldr	r3, [pc, #288]	; (800d044 <mod_mqttConnect+0x290>)
 800cf24:	2206      	movs	r2, #6
 800cf26:	715a      	strb	r2, [r3, #5]
 800cf28:	e00a      	b.n	800cf40 <mod_mqttConnect+0x18c>
								E_CON_REF_BAD_USR_PASS;
					}
					else if (5 == ls_result) //Connection Refused: Not Authorized
 800cf2a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cf2e:	2b05      	cmp	r3, #5
 800cf30:	d103      	bne.n	800cf3a <mod_mqttConnect+0x186>
					{
						gst_deviceStatus.men_mqttConnectErrorCodes = E_CON_REF_NOT_AUTH;
 800cf32:	4b44      	ldr	r3, [pc, #272]	; (800d044 <mod_mqttConnect+0x290>)
 800cf34:	2207      	movs	r2, #7
 800cf36:	715a      	strb	r2, [r3, #5]
 800cf38:	e002      	b.n	800cf40 <mod_mqttConnect+0x18c>
					}
					else
					{
						gst_deviceStatus.men_mqttConnectErrorCodes = E_CON_UNKNOWN_ERROR;
 800cf3a:	4b42      	ldr	r3, [pc, #264]	; (800d044 <mod_mqttConnect+0x290>)
 800cf3c:	2208      	movs	r2, #8
 800cf3e:	715a      	strb	r2, [r3, #5]
					}

					len_retStatus = E_RET_FAILED;
 800cf40:	2302      	movs	r3, #2
 800cf42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf46:	e068      	b.n	800d01a <mod_mqttConnect+0x266>
				}
				else
				{
					gst_deviceStatus.men_mqttConnectErrorCodes = E_CON_UNKNOWN_ERROR;
 800cf48:	4b3e      	ldr	r3, [pc, #248]	; (800d044 <mod_mqttConnect+0x290>)
 800cf4a:	2208      	movs	r2, #8
 800cf4c:	715a      	strb	r2, [r3, #5]
					len_retStatus = E_RET_FAILED;
 800cf4e:	2302      	movs	r3, #2
 800cf50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf54:	e061      	b.n	800d01a <mod_mqttConnect+0x266>
				}
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800cf56:	2302      	movs	r3, #2
 800cf58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf5c:	e05d      	b.n	800d01a <mod_mqttConnect+0x266>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800cf5e:	2302      	movs	r3, #2
 800cf60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf64:	e059      	b.n	800d01a <mod_mqttConnect+0x266>
		}
	}
	else if (E_RET_RSP_ERROR == len_retStatus)
 800cf66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf6a:	2b03      	cmp	r3, #3
 800cf6c:	d13c      	bne.n	800cfe8 <mod_mqttConnect+0x234>
	{
		lsu8_retryCnt = 0;
 800cf6e:	4b32      	ldr	r3, [pc, #200]	; (800d038 <mod_mqttConnect+0x284>)
 800cf70:	2200      	movs	r2, #0
 800cf72:	701a      	strb	r2, [r3, #0]
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800cf74:	4831      	ldr	r0, [pc, #196]	; (800d03c <mod_mqttConnect+0x288>)
 800cf76:	4934      	ldr	r1, [pc, #208]	; (800d048 <mod_mqttConnect+0x294>)
 800cf78:	f004 fead 	bl	8011cd6 <strstr>
 800cf7c:	62b8      	str	r0, [r7, #40]	; 0x28
				(const char *) QMTSTAT);
		if (lu8p_Ptr != NULL)
 800cf7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d02d      	beq.n	800cfe0 <mod_mqttConnect+0x22c>
		{
			if (lu8p_Ptr != NULL)
 800cf84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d026      	beq.n	800cfd8 <mod_mqttConnect+0x224>
			{
				lu8p_Ptr += 10;
 800cf8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf8c:	330a      	adds	r3, #10
 800cf8e:	62bb      	str	r3, [r7, #40]	; 0x28
				ls_result = atoi((char *) lu8p_Ptr);
 800cf90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf92:	f004 fb43 	bl	801161c <atoi>
 800cf96:	4603      	mov	r3, r0
 800cf98:	84fb      	strh	r3, [r7, #38]	; 0x26
				if (sgu8_mqttClientId == ls_result)	//check client Idx
 800cf9a:	4b23      	ldr	r3, [pc, #140]	; (800d028 <mod_mqttConnect+0x274>)
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	461a      	mov	r2, r3
 800cfa0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cfa4:	429a      	cmp	r2, r3
 800cfa6:	d113      	bne.n	800cfd0 <mod_mqttConnect+0x21c>
				{
					lu8p_Ptr += 2;
 800cfa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfaa:	3302      	adds	r3, #2
 800cfac:	62bb      	str	r3, [r7, #40]	; 0x28
					ls_result = atoi((char *) lu8p_Ptr);	//check error code
 800cfae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfb0:	f004 fb34 	bl	801161c <atoi>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	84fb      	strh	r3, [r7, #38]	; 0x26
					if (1 == ls_result)
 800cfb8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800cfbc:	2b01      	cmp	r3, #1
 800cfbe:	d103      	bne.n	800cfc8 <mod_mqttConnect+0x214>
					{
						len_retStatus = E_RET_CONN_CLOSED_ERROR;
 800cfc0:	230a      	movs	r3, #10
 800cfc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cfc6:	e028      	b.n	800d01a <mod_mqttConnect+0x266>
					}
					else
					{
						len_retStatus = E_RET_FAILED;
 800cfc8:	2302      	movs	r3, #2
 800cfca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cfce:	e024      	b.n	800d01a <mod_mqttConnect+0x266>
					}
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800cfd0:	2302      	movs	r3, #2
 800cfd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cfd6:	e020      	b.n	800d01a <mod_mqttConnect+0x266>
				}
			}
			else
			{
				len_retStatus = E_RET_FAILED;
 800cfd8:	2302      	movs	r3, #2
 800cfda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cfde:	e01c      	b.n	800d01a <mod_mqttConnect+0x266>
			}
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cfe6:	e018      	b.n	800d01a <mod_mqttConnect+0x266>
		}

	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800cfe8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cfec:	2b04      	cmp	r3, #4
 800cfee:	d014      	beq.n	800d01a <mod_mqttConnect+0x266>
	{
		lsu8_retryCnt++;
 800cff0:	4b11      	ldr	r3, [pc, #68]	; (800d038 <mod_mqttConnect+0x284>)
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	3301      	adds	r3, #1
 800cff6:	b2da      	uxtb	r2, r3
 800cff8:	4b0f      	ldr	r3, [pc, #60]	; (800d038 <mod_mqttConnect+0x284>)
 800cffa:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800cffc:	4b0e      	ldr	r3, [pc, #56]	; (800d038 <mod_mqttConnect+0x284>)
 800cffe:	781b      	ldrb	r3, [r3, #0]
 800d000:	2b02      	cmp	r3, #2
 800d002:	d803      	bhi.n	800d00c <mod_mqttConnect+0x258>
		{
			len_retStatus = E_RET_INPROGRESS;
 800d004:	2304      	movs	r3, #4
 800d006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d00a:	e006      	b.n	800d01a <mod_mqttConnect+0x266>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d00c:	4b0a      	ldr	r3, [pc, #40]	; (800d038 <mod_mqttConnect+0x284>)
 800d00e:	781b      	ldrb	r3, [r3, #0]
 800d010:	2b03      	cmp	r3, #3
 800d012:	d902      	bls.n	800d01a <mod_mqttConnect+0x266>
		{
			lsu8_retryCnt = 0;
 800d014:	4b08      	ldr	r3, [pc, #32]	; (800d038 <mod_mqttConnect+0x284>)
 800d016:	2200      	movs	r2, #0
 800d018:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800d01a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d01e:	4618      	mov	r0, r3
 800d020:	3734      	adds	r7, #52	; 0x34
 800d022:	46bd      	mov	sp, r7
 800d024:	bd90      	pop	{r4, r7, pc}
 800d026:	bf00      	nop
 800d028:	1fff4825 	.word	0x1fff4825
 800d02c:	1fff47dd 	.word	0x1fff47dd
 800d030:	08013e10 	.word	0x08013e10
 800d034:	08013e20 	.word	0x08013e20
 800d038:	1fff4841 	.word	0x1fff4841
 800d03c:	1fff4784 	.word	0x1fff4784
 800d040:	1fff05f2 	.word	0x1fff05f2
 800d044:	1ffea4dc 	.word	0x1ffea4dc
 800d048:	08013d14 	.word	0x08013d14

0800d04c <mod_mqttEnableFunctionality>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttEnableFunctionality(void)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d052:	2304      	movs	r3, #4
 800d054:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[3] = { 0 };
 800d056:	2300      	movs	r3, #0
 800d058:	80bb      	strh	r3, [r7, #4]
 800d05a:	2300      	movs	r3, #0
 800d05c:	71bb      	strb	r3, [r7, #6]

	sprintf((char *) lu8arr_param, (const char*) "1\r\n");
 800d05e:	1d3b      	adds	r3, r7, #4
 800d060:	4a16      	ldr	r2, [pc, #88]	; (800d0bc <mod_mqttEnableFunctionality+0x70>)
 800d062:	601a      	str	r2, [r3, #0]
	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_DISBALE_ENABLE_MODEM,
 800d064:	1d3b      	adds	r3, r7, #4
 800d066:	2017      	movs	r0, #23
 800d068:	4619      	mov	r1, r3
 800d06a:	f7fe fdbd 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d06e:	4603      	mov	r3, r0
 800d070:	71fb      	strb	r3, [r7, #7]
			(uint8_t *) lu8arr_param);
	if (E_RET_SUCCESS == len_retStatus)
 800d072:	79fb      	ldrb	r3, [r7, #7]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d105      	bne.n	800d084 <mod_mqttEnableFunctionality+0x38>
	{
		lsu8_retryCnt = 0;
 800d078:	4b11      	ldr	r3, [pc, #68]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d07a:	2200      	movs	r2, #0
 800d07c:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_SUCCESS;
 800d07e:	2300      	movs	r3, #0
 800d080:	71fb      	strb	r3, [r7, #7]
 800d082:	e016      	b.n	800d0b2 <mod_mqttEnableFunctionality+0x66>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800d084:	79fb      	ldrb	r3, [r7, #7]
 800d086:	2b04      	cmp	r3, #4
 800d088:	d013      	beq.n	800d0b2 <mod_mqttEnableFunctionality+0x66>
	{
		lsu8_retryCnt++;
 800d08a:	4b0d      	ldr	r3, [pc, #52]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d08c:	781b      	ldrb	r3, [r3, #0]
 800d08e:	3301      	adds	r3, #1
 800d090:	b2da      	uxtb	r2, r3
 800d092:	4b0b      	ldr	r3, [pc, #44]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d094:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d096:	4b0a      	ldr	r3, [pc, #40]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	2b02      	cmp	r3, #2
 800d09c:	d802      	bhi.n	800d0a4 <mod_mqttEnableFunctionality+0x58>
		{
			len_retStatus = E_RET_INPROGRESS;
 800d09e:	2304      	movs	r3, #4
 800d0a0:	71fb      	strb	r3, [r7, #7]
 800d0a2:	e006      	b.n	800d0b2 <mod_mqttEnableFunctionality+0x66>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d0a4:	4b06      	ldr	r3, [pc, #24]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	2b03      	cmp	r3, #3
 800d0aa:	d902      	bls.n	800d0b2 <mod_mqttEnableFunctionality+0x66>
		{
			lsu8_retryCnt = 0;
 800d0ac:	4b04      	ldr	r3, [pc, #16]	; (800d0c0 <mod_mqttEnableFunctionality+0x74>)
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800d0b2:	79fb      	ldrb	r3, [r7, #7]
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3708      	adds	r7, #8
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}
 800d0bc:	000a0d31 	.word	0x000a0d31
 800d0c0:	1fff4842 	.word	0x1fff4842

0800d0c4 <mod_mqttDisableFunctionality>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttDisableFunctionality(void)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b082      	sub	sp, #8
 800d0c8:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d0ca:	2304      	movs	r3, #4
 800d0cc:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[3] = { 0 };
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	80bb      	strh	r3, [r7, #4]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	71bb      	strb	r3, [r7, #6]

	sprintf((char *) lu8arr_param, (const char*) "4\r\n");
 800d0d6:	1d3b      	adds	r3, r7, #4
 800d0d8:	4a16      	ldr	r2, [pc, #88]	; (800d134 <mod_mqttDisableFunctionality+0x70>)
 800d0da:	601a      	str	r2, [r3, #0]
	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_DISBALE_ENABLE_MODEM,
 800d0dc:	1d3b      	adds	r3, r7, #4
 800d0de:	2017      	movs	r0, #23
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	f7fe fd81 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	71fb      	strb	r3, [r7, #7]
			(uint8_t *) lu8arr_param);
	if (E_RET_SUCCESS == len_retStatus)
 800d0ea:	79fb      	ldrb	r3, [r7, #7]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d105      	bne.n	800d0fc <mod_mqttDisableFunctionality+0x38>
	{
		lsu8_retryCnt = 0;
 800d0f0:	4b11      	ldr	r3, [pc, #68]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_SUCCESS;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	71fb      	strb	r3, [r7, #7]
 800d0fa:	e016      	b.n	800d12a <mod_mqttDisableFunctionality+0x66>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800d0fc:	79fb      	ldrb	r3, [r7, #7]
 800d0fe:	2b04      	cmp	r3, #4
 800d100:	d013      	beq.n	800d12a <mod_mqttDisableFunctionality+0x66>
	{
		lsu8_retryCnt++;
 800d102:	4b0d      	ldr	r3, [pc, #52]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	3301      	adds	r3, #1
 800d108:	b2da      	uxtb	r2, r3
 800d10a:	4b0b      	ldr	r3, [pc, #44]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d10c:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d10e:	4b0a      	ldr	r3, [pc, #40]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	2b02      	cmp	r3, #2
 800d114:	d802      	bhi.n	800d11c <mod_mqttDisableFunctionality+0x58>
		{
			len_retStatus = E_RET_INPROGRESS;
 800d116:	2304      	movs	r3, #4
 800d118:	71fb      	strb	r3, [r7, #7]
 800d11a:	e006      	b.n	800d12a <mod_mqttDisableFunctionality+0x66>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d11c:	4b06      	ldr	r3, [pc, #24]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d11e:	781b      	ldrb	r3, [r3, #0]
 800d120:	2b03      	cmp	r3, #3
 800d122:	d902      	bls.n	800d12a <mod_mqttDisableFunctionality+0x66>
		{
			lsu8_retryCnt = 0;
 800d124:	4b04      	ldr	r3, [pc, #16]	; (800d138 <mod_mqttDisableFunctionality+0x74>)
 800d126:	2200      	movs	r2, #0
 800d128:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800d12a:	79fb      	ldrb	r3, [r7, #7]
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3708      	adds	r7, #8
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}
 800d134:	000a0d34 	.word	0x000a0d34
 800d138:	1fff4843 	.word	0x1fff4843

0800d13c <mod_mqttDisableEnableFunctionality>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttDisableEnableFunctionality(void)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b082      	sub	sp, #8
 800d140:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d142:	2304      	movs	r3, #4
 800d144:	71fb      	strb	r3, [r7, #7]

	switch (sen_modemResetState)
 800d146:	4b21      	ldr	r3, [pc, #132]	; (800d1cc <mod_mqttDisableEnableFunctionality+0x90>)
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d016      	beq.n	800d17c <mod_mqttDisableEnableFunctionality+0x40>
 800d14e:	2b02      	cmp	r3, #2
 800d150:	d02b      	beq.n	800d1aa <mod_mqttDisableEnableFunctionality+0x6e>
 800d152:	2b00      	cmp	r3, #0
 800d154:	d000      	beq.n	800d158 <mod_mqttDisableEnableFunctionality+0x1c>
				len_retStatus = E_RET_SUCCESS;
			}
		break;

		default:
		break;
 800d156:	e034      	b.n	800d1c2 <mod_mqttDisableEnableFunctionality+0x86>
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;

	switch (sen_modemResetState)
	{
		case E_RST_DISABLE_FUNCTION:
			len_retStatus = mod_mqttDisableFunctionality();
 800d158:	f7ff ffb4 	bl	800d0c4 <mod_mqttDisableFunctionality>
 800d15c:	4603      	mov	r3, r0
 800d15e:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus)
 800d160:	79fb      	ldrb	r3, [r7, #7]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d109      	bne.n	800d17a <mod_mqttDisableEnableFunctionality+0x3e>
			{
				len_retStatus = E_RET_INPROGRESS;
 800d166:	2304      	movs	r3, #4
 800d168:	71fb      	strb	r3, [r7, #7]
				sen_modemResetState = E_RST_ENALBE_FUNCTION;
 800d16a:	4b18      	ldr	r3, [pc, #96]	; (800d1cc <mod_mqttDisableEnableFunctionality+0x90>)
 800d16c:	2201      	movs	r2, #1
 800d16e:	701a      	strb	r2, [r3, #0]
				tm_setResetTimer(5000);
 800d170:	f241 3088 	movw	r0, #5000	; 0x1388
 800d174:	f7f3 f916 	bl	80003a4 <tm_setResetTimer>
			}
		break;
 800d178:	e023      	b.n	800d1c2 <mod_mqttDisableEnableFunctionality+0x86>
 800d17a:	e022      	b.n	800d1c2 <mod_mqttDisableEnableFunctionality+0x86>

		case E_RST_ENALBE_FUNCTION:
			if (tm_getResetTimerValue() == 0)
 800d17c:	f7f3 f920 	bl	80003c0 <tm_getResetTimerValue>
 800d180:	4603      	mov	r3, r0
 800d182:	2b00      	cmp	r3, #0
 800d184:	d110      	bne.n	800d1a8 <mod_mqttDisableEnableFunctionality+0x6c>
			{
				len_retStatus = mod_mqttEnableFunctionality();
 800d186:	f7ff ff61 	bl	800d04c <mod_mqttEnableFunctionality>
 800d18a:	4603      	mov	r3, r0
 800d18c:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800d18e:	79fb      	ldrb	r3, [r7, #7]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d109      	bne.n	800d1a8 <mod_mqttDisableEnableFunctionality+0x6c>
				{
					len_retStatus = E_RET_INPROGRESS;
 800d194:	2304      	movs	r3, #4
 800d196:	71fb      	strb	r3, [r7, #7]
					sen_modemResetState = E_RST_WAIT_FUNCTION;
 800d198:	4b0c      	ldr	r3, [pc, #48]	; (800d1cc <mod_mqttDisableEnableFunctionality+0x90>)
 800d19a:	2202      	movs	r2, #2
 800d19c:	701a      	strb	r2, [r3, #0]
					tm_setResetTimer(5000);
 800d19e:	f241 3088 	movw	r0, #5000	; 0x1388
 800d1a2:	f7f3 f8ff 	bl	80003a4 <tm_setResetTimer>
				}
			}
		break;
 800d1a6:	e00c      	b.n	800d1c2 <mod_mqttDisableEnableFunctionality+0x86>
 800d1a8:	e00b      	b.n	800d1c2 <mod_mqttDisableEnableFunctionality+0x86>

		case E_RST_WAIT_FUNCTION:
			if (tm_getResetTimerValue() == 0)
 800d1aa:	f7f3 f909 	bl	80003c0 <tm_getResetTimerValue>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d105      	bne.n	800d1c0 <mod_mqttDisableEnableFunctionality+0x84>
			{
				sen_modemResetState = E_RST_DISABLE_FUNCTION;
 800d1b4:	4b05      	ldr	r3, [pc, #20]	; (800d1cc <mod_mqttDisableEnableFunctionality+0x90>)
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	701a      	strb	r2, [r3, #0]
				len_retStatus = E_RET_SUCCESS;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	71fb      	strb	r3, [r7, #7]
			}
		break;
 800d1be:	e7ff      	b.n	800d1c0 <mod_mqttDisableEnableFunctionality+0x84>
 800d1c0:	bf00      	nop

		default:
		break;
	}

	return len_retStatus;
 800d1c2:	79fb      	ldrb	r3, [r7, #7]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3708      	adds	r7, #8
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	1fff482d 	.word	0x1fff482d

0800d1d0 <mod_mqttPublishData>:
*
* Return values 	:	en_responseRetCodes_t - return status
*
****************************************************************************/
static en_responseRetCodes_t mod_mqttPublishData(uint8_t * lu8p_data, uint16_t lu16_len, uint8_t* lu8p_topic)
{
 800d1d0:	b590      	push	{r4, r7, lr}
 800d1d2:	b09b      	sub	sp, #108	; 0x6c
 800d1d4:	af02      	add	r7, sp, #8
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	460b      	mov	r3, r1
 800d1da:	607a      	str	r2, [r7, #4]
 800d1dc:	817b      	strh	r3, [r7, #10]
	static uint8_t lsu8_retryCnt = 0;
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d1de:	2304      	movs	r3, #4
 800d1e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t *lu8p_Ptr = NULL;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	65bb      	str	r3, [r7, #88]	; 0x58
	uint8_t lu8arr_param[50] = { 0 };
 800d1e8:	f107 0314 	add.w	r3, r7, #20
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	601a      	str	r2, [r3, #0]
 800d1f0:	3304      	adds	r3, #4
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	601a      	str	r2, [r3, #0]
 800d1f6:	3304      	adds	r3, #4
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	601a      	str	r2, [r3, #0]
 800d1fc:	3304      	adds	r3, #4
 800d1fe:	2200      	movs	r2, #0
 800d200:	601a      	str	r2, [r3, #0]
 800d202:	3304      	adds	r3, #4
 800d204:	2200      	movs	r2, #0
 800d206:	601a      	str	r2, [r3, #0]
 800d208:	3304      	adds	r3, #4
 800d20a:	2200      	movs	r2, #0
 800d20c:	601a      	str	r2, [r3, #0]
 800d20e:	3304      	adds	r3, #4
 800d210:	2200      	movs	r2, #0
 800d212:	601a      	str	r2, [r3, #0]
 800d214:	3304      	adds	r3, #4
 800d216:	2200      	movs	r2, #0
 800d218:	601a      	str	r2, [r3, #0]
 800d21a:	3304      	adds	r3, #4
 800d21c:	2200      	movs	r2, #0
 800d21e:	601a      	str	r2, [r3, #0]
 800d220:	3304      	adds	r3, #4
 800d222:	2200      	movs	r2, #0
 800d224:	601a      	str	r2, [r3, #0]
 800d226:	3304      	adds	r3, #4
 800d228:	2200      	movs	r2, #0
 800d22a:	601a      	str	r2, [r3, #0]
 800d22c:	3304      	adds	r3, #4
 800d22e:	2200      	movs	r2, #0
 800d230:	601a      	str	r2, [r3, #0]
 800d232:	3304      	adds	r3, #4
 800d234:	2200      	movs	r2, #0
 800d236:	801a      	strh	r2, [r3, #0]
 800d238:	3302      	adds	r3, #2
	short ls_result = 0;
 800d23a:	2300      	movs	r3, #0
 800d23c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint64_t lu64_totalTime = 0;
 800d240:	f04f 0200 	mov.w	r2, #0
 800d244:	f04f 0300 	mov.w	r3, #0
 800d248:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 
	switch (sen_publishDataState)
 800d24c:	4bba      	ldr	r3, [pc, #744]	; (800d538 <mod_mqttPublishData+0x368>)
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d003      	beq.n	800d25c <mod_mqttPublishData+0x8c>
 800d254:	2b01      	cmp	r3, #1
 800d256:	f000 80c3 	beq.w	800d3e0 <mod_mqttPublishData+0x210>
 800d25a:	e1b7      	b.n	800d5cc <mod_mqttPublishData+0x3fc>
	{
		case E_PUBLISH_CMD_STATE:
 
			sprintf((char *) lu8arr_param, (const char*) "%d,1,%d,0,%s,%d\r\n",
 800d25c:	4bb7      	ldr	r3, [pc, #732]	; (800d53c <mod_mqttPublishData+0x36c>)
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	461c      	mov	r4, r3
 800d262:	897b      	ldrh	r3, [r7, #10]
 800d264:	f107 0114 	add.w	r1, r7, #20
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	9200      	str	r2, [sp, #0]
 800d26c:	9301      	str	r3, [sp, #4]
 800d26e:	4608      	mov	r0, r1
 800d270:	49b3      	ldr	r1, [pc, #716]	; (800d540 <mod_mqttPublishData+0x370>)
 800d272:	4622      	mov	r2, r4
 800d274:	2300      	movs	r3, #0
 800d276:	f004 fccb 	bl	8011c10 <siprintf>
					sgu8_mqttClientId, MQTT_PUBLISH_QOS, lu8p_topic, lu16_len);
 
			len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_PUBLISH,
 800d27a:	f107 0314 	add.w	r3, r7, #20
 800d27e:	2015      	movs	r0, #21
 800d280:	4619      	mov	r1, r3
 800d282:	f7fe fcb1 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d286:	4603      	mov	r3, r0
 800d288:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					(uint8_t *) lu8arr_param);
			if (E_RET_SUCCESS == len_retStatus)
 800d28c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d290:	2b00      	cmp	r3, #0
 800d292:	d130      	bne.n	800d2f6 <mod_mqttPublishData+0x126>
			{
				lu8p_Ptr =
 800d294:	48ab      	ldr	r0, [pc, #684]	; (800d544 <mod_mqttPublishData+0x374>)
 800d296:	49ac      	ldr	r1, [pc, #688]	; (800d548 <mod_mqttPublishData+0x378>)
 800d298:	f004 fd1d 	bl	8011cd6 <strstr>
 800d29c:	65b8      	str	r0, [r7, #88]	; 0x58
						(uint8_t *) strstr((const char *) gu8arr_respBuffer,
								(const char *) gcst_ATCmdTable[E_IDX_MQTT_PUBLISH].mu8arr_respString);
				if (NULL != lu8p_Ptr)
 800d29e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d01f      	beq.n	800d2e4 <mod_mqttPublishData+0x114>
				{
					lsu8_retryCnt = 0;
 800d2a4:	4ba9      	ldr	r3, [pc, #676]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	701a      	strb	r2, [r3, #0]
 
					memset(gcst_ATCmdTable[E_IDX_MQTT_PUBLISH_DATA].mu8arr_cmdString, 0,
 800d2aa:	48a9      	ldr	r0, [pc, #676]	; (800d550 <mod_mqttPublishData+0x380>)
 800d2ac:	2100      	movs	r1, #0
 800d2ae:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800d2b2:	f004 f9ee 	bl	8011692 <memset>
							sizeof(gcst_ATCmdTable[E_IDX_MQTT_PUBLISH_DATA].mu8arr_cmdString));
 
					strncpy(
 800d2b6:	897b      	ldrh	r3, [r7, #10]
 800d2b8:	48a5      	ldr	r0, [pc, #660]	; (800d550 <mod_mqttPublishData+0x380>)
 800d2ba:	68f9      	ldr	r1, [r7, #12]
 800d2bc:	461a      	mov	r2, r3
 800d2be:	f004 fcf8 	bl	8011cb2 <strncpy>
							(char *) gcst_ATCmdTable[E_IDX_MQTT_PUBLISH_DATA].mu8arr_cmdString,
							(char *) lu8p_data, lu16_len);
 
					gcst_ATCmdTable[E_IDX_MQTT_PUBLISH_DATA].mu8arr_cmdString[lu16_len++] =
 800d2c2:	897b      	ldrh	r3, [r7, #10]
 800d2c4:	1c5a      	adds	r2, r3, #1
 800d2c6:	817a      	strh	r2, [r7, #10]
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	4ba2      	ldr	r3, [pc, #648]	; (800d554 <mod_mqttPublishData+0x384>)
 800d2cc:	4413      	add	r3, r2
 800d2ce:	f503 43cc 	add.w	r3, r3, #26112	; 0x6600
 800d2d2:	3318      	adds	r3, #24
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	701a      	strb	r2, [r3, #0]
							'\0';
 
					sen_publishDataState = E_PUBLISH_DATA_STATE;
 800d2d8:	4b97      	ldr	r3, [pc, #604]	; (800d538 <mod_mqttPublishData+0x368>)
 800d2da:	2201      	movs	r2, #1
 800d2dc:	701a      	strb	r2, [r3, #0]
					len_retStatus = E_RET_INPROGRESS;
 800d2de:	2304      	movs	r3, #4
 800d2e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
 
				sgu8_respCount = 0;
 800d2e4:	4b9c      	ldr	r3, [pc, #624]	; (800d558 <mod_mqttPublishData+0x388>)
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	701a      	strb	r2, [r3, #0]
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800d2ea:	4896      	ldr	r0, [pc, #600]	; (800d544 <mod_mqttPublishData+0x374>)
 800d2ec:	2100      	movs	r1, #0
 800d2ee:	2240      	movs	r2, #64	; 0x40
 800d2f0:	f004 f9cf 	bl	8011692 <memset>
 800d2f4:	e073      	b.n	800d3de <mod_mqttPublishData+0x20e>
			}
			else if(E_RET_CME_ERROR == len_retStatus)
 800d2f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d2fa:	2b0b      	cmp	r3, #11
 800d2fc:	d107      	bne.n	800d30e <mod_mqttPublishData+0x13e>
			{
				if(sgu16_cmeError == 58)
 800d2fe:	4b97      	ldr	r3, [pc, #604]	; (800d55c <mod_mqttPublishData+0x38c>)
 800d300:	881b      	ldrh	r3, [r3, #0]
 800d302:	2b3a      	cmp	r3, #58	; 0x3a
 800d304:	d16b      	bne.n	800d3de <mod_mqttPublishData+0x20e>
				{
					len_retStatus = E_RET_CME_ERROR;
 800d306:	230b      	movs	r3, #11
 800d308:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				{
					lsu8_retryCnt = 0;
					len_retStatus = E_RET_TIMEOUT_ERROR;
				}
			}
		break;
 800d30c:	e162      	b.n	800d5d4 <mod_mqttPublishData+0x404>
				if(sgu16_cmeError == 58)
				{
					len_retStatus = E_RET_CME_ERROR;
				}
			}
			else if (E_RET_RSP_ERROR == len_retStatus)
 800d30e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d312:	2b03      	cmp	r3, #3
 800d314:	d146      	bne.n	800d3a4 <mod_mqttPublishData+0x1d4>
			{
				lsu8_retryCnt = 0;
 800d316:	4b8d      	ldr	r3, [pc, #564]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d318:	2200      	movs	r2, #0
 800d31a:	701a      	strb	r2, [r3, #0]
				lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800d31c:	4889      	ldr	r0, [pc, #548]	; (800d544 <mod_mqttPublishData+0x374>)
 800d31e:	4990      	ldr	r1, [pc, #576]	; (800d560 <mod_mqttPublishData+0x390>)
 800d320:	f004 fcd9 	bl	8011cd6 <strstr>
 800d324:	65b8      	str	r0, [r7, #88]	; 0x58
						(const char *) QMTSTAT);
				if (lu8p_Ptr != NULL)
 800d326:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d02f      	beq.n	800d38c <mod_mqttPublishData+0x1bc>
				{
					if (lu8p_Ptr != NULL)
 800d32c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d028      	beq.n	800d384 <mod_mqttPublishData+0x1b4>
					{
						lu8p_Ptr += 10;
 800d332:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d334:	330a      	adds	r3, #10
 800d336:	65bb      	str	r3, [r7, #88]	; 0x58
						ls_result = atoi((char *) lu8p_Ptr);
 800d338:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d33a:	f004 f96f 	bl	801161c <atoi>
 800d33e:	4603      	mov	r3, r0
 800d340:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
						if (sgu8_mqttClientId == ls_result)	//check client Idx
 800d344:	4b7d      	ldr	r3, [pc, #500]	; (800d53c <mod_mqttPublishData+0x36c>)
 800d346:	781b      	ldrb	r3, [r3, #0]
 800d348:	461a      	mov	r2, r3
 800d34a:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d34e:	429a      	cmp	r2, r3
 800d350:	d114      	bne.n	800d37c <mod_mqttPublishData+0x1ac>
						{
							lu8p_Ptr += 2;
 800d352:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d354:	3302      	adds	r3, #2
 800d356:	65bb      	str	r3, [r7, #88]	; 0x58
							ls_result = atoi((char *) lu8p_Ptr);	//check error code
 800d358:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d35a:	f004 f95f 	bl	801161c <atoi>
 800d35e:	4603      	mov	r3, r0
 800d360:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
							if (1 == ls_result)
 800d364:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d368:	2b01      	cmp	r3, #1
 800d36a:	d103      	bne.n	800d374 <mod_mqttPublishData+0x1a4>
							{
								len_retStatus = E_RET_CONN_CLOSED_ERROR;
 800d36c:	230a      	movs	r3, #10
 800d36e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d372:	e00e      	b.n	800d392 <mod_mqttPublishData+0x1c2>
							}
							else
							{
								len_retStatus = E_RET_FAILED;
 800d374:	2302      	movs	r3, #2
 800d376:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d37a:	e00a      	b.n	800d392 <mod_mqttPublishData+0x1c2>
							}
						}
						else
						{
							len_retStatus = E_RET_FAILED;
 800d37c:	2302      	movs	r3, #2
 800d37e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d382:	e006      	b.n	800d392 <mod_mqttPublishData+0x1c2>
						}
					}
					else
					{
						len_retStatus = E_RET_FAILED;
 800d384:	2302      	movs	r3, #2
 800d386:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d38a:	e002      	b.n	800d392 <mod_mqttPublishData+0x1c2>
					}
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800d38c:	2302      	movs	r3, #2
 800d38e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
 
				sgu8_respCount = 0;
 800d392:	4b71      	ldr	r3, [pc, #452]	; (800d558 <mod_mqttPublishData+0x388>)
 800d394:	2200      	movs	r2, #0
 800d396:	701a      	strb	r2, [r3, #0]
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800d398:	486a      	ldr	r0, [pc, #424]	; (800d544 <mod_mqttPublishData+0x374>)
 800d39a:	2100      	movs	r1, #0
 800d39c:	2240      	movs	r2, #64	; 0x40
 800d39e:	f004 f978 	bl	8011692 <memset>
 800d3a2:	e01c      	b.n	800d3de <mod_mqttPublishData+0x20e>
 
			}
			else if (E_RET_INPROGRESS != len_retStatus)
 800d3a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d3a8:	2b04      	cmp	r3, #4
 800d3aa:	d018      	beq.n	800d3de <mod_mqttPublishData+0x20e>
			{
				lsu8_retryCnt++;
 800d3ac:	4b67      	ldr	r3, [pc, #412]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d3ae:	781b      	ldrb	r3, [r3, #0]
 800d3b0:	3301      	adds	r3, #1
 800d3b2:	b2da      	uxtb	r2, r3
 800d3b4:	4b65      	ldr	r3, [pc, #404]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d3b6:	701a      	strb	r2, [r3, #0]
				if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d3b8:	4b64      	ldr	r3, [pc, #400]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	2b02      	cmp	r3, #2
 800d3be:	d803      	bhi.n	800d3c8 <mod_mqttPublishData+0x1f8>
				{
					len_retStatus = E_RET_INPROGRESS;
 800d3c0:	2304      	movs	r3, #4
 800d3c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d3c6:	e00a      	b.n	800d3de <mod_mqttPublishData+0x20e>
				}
				else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d3c8:	4b60      	ldr	r3, [pc, #384]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	2b03      	cmp	r3, #3
 800d3ce:	d906      	bls.n	800d3de <mod_mqttPublishData+0x20e>
				{
					lsu8_retryCnt = 0;
 800d3d0:	4b5e      	ldr	r3, [pc, #376]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	701a      	strb	r2, [r3, #0]
					len_retStatus = E_RET_TIMEOUT_ERROR;
 800d3d6:	2306      	movs	r3, #6
 800d3d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		break;
 800d3dc:	e0fa      	b.n	800d5d4 <mod_mqttPublishData+0x404>
 800d3de:	e0f9      	b.n	800d5d4 <mod_mqttPublishData+0x404>
 
		case E_PUBLISH_DATA_STATE:
			len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_PUBLISH_DATA, NULL);
 800d3e0:	2016      	movs	r0, #22
 800d3e2:	2100      	movs	r1, #0
 800d3e4:	f7fe fc00 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (E_RET_SUCCESS == len_retStatus)
 800d3ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d160      	bne.n	800d4b8 <mod_mqttPublishData+0x2e8>
			{
				lu8p_Ptr =
 800d3f6:	4853      	ldr	r0, [pc, #332]	; (800d544 <mod_mqttPublishData+0x374>)
 800d3f8:	495a      	ldr	r1, [pc, #360]	; (800d564 <mod_mqttPublishData+0x394>)
 800d3fa:	f004 fc6c 	bl	8011cd6 <strstr>
 800d3fe:	65b8      	str	r0, [r7, #88]	; 0x58
						(uint8_t *) strstr((const char *) gu8arr_respBuffer,
								(const char *) gcst_ATCmdTable[E_IDX_MQTT_PUBLISH_DATA].mu8arr_otherRspString);
				if (NULL != lu8p_Ptr)
 800d400:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d402:	2b00      	cmp	r3, #0
 800d404:	d04f      	beq.n	800d4a6 <mod_mqttPublishData+0x2d6>
				{
					lu8p_Ptr += 11;
 800d406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d408:	330b      	adds	r3, #11
 800d40a:	65bb      	str	r3, [r7, #88]	; 0x58
					ls_result = atoi((const char *) lu8p_Ptr);
 800d40c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d40e:	f004 f905 	bl	801161c <atoi>
 800d412:	4603      	mov	r3, r0
 800d414:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
					if (sgu8_mqttClientId == ls_result)
 800d418:	4b48      	ldr	r3, [pc, #288]	; (800d53c <mod_mqttPublishData+0x36c>)
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	461a      	mov	r2, r3
 800d41e:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d422:	429a      	cmp	r2, r3
 800d424:	d13f      	bne.n	800d4a6 <mod_mqttPublishData+0x2d6>
					{
						lu8p_Ptr += 2;
 800d426:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d428:	3302      	adds	r3, #2
 800d42a:	65bb      	str	r3, [r7, #88]	; 0x58
						ls_result = atoi((const char *) lu8p_Ptr);
 800d42c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d42e:	f004 f8f5 	bl	801161c <atoi>
 800d432:	4603      	mov	r3, r0
 800d434:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
						if (1 == ls_result)	//msg id
 800d438:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d132      	bne.n	800d4a6 <mod_mqttPublishData+0x2d6>
						{
							lu8p_Ptr += 2;
 800d440:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d442:	3302      	adds	r3, #2
 800d444:	65bb      	str	r3, [r7, #88]	; 0x58
							ls_result = atoi((const char *) lu8p_Ptr);
 800d446:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d448:	f004 f8e8 	bl	801161c <atoi>
 800d44c:	4603      	mov	r3, r0
 800d44e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
							if (E_PUB_SUCCESS == ls_result)	//Packet sent successfully and ACK received
 800d452:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d456:	2b00      	cmp	r3, #0
 800d458:	d109      	bne.n	800d46e <mod_mqttPublishData+0x29e>
							{
								gst_deviceStatus.men_mqttPublishErrorCode = E_PUB_SUCCESS;
 800d45a:	4b43      	ldr	r3, [pc, #268]	; (800d568 <mod_mqttPublishData+0x398>)
 800d45c:	2200      	movs	r2, #0
 800d45e:	71da      	strb	r2, [r3, #7]
								len_retStatus = E_RET_SUCCESS;
 800d460:	2300      	movs	r3, #0
 800d462:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
								sen_publishDataState = E_PUBLISH_CMD_STATE;
 800d466:	4b34      	ldr	r3, [pc, #208]	; (800d538 <mod_mqttPublishData+0x368>)
 800d468:	2200      	movs	r2, #0
 800d46a:	701a      	strb	r2, [r3, #0]
 800d46c:	e01b      	b.n	800d4a6 <mod_mqttPublishData+0x2d6>
							}
							else if(E_PUB_PACK_RETRAN == ls_result)	//Packet retransmission
 800d46e:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d472:	2b01      	cmp	r3, #1
 800d474:	d106      	bne.n	800d484 <mod_mqttPublishData+0x2b4>
							{
								gst_deviceStatus.men_mqttPublishErrorCode = E_PUB_PACK_RETRAN;
 800d476:	4b3c      	ldr	r3, [pc, #240]	; (800d568 <mod_mqttPublishData+0x398>)
 800d478:	2201      	movs	r2, #1
 800d47a:	71da      	strb	r2, [r3, #7]
								len_retStatus = E_RET_INPROGRESS;
 800d47c:	2304      	movs	r3, #4
 800d47e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d482:	e010      	b.n	800d4a6 <mod_mqttPublishData+0x2d6>
							}
							else if(E_PUB_FAILED_SEND_PACK == ls_result)	//Failed to send packet
 800d484:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d488:	2b02      	cmp	r3, #2
 800d48a:	d106      	bne.n	800d49a <mod_mqttPublishData+0x2ca>
							{
								gst_deviceStatus.men_mqttPublishErrorCode = E_PUB_FAILED_SEND_PACK;
 800d48c:	4b36      	ldr	r3, [pc, #216]	; (800d568 <mod_mqttPublishData+0x398>)
 800d48e:	2202      	movs	r2, #2
 800d490:	71da      	strb	r2, [r3, #7]
								len_retStatus = E_RET_FAILED;
 800d492:	2302      	movs	r3, #2
 800d494:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d498:	e005      	b.n	800d4a6 <mod_mqttPublishData+0x2d6>
							}
							else
							{
								gst_deviceStatus.men_mqttPublishErrorCode = E_PUB_UNKNOWN_ERROR;
 800d49a:	4b33      	ldr	r3, [pc, #204]	; (800d568 <mod_mqttPublishData+0x398>)
 800d49c:	2203      	movs	r2, #3
 800d49e:	71da      	strb	r2, [r3, #7]
								len_retStatus = E_RET_FAILED;
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							}
						}
					}
				}
 
				sgu8_respCount = 0;
 800d4a6:	4b2c      	ldr	r3, [pc, #176]	; (800d558 <mod_mqttPublishData+0x388>)
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	701a      	strb	r2, [r3, #0]
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800d4ac:	4825      	ldr	r0, [pc, #148]	; (800d544 <mod_mqttPublishData+0x374>)
 800d4ae:	2100      	movs	r1, #0
 800d4b0:	2240      	movs	r2, #64	; 0x40
 800d4b2:	f004 f8ee 	bl	8011692 <memset>
 800d4b6:	e088      	b.n	800d5ca <mod_mqttPublishData+0x3fa>
			}
			else if (E_RET_RSP_ERROR == len_retStatus)
 800d4b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d4bc:	2b03      	cmp	r3, #3
 800d4be:	d164      	bne.n	800d58a <mod_mqttPublishData+0x3ba>
			{
				lsu8_retryCnt = 0;
 800d4c0:	4b22      	ldr	r3, [pc, #136]	; (800d54c <mod_mqttPublishData+0x37c>)
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	701a      	strb	r2, [r3, #0]
				lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800d4c6:	481f      	ldr	r0, [pc, #124]	; (800d544 <mod_mqttPublishData+0x374>)
 800d4c8:	4925      	ldr	r1, [pc, #148]	; (800d560 <mod_mqttPublishData+0x390>)
 800d4ca:	f004 fc04 	bl	8011cd6 <strstr>
 800d4ce:	65b8      	str	r0, [r7, #88]	; 0x58
						(const char *) QMTSTAT);
				if (lu8p_Ptr != NULL)
 800d4d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d04a      	beq.n	800d56c <mod_mqttPublishData+0x39c>
				{
					if (lu8p_Ptr != NULL)
 800d4d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d028      	beq.n	800d52e <mod_mqttPublishData+0x35e>
					{
						lu8p_Ptr += 10;
 800d4dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d4de:	330a      	adds	r3, #10
 800d4e0:	65bb      	str	r3, [r7, #88]	; 0x58
						ls_result = atoi((char *) lu8p_Ptr);
 800d4e2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d4e4:	f004 f89a 	bl	801161c <atoi>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
						if (sgu8_mqttClientId == ls_result)	//check client Idx
 800d4ee:	4b13      	ldr	r3, [pc, #76]	; (800d53c <mod_mqttPublishData+0x36c>)
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	461a      	mov	r2, r3
 800d4f4:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d4f8:	429a      	cmp	r2, r3
 800d4fa:	d114      	bne.n	800d526 <mod_mqttPublishData+0x356>
						{
							lu8p_Ptr += 2;
 800d4fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d4fe:	3302      	adds	r3, #2
 800d500:	65bb      	str	r3, [r7, #88]	; 0x58
							ls_result = atoi((char *) lu8p_Ptr);	//check error code
 800d502:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d504:	f004 f88a 	bl	801161c <atoi>
 800d508:	4603      	mov	r3, r0
 800d50a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
							if (1 == ls_result)
 800d50e:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800d512:	2b01      	cmp	r3, #1
 800d514:	d103      	bne.n	800d51e <mod_mqttPublishData+0x34e>
							{
								len_retStatus = E_RET_CONN_CLOSED_ERROR;
 800d516:	230a      	movs	r3, #10
 800d518:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d51c:	e029      	b.n	800d572 <mod_mqttPublishData+0x3a2>
							}
							else
							{
								len_retStatus = E_RET_FAILED;
 800d51e:	2302      	movs	r3, #2
 800d520:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d524:	e025      	b.n	800d572 <mod_mqttPublishData+0x3a2>
							}
						}
						else
						{
							len_retStatus = E_RET_FAILED;
 800d526:	2302      	movs	r3, #2
 800d528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d52c:	e021      	b.n	800d572 <mod_mqttPublishData+0x3a2>
						}
					}
					else
					{
						len_retStatus = E_RET_FAILED;
 800d52e:	2302      	movs	r3, #2
 800d530:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d534:	e01d      	b.n	800d572 <mod_mqttPublishData+0x3a2>
 800d536:	bf00      	nop
 800d538:	1fff482c 	.word	0x1fff482c
 800d53c:	1fff4825 	.word	0x1fff4825
 800d540:	08013e34 	.word	0x08013e34
 800d544:	1fff4784 	.word	0x1fff4784
 800d548:	1fff0a64 	.word	0x1fff0a64
 800d54c:	1fff4844 	.word	0x1fff4844
 800d550:	1fff0b00 	.word	0x1fff0b00
 800d554:	1ffea4e8 	.word	0x1ffea4e8
 800d558:	1fff4824 	.word	0x1fff4824
 800d55c:	1fff4826 	.word	0x1fff4826
 800d560:	08013d14 	.word	0x08013d14
 800d564:	1fff0f3a 	.word	0x1fff0f3a
 800d568:	1ffea4dc 	.word	0x1ffea4dc
					}
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800d56c:	2302      	movs	r3, #2
 800d56e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
 
				sgu8_respCount = 0;
 800d572:	4b1b      	ldr	r3, [pc, #108]	; (800d5e0 <mod_mqttPublishData+0x410>)
 800d574:	2200      	movs	r2, #0
 800d576:	701a      	strb	r2, [r3, #0]
				memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800d578:	481a      	ldr	r0, [pc, #104]	; (800d5e4 <mod_mqttPublishData+0x414>)
 800d57a:	2100      	movs	r1, #0
 800d57c:	2240      	movs	r2, #64	; 0x40
 800d57e:	f004 f888 	bl	8011692 <memset>
 
				sen_publishDataState = E_PUBLISH_CMD_STATE;
 800d582:	4b19      	ldr	r3, [pc, #100]	; (800d5e8 <mod_mqttPublishData+0x418>)
 800d584:	2200      	movs	r2, #0
 800d586:	701a      	strb	r2, [r3, #0]
 800d588:	e01f      	b.n	800d5ca <mod_mqttPublishData+0x3fa>
			}
			else if (E_RET_INPROGRESS != len_retStatus)
 800d58a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d58e:	2b04      	cmp	r3, #4
 800d590:	d01b      	beq.n	800d5ca <mod_mqttPublishData+0x3fa>
			{
				lsu8_retryCnt++;
 800d592:	4b16      	ldr	r3, [pc, #88]	; (800d5ec <mod_mqttPublishData+0x41c>)
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	3301      	adds	r3, #1
 800d598:	b2da      	uxtb	r2, r3
 800d59a:	4b14      	ldr	r3, [pc, #80]	; (800d5ec <mod_mqttPublishData+0x41c>)
 800d59c:	701a      	strb	r2, [r3, #0]
				if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d59e:	4b13      	ldr	r3, [pc, #76]	; (800d5ec <mod_mqttPublishData+0x41c>)
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	2b02      	cmp	r3, #2
 800d5a4:	d803      	bhi.n	800d5ae <mod_mqttPublishData+0x3de>
				{
					len_retStatus = E_RET_INPROGRESS;
 800d5a6:	2304      	movs	r3, #4
 800d5a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d5ac:	e009      	b.n	800d5c2 <mod_mqttPublishData+0x3f2>
				}
				else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d5ae:	4b0f      	ldr	r3, [pc, #60]	; (800d5ec <mod_mqttPublishData+0x41c>)
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	2b03      	cmp	r3, #3
 800d5b4:	d905      	bls.n	800d5c2 <mod_mqttPublishData+0x3f2>
				{
					lsu8_retryCnt = 0;
 800d5b6:	4b0d      	ldr	r3, [pc, #52]	; (800d5ec <mod_mqttPublishData+0x41c>)
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
					len_retStatus = E_RET_TIMEOUT_ERROR;
 800d5bc:	2306      	movs	r3, #6
 800d5be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
				sen_publishDataState = E_PUBLISH_CMD_STATE;
 800d5c2:	4b09      	ldr	r3, [pc, #36]	; (800d5e8 <mod_mqttPublishData+0x418>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	701a      	strb	r2, [r3, #0]
			}
		break;
 800d5c8:	e004      	b.n	800d5d4 <mod_mqttPublishData+0x404>
 800d5ca:	e003      	b.n	800d5d4 <mod_mqttPublishData+0x404>
 
		default:
			len_retStatus = E_RET_SUCCESS;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		break;
 800d5d2:	bf00      	nop
	}
 
	return len_retStatus;
 800d5d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	3764      	adds	r7, #100	; 0x64
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd90      	pop	{r4, r7, pc}
 800d5e0:	1fff4824 	.word	0x1fff4824
 800d5e4:	1fff4784 	.word	0x1fff4784
 800d5e8:	1fff482c 	.word	0x1fff482c
 800d5ec:	1fff4844 	.word	0x1fff4844

0800d5f0 <mod_getCurrentTime>:
 *
 * Return values 	:	uint8_t
 *
 ****************************************************************************/
uint8_t mod_getCurrentTime(uint8_t *lu8p_data)
{
 800d5f0:	b4b0      	push	{r4, r5, r7}
 800d5f2:	b085      	sub	sp, #20
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
	uint8_t lu8_ret = 0;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	73fb      	strb	r3, [r7, #15]

	if (NULL != lu8p_data)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d00c      	beq.n	800d61c <mod_getCurrentTime+0x2c>
	{
		memcpy(lu8p_data, gu8_dataTime, TIME_SIZE);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a08      	ldr	r2, [pc, #32]	; (800d628 <mod_getCurrentTime+0x38>)
 800d606:	461d      	mov	r5, r3
 800d608:	4614      	mov	r4, r2
 800d60a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d60c:	6028      	str	r0, [r5, #0]
 800d60e:	6069      	str	r1, [r5, #4]
 800d610:	60aa      	str	r2, [r5, #8]
 800d612:	60eb      	str	r3, [r5, #12]
 800d614:	6820      	ldr	r0, [r4, #0]
 800d616:	6128      	str	r0, [r5, #16]
		lu8_ret = TIME_SIZE;
 800d618:	2314      	movs	r3, #20
 800d61a:	73fb      	strb	r3, [r7, #15]
	}

	return lu8_ret;
 800d61c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3714      	adds	r7, #20
 800d622:	46bd      	mov	sp, r7
 800d624:	bcb0      	pop	{r4, r5, r7}
 800d626:	4770      	bx	lr
 800d628:	1fff4810 	.word	0x1fff4810

0800d62c <mod_mqttSslMode>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttSslMode(uint8_t *lu8p_param)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d634:	2304      	movs	r3, #4
 800d636:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_CFG, lu8p_param);
 800d638:	2011      	movs	r0, #17
 800d63a:	6879      	ldr	r1, [r7, #4]
 800d63c:	f7fe fad4 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d640:	4603      	mov	r3, r0
 800d642:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800d644:	7bfb      	ldrb	r3, [r7, #15]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d105      	bne.n	800d656 <mod_mqttSslMode+0x2a>
	{
		lsu8_retryCnt = 0;
 800d64a:	4b11      	ldr	r3, [pc, #68]	; (800d690 <mod_mqttSslMode+0x64>)
 800d64c:	2200      	movs	r2, #0
 800d64e:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_SUCCESS;
 800d650:	2300      	movs	r3, #0
 800d652:	73fb      	strb	r3, [r7, #15]
 800d654:	e016      	b.n	800d684 <mod_mqttSslMode+0x58>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800d656:	7bfb      	ldrb	r3, [r7, #15]
 800d658:	2b04      	cmp	r3, #4
 800d65a:	d013      	beq.n	800d684 <mod_mqttSslMode+0x58>
	{
		lsu8_retryCnt++;
 800d65c:	4b0c      	ldr	r3, [pc, #48]	; (800d690 <mod_mqttSslMode+0x64>)
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	3301      	adds	r3, #1
 800d662:	b2da      	uxtb	r2, r3
 800d664:	4b0a      	ldr	r3, [pc, #40]	; (800d690 <mod_mqttSslMode+0x64>)
 800d666:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d668:	4b09      	ldr	r3, [pc, #36]	; (800d690 <mod_mqttSslMode+0x64>)
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d802      	bhi.n	800d676 <mod_mqttSslMode+0x4a>
		{
			len_retStatus = E_RET_INPROGRESS;
 800d670:	2304      	movs	r3, #4
 800d672:	73fb      	strb	r3, [r7, #15]
 800d674:	e006      	b.n	800d684 <mod_mqttSslMode+0x58>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d676:	4b06      	ldr	r3, [pc, #24]	; (800d690 <mod_mqttSslMode+0x64>)
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	2b03      	cmp	r3, #3
 800d67c:	d902      	bls.n	800d684 <mod_mqttSslMode+0x58>
		{
			lsu8_retryCnt = 0;
 800d67e:	4b04      	ldr	r3, [pc, #16]	; (800d690 <mod_mqttSslMode+0x64>)
 800d680:	2200      	movs	r2, #0
 800d682:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800d684:	7bfb      	ldrb	r3, [r7, #15]
}
 800d686:	4618      	mov	r0, r3
 800d688:	3710      	adds	r7, #16
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	1fff4845 	.word	0x1fff4845

0800d694 <mod_mqttSslConfgi>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttSslConfgi(uint8_t *lu8p_param)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b084      	sub	sp, #16
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d69c:	2304      	movs	r3, #4
 800d69e:	73fb      	strb	r3, [r7, #15]
	static uint8_t lsu8_retryCnt = 0;

	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_SSL_CFG, lu8p_param);
 800d6a0:	2012      	movs	r0, #18
 800d6a2:	6879      	ldr	r1, [r7, #4]
 800d6a4:	f7fe faa0 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	73fb      	strb	r3, [r7, #15]
	if (E_RET_SUCCESS == len_retStatus)
 800d6ac:	7bfb      	ldrb	r3, [r7, #15]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d105      	bne.n	800d6be <mod_mqttSslConfgi+0x2a>
	{
		lsu8_retryCnt = 0;
 800d6b2:	4b11      	ldr	r3, [pc, #68]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_SUCCESS;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	73fb      	strb	r3, [r7, #15]
 800d6bc:	e016      	b.n	800d6ec <mod_mqttSslConfgi+0x58>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800d6be:	7bfb      	ldrb	r3, [r7, #15]
 800d6c0:	2b04      	cmp	r3, #4
 800d6c2:	d013      	beq.n	800d6ec <mod_mqttSslConfgi+0x58>
	{
		lsu8_retryCnt++;
 800d6c4:	4b0c      	ldr	r3, [pc, #48]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6c6:	781b      	ldrb	r3, [r3, #0]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	b2da      	uxtb	r2, r3
 800d6cc:	4b0a      	ldr	r3, [pc, #40]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6ce:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800d6d0:	4b09      	ldr	r3, [pc, #36]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	2b02      	cmp	r3, #2
 800d6d6:	d802      	bhi.n	800d6de <mod_mqttSslConfgi+0x4a>
		{
			len_retStatus = E_RET_INPROGRESS;
 800d6d8:	2304      	movs	r3, #4
 800d6da:	73fb      	strb	r3, [r7, #15]
 800d6dc:	e006      	b.n	800d6ec <mod_mqttSslConfgi+0x58>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800d6de:	4b06      	ldr	r3, [pc, #24]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6e0:	781b      	ldrb	r3, [r3, #0]
 800d6e2:	2b03      	cmp	r3, #3
 800d6e4:	d902      	bls.n	800d6ec <mod_mqttSslConfgi+0x58>
		{
			lsu8_retryCnt = 0;
 800d6e6:	4b04      	ldr	r3, [pc, #16]	; (800d6f8 <mod_mqttSslConfgi+0x64>)
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	701a      	strb	r2, [r3, #0]
		}
	}

	return len_retStatus;
 800d6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3710      	adds	r7, #16
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	1fff4846 	.word	0x1fff4846

0800d6fc <mod_mqttSslCertUpload>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttSslCertUpload(en_sslFile_t len_sslFile)
{
 800d6fc:	b590      	push	{r4, r7, lr}
 800d6fe:	b093      	sub	sp, #76	; 0x4c
 800d700:	af00      	add	r7, sp, #0
 800d702:	4603      	mov	r3, r0
 800d704:	71fb      	strb	r3, [r7, #7]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d706:	2304      	movs	r3, #4
 800d708:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[50] = { 0 };
 800d70c:	f107 0308 	add.w	r3, r7, #8
 800d710:	2200      	movs	r2, #0
 800d712:	601a      	str	r2, [r3, #0]
 800d714:	3304      	adds	r3, #4
 800d716:	2200      	movs	r2, #0
 800d718:	601a      	str	r2, [r3, #0]
 800d71a:	3304      	adds	r3, #4
 800d71c:	2200      	movs	r2, #0
 800d71e:	601a      	str	r2, [r3, #0]
 800d720:	3304      	adds	r3, #4
 800d722:	2200      	movs	r2, #0
 800d724:	601a      	str	r2, [r3, #0]
 800d726:	3304      	adds	r3, #4
 800d728:	2200      	movs	r2, #0
 800d72a:	601a      	str	r2, [r3, #0]
 800d72c:	3304      	adds	r3, #4
 800d72e:	2200      	movs	r2, #0
 800d730:	601a      	str	r2, [r3, #0]
 800d732:	3304      	adds	r3, #4
 800d734:	2200      	movs	r2, #0
 800d736:	601a      	str	r2, [r3, #0]
 800d738:	3304      	adds	r3, #4
 800d73a:	2200      	movs	r2, #0
 800d73c:	601a      	str	r2, [r3, #0]
 800d73e:	3304      	adds	r3, #4
 800d740:	2200      	movs	r2, #0
 800d742:	601a      	str	r2, [r3, #0]
 800d744:	3304      	adds	r3, #4
 800d746:	2200      	movs	r2, #0
 800d748:	601a      	str	r2, [r3, #0]
 800d74a:	3304      	adds	r3, #4
 800d74c:	2200      	movs	r2, #0
 800d74e:	601a      	str	r2, [r3, #0]
 800d750:	3304      	adds	r3, #4
 800d752:	2200      	movs	r2, #0
 800d754:	601a      	str	r2, [r3, #0]
 800d756:	3304      	adds	r3, #4
 800d758:	2200      	movs	r2, #0
 800d75a:	801a      	strh	r2, [r3, #0]
 800d75c:	3302      	adds	r3, #2
	static uint8_t *slu32_pos = NULL;
	static uint16_t lu16_totalFileSize = 0;
	uint8_t *lu8p_Ptr = NULL;
 800d75e:	2300      	movs	r3, #0
 800d760:	643b      	str	r3, [r7, #64]	; 0x40
	uint8_t *lu8p_saveptr = NULL;
 800d762:	2300      	movs	r3, #0
 800d764:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch (sen_sslFileUpldState)
 800d766:	4b77      	ldr	r3, [pc, #476]	; (800d944 <mod_mqttSslCertUpload+0x248>)
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d003      	beq.n	800d776 <mod_mqttSslCertUpload+0x7a>
 800d76e:	2b01      	cmp	r3, #1
 800d770:	f000 808d 	beq.w	800d88e <mod_mqttSslCertUpload+0x192>
				}
			}
		break;

		default:
		break;
 800d774:	e0e0      	b.n	800d938 <mod_mqttSslCertUpload+0x23c>

	switch (sen_sslFileUpldState)
	{
		case E_SSL_UPLD_CMD_STATE:

			if(E_CA_CERT_FILE == len_sslFile)
 800d776:	79fb      	ldrb	r3, [r7, #7]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d112      	bne.n	800d7a2 <mod_mqttSslCertUpload+0xa6>
			{
				slu32_pos = sgu8arr_caCert;
 800d77c:	4b72      	ldr	r3, [pc, #456]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d77e:	4a73      	ldr	r2, [pc, #460]	; (800d94c <mod_mqttSslCertUpload+0x250>)
 800d780:	601a      	str	r2, [r3, #0]
				lu16_totalFileSize = sizeof(sgu8arr_caCert);
 800d782:	4b73      	ldr	r3, [pc, #460]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d784:	f240 42a3 	movw	r2, #1187	; 0x4a3
 800d788:	801a      	strh	r2, [r3, #0]
				sprintf((char *) lu8arr_param, "%s,%d,60,1\r\n", MQTT_SSL_CA_FILENAME,
 800d78a:	4b71      	ldr	r3, [pc, #452]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d78c:	881b      	ldrh	r3, [r3, #0]
 800d78e:	461c      	mov	r4, r3
 800d790:	f107 0308 	add.w	r3, r7, #8
 800d794:	4618      	mov	r0, r3
 800d796:	496f      	ldr	r1, [pc, #444]	; (800d954 <mod_mqttSslCertUpload+0x258>)
 800d798:	4a6f      	ldr	r2, [pc, #444]	; (800d958 <mod_mqttSslCertUpload+0x25c>)
 800d79a:	4623      	mov	r3, r4
 800d79c:	f004 fa38 	bl	8011c10 <siprintf>
 800d7a0:	e02a      	b.n	800d7f8 <mod_mqttSslCertUpload+0xfc>
						lu16_totalFileSize);
			}
			else if(E_CC_CERT_FILE == len_sslFile)
 800d7a2:	79fb      	ldrb	r3, [r7, #7]
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d112      	bne.n	800d7ce <mod_mqttSslCertUpload+0xd2>
			{
				slu32_pos = sgu8arr_ccCert;
 800d7a8:	4b67      	ldr	r3, [pc, #412]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d7aa:	4a6c      	ldr	r2, [pc, #432]	; (800d95c <mod_mqttSslCertUpload+0x260>)
 800d7ac:	601a      	str	r2, [r3, #0]
				lu16_totalFileSize = sizeof(sgu8arr_ccCert);
 800d7ae:	4b68      	ldr	r3, [pc, #416]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d7b0:	f240 42c4 	movw	r2, #1220	; 0x4c4
 800d7b4:	801a      	strh	r2, [r3, #0]

				sprintf((char *) lu8arr_param, "%s,%d,60,1\r\n", MQTT_SSL_CC_FILENAME,
 800d7b6:	4b66      	ldr	r3, [pc, #408]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d7b8:	881b      	ldrh	r3, [r3, #0]
 800d7ba:	461c      	mov	r4, r3
 800d7bc:	f107 0308 	add.w	r3, r7, #8
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	4964      	ldr	r1, [pc, #400]	; (800d954 <mod_mqttSslCertUpload+0x258>)
 800d7c4:	4a66      	ldr	r2, [pc, #408]	; (800d960 <mod_mqttSslCertUpload+0x264>)
 800d7c6:	4623      	mov	r3, r4
 800d7c8:	f004 fa22 	bl	8011c10 <siprintf>
 800d7cc:	e014      	b.n	800d7f8 <mod_mqttSslCertUpload+0xfc>
						lu16_totalFileSize);
			}
			else if(E_CK_CERT_FILE == len_sslFile)
 800d7ce:	79fb      	ldrb	r3, [r7, #7]
 800d7d0:	2b02      	cmp	r3, #2
 800d7d2:	d111      	bne.n	800d7f8 <mod_mqttSslCertUpload+0xfc>
			{
				slu32_pos = sgu8arr_ckCert;
 800d7d4:	4b5c      	ldr	r3, [pc, #368]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d7d6:	4a63      	ldr	r2, [pc, #396]	; (800d964 <mod_mqttSslCertUpload+0x268>)
 800d7d8:	601a      	str	r2, [r3, #0]
				lu16_totalFileSize = sizeof(sgu8arr_ckCert);
 800d7da:	4b5d      	ldr	r3, [pc, #372]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d7dc:	f240 628b 	movw	r2, #1675	; 0x68b
 800d7e0:	801a      	strh	r2, [r3, #0]

				sprintf((char *) lu8arr_param, "%s,%d,60,1\r\n", MQTT_SSL_CK_FILENAME,
 800d7e2:	4b5b      	ldr	r3, [pc, #364]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d7e4:	881b      	ldrh	r3, [r3, #0]
 800d7e6:	461c      	mov	r4, r3
 800d7e8:	f107 0308 	add.w	r3, r7, #8
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	4959      	ldr	r1, [pc, #356]	; (800d954 <mod_mqttSslCertUpload+0x258>)
 800d7f0:	4a5d      	ldr	r2, [pc, #372]	; (800d968 <mod_mqttSslCertUpload+0x26c>)
 800d7f2:	4623      	mov	r3, r4
 800d7f4:	f004 fa0c 	bl	8011c10 <siprintf>
						lu16_totalFileSize);
			}

			len_retStatus = mod_sendCmdGetRsp(E_IDX_FILE_UPLOAD_CMD,
 800d7f8:	f107 0308 	add.w	r3, r7, #8
 800d7fc:	201a      	movs	r0, #26
 800d7fe:	4619      	mov	r1, r3
 800d800:	f7fe f9f2 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d804:	4603      	mov	r3, r0
 800d806:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					(uint8_t *) lu8arr_param);

			if (E_RET_SUCCESS == len_retStatus)
 800d80a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d12e      	bne.n	800d870 <mod_mqttSslCertUpload+0x174>
			{
				lu8p_Ptr =
 800d812:	4856      	ldr	r0, [pc, #344]	; (800d96c <mod_mqttSslCertUpload+0x270>)
 800d814:	4956      	ldr	r1, [pc, #344]	; (800d970 <mod_mqttSslCertUpload+0x274>)
 800d816:	f004 fa5e 	bl	8011cd6 <strstr>
 800d81a:	6438      	str	r0, [r7, #64]	; 0x40
						(uint8_t *) strstr((const char *) gu8arr_respBuffer,
								(const char *) gcst_ATCmdTable[E_IDX_FILE_UPLOAD_CMD].mu8arr_respString);

				if (NULL != lu8p_Ptr)
 800d81c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d022      	beq.n	800d868 <mod_mqttSslCertUpload+0x16c>
				{
					memset(gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString, 0,
 800d822:	4854      	ldr	r0, [pc, #336]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d824:	2100      	movs	r1, #0
 800d826:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800d82a:	f003 ff32 	bl	8011692 <memset>
							sizeof(gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString));

					if (lu16_totalFileSize > 1024)
 800d82e:	4b48      	ldr	r3, [pc, #288]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d836:	d908      	bls.n	800d84a <mod_mqttSslCertUpload+0x14e>
					{
						strncpy(
 800d838:	4b43      	ldr	r3, [pc, #268]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	484d      	ldr	r0, [pc, #308]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d83e:	4619      	mov	r1, r3
 800d840:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d844:	f004 fa35 	bl	8011cb2 <strncpy>
 800d848:	e007      	b.n	800d85a <mod_mqttSslCertUpload+0x15e>
								(char *) slu32_pos, 1024);
//						gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString[1024] = '\0';
					}
					else
					{
						strncpy(
 800d84a:	4b3f      	ldr	r3, [pc, #252]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	4849      	ldr	r0, [pc, #292]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d850:	4619      	mov	r1, r3
 800d852:	f240 42a3 	movw	r2, #1187	; 0x4a3
 800d856:	f004 fa2c 	bl	8011cb2 <strncpy>
								(char *) gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString,
								(char *) slu32_pos, sizeof(sgu8arr_caCert));
//						gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString[sizeof(sgu8arr_caCert)+1] = '\0';
					}

					sen_sslFileUpldState = E_SSL_UPLD_FILE_CONTENT_STATE;
 800d85a:	4b3a      	ldr	r3, [pc, #232]	; (800d944 <mod_mqttSslCertUpload+0x248>)
 800d85c:	2201      	movs	r2, #1
 800d85e:	701a      	strb	r2, [r3, #0]
					len_retStatus = E_RET_INPROGRESS;
 800d860:	2304      	movs	r3, #4
 800d862:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800d866:	e011      	b.n	800d88c <mod_mqttSslCertUpload+0x190>
				}
				else
				{
					len_retStatus = E_RET_FAILED;
 800d868:	2302      	movs	r3, #2
 800d86a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				if(421 == len_retStatus)	//Time out
				{
					len_retStatus = E_RET_INPROGRESS;
				}
			}
		break;
 800d86e:	e063      	b.n	800d938 <mod_mqttSslCertUpload+0x23c>
				else
				{
					len_retStatus = E_RET_FAILED;
				}
			}
			else if(E_RET_CME_ERROR == len_retStatus)
 800d870:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d874:	2b0b      	cmp	r3, #11
 800d876:	d109      	bne.n	800d88c <mod_mqttSslCertUpload+0x190>
			{
				if(407 == sgu16_cmeError)	//File already exists
 800d878:	4b3f      	ldr	r3, [pc, #252]	; (800d978 <mod_mqttSslCertUpload+0x27c>)
 800d87a:	881b      	ldrh	r3, [r3, #0]
 800d87c:	f240 1297 	movw	r2, #407	; 0x197
 800d880:	4293      	cmp	r3, r2
 800d882:	d103      	bne.n	800d88c <mod_mqttSslCertUpload+0x190>
				{
					len_retStatus = E_RET_SUCCESS;
 800d884:	2300      	movs	r3, #0
 800d886:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				if(421 == len_retStatus)	//Time out
				{
					len_retStatus = E_RET_INPROGRESS;
				}
			}
		break;
 800d88a:	e055      	b.n	800d938 <mod_mqttSslCertUpload+0x23c>
 800d88c:	e054      	b.n	800d938 <mod_mqttSslCertUpload+0x23c>

		case E_SSL_UPLD_FILE_CONTENT_STATE:
			len_retStatus = mod_sendCmdGetRsp(E_IDX_UPLOAD_FILE_CONTENT, NULL);
 800d88e:	201b      	movs	r0, #27
 800d890:	2100      	movs	r1, #0
 800d892:	f7fe f9a9 	bl	800bbe8 <mod_sendCmdGetRsp>
 800d896:	4603      	mov	r3, r0
 800d898:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			if (E_RET_SUCCESS == len_retStatus)
 800d89c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d148      	bne.n	800d936 <mod_mqttSslCertUpload+0x23a>
			{
				lu8p_Ptr =
 800d8a4:	4831      	ldr	r0, [pc, #196]	; (800d96c <mod_mqttSslCertUpload+0x270>)
 800d8a6:	4935      	ldr	r1, [pc, #212]	; (800d97c <mod_mqttSslCertUpload+0x280>)
 800d8a8:	f004 fa15 	bl	8011cd6 <strstr>
 800d8ac:	6438      	str	r0, [r7, #64]	; 0x40
						(uint8_t *) strstr((const char *) gu8arr_respBuffer,
								(const char *) gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_otherRspString);

				if (NULL != lu8p_Ptr)
 800d8ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d031      	beq.n	800d918 <mod_mqttSslCertUpload+0x21c>
				{
					lu16_totalFileSize -= 1024;
 800d8b4:	4b26      	ldr	r3, [pc, #152]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d8b6:	881b      	ldrh	r3, [r3, #0]
 800d8b8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800d8bc:	b29a      	uxth	r2, r3
 800d8be:	4b24      	ldr	r3, [pc, #144]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d8c0:	801a      	strh	r2, [r3, #0]
					slu32_pos += 1024;
 800d8c2:	4b21      	ldr	r3, [pc, #132]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d8ca:	4a1f      	ldr	r2, [pc, #124]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d8cc:	6013      	str	r3, [r2, #0]

					memset(gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString, 0,
 800d8ce:	4829      	ldr	r0, [pc, #164]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d8d0:	2100      	movs	r1, #0
 800d8d2:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800d8d6:	f003 fedc 	bl	8011692 <memset>
							sizeof(gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString));

					if(lu16_totalFileSize > 1024)
 800d8da:	4b1d      	ldr	r3, [pc, #116]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d8dc:	881b      	ldrh	r3, [r3, #0]
 800d8de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d8e2:	d908      	bls.n	800d8f6 <mod_mqttSslCertUpload+0x1fa>
					{
						strncpy(
 800d8e4:	4b18      	ldr	r3, [pc, #96]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4822      	ldr	r0, [pc, #136]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d8f0:	f004 f9df 	bl	8011cb2 <strncpy>
 800d8f4:	e008      	b.n	800d908 <mod_mqttSslCertUpload+0x20c>
								(char *) gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString,
								(char *) slu32_pos, 1024);
					}
					else
					{
						strncpy(
 800d8f6:	4b14      	ldr	r3, [pc, #80]	; (800d948 <mod_mqttSslCertUpload+0x24c>)
 800d8f8:	681a      	ldr	r2, [r3, #0]
 800d8fa:	4b15      	ldr	r3, [pc, #84]	; (800d950 <mod_mqttSslCertUpload+0x254>)
 800d8fc:	881b      	ldrh	r3, [r3, #0]
 800d8fe:	481d      	ldr	r0, [pc, #116]	; (800d974 <mod_mqttSslCertUpload+0x278>)
 800d900:	4611      	mov	r1, r2
 800d902:	461a      	mov	r2, r3
 800d904:	f004 f9d5 	bl	8011cb2 <strncpy>
								(char *) gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_cmdString,
								(char *) slu32_pos, lu16_totalFileSize);
					}
					memset(gu8arr_respBuffer, 0, sizeof(gu8arr_respBuffer));
 800d908:	4818      	ldr	r0, [pc, #96]	; (800d96c <mod_mqttSslCertUpload+0x270>)
 800d90a:	2100      	movs	r1, #0
 800d90c:	2240      	movs	r2, #64	; 0x40
 800d90e:	f003 fec0 	bl	8011692 <memset>
					len_retStatus = E_RET_INPROGRESS;
 800d912:	2304      	movs	r3, #4
 800d914:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}

				lu8p_Ptr =
 800d918:	4814      	ldr	r0, [pc, #80]	; (800d96c <mod_mqttSslCertUpload+0x270>)
 800d91a:	4919      	ldr	r1, [pc, #100]	; (800d980 <mod_mqttSslCertUpload+0x284>)
 800d91c:	f004 f9db 	bl	8011cd6 <strstr>
 800d920:	6438      	str	r0, [r7, #64]	; 0x40
						(uint8_t *) strstr((const char *) gu8arr_respBuffer,
								(const char *) gcst_ATCmdTable[E_IDX_UPLOAD_FILE_CONTENT].mu8arr_respString);

				if (NULL != lu8p_Ptr)
 800d922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d924:	2b00      	cmp	r3, #0
 800d926:	d006      	beq.n	800d936 <mod_mqttSslCertUpload+0x23a>
				{
					sen_sslFileUpldState = E_SSL_UPLD_CMD_STATE;
 800d928:	4b06      	ldr	r3, [pc, #24]	; (800d944 <mod_mqttSslCertUpload+0x248>)
 800d92a:	2200      	movs	r2, #0
 800d92c:	701a      	strb	r2, [r3, #0]
					len_retStatus = E_RET_SUCCESS;
 800d92e:	2300      	movs	r3, #0
 800d930:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		break;
 800d934:	e7ff      	b.n	800d936 <mod_mqttSslCertUpload+0x23a>
 800d936:	bf00      	nop

		default:
		break;
	}

	return len_retStatus;
 800d938:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	374c      	adds	r7, #76	; 0x4c
 800d940:	46bd      	mov	sp, r7
 800d942:	bd90      	pop	{r4, r7, pc}
 800d944:	1fff482e 	.word	0x1fff482e
 800d948:	1fff4848 	.word	0x1fff4848
 800d94c:	1ffe94e4 	.word	0x1ffe94e4
 800d950:	1fff484c 	.word	0x1fff484c
 800d954:	08013e58 	.word	0x08013e58
 800d958:	08013e68 	.word	0x08013e68
 800d95c:	1ffe9988 	.word	0x1ffe9988
 800d960:	08013e78 	.word	0x08013e78
 800d964:	1ffe9e4c 	.word	0x1ffe9e4c
 800d968:	08013e8c 	.word	0x08013e8c
 800d96c:	1fff4784 	.word	0x1fff4784
 800d970:	1fff2198 	.word	0x1fff2198
 800d974:	1fff2234 	.word	0x1fff2234
 800d978:	1fff4826 	.word	0x1fff4826
 800d97c:	1fff266e 	.word	0x1fff266e
 800d980:	1fff263c 	.word	0x1fff263c

0800d984 <mod_mqttSslCertDelete>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttSslCertDelete(en_sslFile_t len_sslFile)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b090      	sub	sp, #64	; 0x40
 800d988:	af00      	add	r7, sp, #0
 800d98a:	4603      	mov	r3, r0
 800d98c:	71fb      	strb	r3, [r7, #7]
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800d98e:	2304      	movs	r3, #4
 800d990:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t lu8arr_param[50] = { 0 };
 800d994:	f107 030c 	add.w	r3, r7, #12
 800d998:	2200      	movs	r2, #0
 800d99a:	601a      	str	r2, [r3, #0]
 800d99c:	3304      	adds	r3, #4
 800d99e:	2200      	movs	r2, #0
 800d9a0:	601a      	str	r2, [r3, #0]
 800d9a2:	3304      	adds	r3, #4
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	601a      	str	r2, [r3, #0]
 800d9a8:	3304      	adds	r3, #4
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	601a      	str	r2, [r3, #0]
 800d9ae:	3304      	adds	r3, #4
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	601a      	str	r2, [r3, #0]
 800d9b4:	3304      	adds	r3, #4
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	601a      	str	r2, [r3, #0]
 800d9ba:	3304      	adds	r3, #4
 800d9bc:	2200      	movs	r2, #0
 800d9be:	601a      	str	r2, [r3, #0]
 800d9c0:	3304      	adds	r3, #4
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	601a      	str	r2, [r3, #0]
 800d9c6:	3304      	adds	r3, #4
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	601a      	str	r2, [r3, #0]
 800d9cc:	3304      	adds	r3, #4
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	601a      	str	r2, [r3, #0]
 800d9d2:	3304      	adds	r3, #4
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	601a      	str	r2, [r3, #0]
 800d9d8:	3304      	adds	r3, #4
 800d9da:	2200      	movs	r2, #0
 800d9dc:	601a      	str	r2, [r3, #0]
 800d9de:	3304      	adds	r3, #4
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	801a      	strh	r2, [r3, #0]
 800d9e4:	3302      	adds	r3, #2

	if (E_CA_CERT_FILE == len_sslFile)
 800d9e6:	79fb      	ldrb	r3, [r7, #7]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d107      	bne.n	800d9fc <mod_mqttSslCertDelete+0x78>
	{
		sprintf((char *) lu8arr_param, "%s\r\n", MQTT_SSL_CA_FILENAME);
 800d9ec:	f107 030c 	add.w	r3, r7, #12
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	491c      	ldr	r1, [pc, #112]	; (800da64 <mod_mqttSslCertDelete+0xe0>)
 800d9f4:	4a1c      	ldr	r2, [pc, #112]	; (800da68 <mod_mqttSslCertDelete+0xe4>)
 800d9f6:	f004 f90b 	bl	8011c10 <siprintf>
 800d9fa:	e014      	b.n	800da26 <mod_mqttSslCertDelete+0xa2>
	}
	else if (E_CC_CERT_FILE == len_sslFile)
 800d9fc:	79fb      	ldrb	r3, [r7, #7]
 800d9fe:	2b01      	cmp	r3, #1
 800da00:	d107      	bne.n	800da12 <mod_mqttSslCertDelete+0x8e>
	{
		sprintf((char *) lu8arr_param, "%s\r\n", MQTT_SSL_CC_FILENAME);
 800da02:	f107 030c 	add.w	r3, r7, #12
 800da06:	4618      	mov	r0, r3
 800da08:	4916      	ldr	r1, [pc, #88]	; (800da64 <mod_mqttSslCertDelete+0xe0>)
 800da0a:	4a18      	ldr	r2, [pc, #96]	; (800da6c <mod_mqttSslCertDelete+0xe8>)
 800da0c:	f004 f900 	bl	8011c10 <siprintf>
 800da10:	e009      	b.n	800da26 <mod_mqttSslCertDelete+0xa2>
	}
	else if (E_CK_CERT_FILE == len_sslFile)
 800da12:	79fb      	ldrb	r3, [r7, #7]
 800da14:	2b02      	cmp	r3, #2
 800da16:	d106      	bne.n	800da26 <mod_mqttSslCertDelete+0xa2>
	{
		sprintf((char *) lu8arr_param, "%s\r\n", MQTT_SSL_CK_FILENAME);
 800da18:	f107 030c 	add.w	r3, r7, #12
 800da1c:	4618      	mov	r0, r3
 800da1e:	4911      	ldr	r1, [pc, #68]	; (800da64 <mod_mqttSslCertDelete+0xe0>)
 800da20:	4a13      	ldr	r2, [pc, #76]	; (800da70 <mod_mqttSslCertDelete+0xec>)
 800da22:	f004 f8f5 	bl	8011c10 <siprintf>
	}

	len_retStatus = mod_sendCmdGetRsp(E_IDX_FILE_DELETE, (uint8_t *) lu8arr_param);
 800da26:	f107 030c 	add.w	r3, r7, #12
 800da2a:	201c      	movs	r0, #28
 800da2c:	4619      	mov	r1, r3
 800da2e:	f7fe f8db 	bl	800bbe8 <mod_sendCmdGetRsp>
 800da32:	4603      	mov	r3, r0
 800da34:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (E_RET_SUCCESS == len_retStatus)
 800da38:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d103      	bne.n	800da48 <mod_mqttSslCertDelete+0xc4>
	{
		len_retStatus = E_RET_SUCCESS;
 800da40:	2300      	movs	r3, #0
 800da42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800da46:	e006      	b.n	800da56 <mod_mqttSslCertDelete+0xd2>
	}
	else if(E_RET_INPROGRESS != len_retStatus)
 800da48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800da4c:	2b04      	cmp	r3, #4
 800da4e:	d002      	beq.n	800da56 <mod_mqttSslCertDelete+0xd2>
	{
		len_retStatus = E_RET_FAILED;
 800da50:	2302      	movs	r3, #2
 800da52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	return len_retStatus;
 800da56:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3740      	adds	r7, #64	; 0x40
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop
 800da64:	08013e9c 	.word	0x08013e9c
 800da68:	08013e68 	.word	0x08013e68
 800da6c:	08013e78 	.word	0x08013e78
 800da70:	08013e8c 	.word	0x08013e8c

0800da74 <mod_mqttOpen>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttOpen(void)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b092      	sub	sp, #72	; 0x48
 800da78:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800da7a:	2304      	movs	r3, #4
 800da7c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	static uint8_t lsu8_retryCnt = 0;
	uint8_t lu8arr_param[57] = { 0 };
 800da80:	1d3b      	adds	r3, r7, #4
 800da82:	2239      	movs	r2, #57	; 0x39
 800da84:	4618      	mov	r0, r3
 800da86:	2100      	movs	r1, #0
 800da88:	f003 fe03 	bl	8011692 <memset>
	uint8_t *lu8p_Ptr = NULL;
 800da8c:	2300      	movs	r3, #0
 800da8e:	643b      	str	r3, [r7, #64]	; 0x40
	short ls_result = E_MQTT_OPN_NONE;
 800da90:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800da94:	87fb      	strh	r3, [r7, #62]	; 0x3e

//	for(lu8_clientIdx = 0; lu8_clientIdx < 6; lu8_clientIdx++)
//	{
	sprintf((char *) lu8arr_param, "%d,%s", sgu8_mqttClientId, MQTT_OPEN_HOST_PORT);
 800da96:	4b55      	ldr	r3, [pc, #340]	; (800dbec <mod_mqttOpen+0x178>)
 800da98:	781b      	ldrb	r3, [r3, #0]
 800da9a:	461a      	mov	r2, r3
 800da9c:	1d3b      	adds	r3, r7, #4
 800da9e:	4618      	mov	r0, r3
 800daa0:	4953      	ldr	r1, [pc, #332]	; (800dbf0 <mod_mqttOpen+0x17c>)
 800daa2:	4b54      	ldr	r3, [pc, #336]	; (800dbf4 <mod_mqttOpen+0x180>)
 800daa4:	f004 f8b4 	bl	8011c10 <siprintf>
	len_retStatus = mod_sendCmdGetRsp(E_IDX_MQTT_OPEN, lu8arr_param);
 800daa8:	1d3b      	adds	r3, r7, #4
 800daaa:	2013      	movs	r0, #19
 800daac:	4619      	mov	r1, r3
 800daae:	f7fe f89b 	bl	800bbe8 <mod_sendCmdGetRsp>
 800dab2:	4603      	mov	r3, r0
 800dab4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (E_RET_SUCCESS == len_retStatus)
 800dab8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d176      	bne.n	800dbae <mod_mqttOpen+0x13a>
	{
		lsu8_retryCnt = 0;
 800dac0:	4b4d      	ldr	r3, [pc, #308]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dac2:	2200      	movs	r2, #0
 800dac4:	701a      	strb	r2, [r3, #0]
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800dac6:	484d      	ldr	r0, [pc, #308]	; (800dbfc <mod_mqttOpen+0x188>)
 800dac8:	494d      	ldr	r1, [pc, #308]	; (800dc00 <mod_mqttOpen+0x18c>)
 800daca:	f004 f904 	bl	8011cd6 <strstr>
 800dace:	6438      	str	r0, [r7, #64]	; 0x40
				(const char *) gcst_ATCmdTable[E_IDX_MQTT_OPEN].mu8arr_otherRspString);

		if (lu8p_Ptr != NULL)
 800dad0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	f000 8084 	beq.w	800dbe0 <mod_mqttOpen+0x16c>
		{
			lu8p_Ptr += 12;
 800dad8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dada:	330c      	adds	r3, #12
 800dadc:	643b      	str	r3, [r7, #64]	; 0x40
			ls_result = atoi((char *) lu8p_Ptr);
 800dade:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800dae0:	f003 fd9c 	bl	801161c <atoi>
 800dae4:	4603      	mov	r3, r0
 800dae6:	87fb      	strh	r3, [r7, #62]	; 0x3e

			if (E_NW_OPENED_SUCCESSFULLY == ls_result)	//Network opened successfully
 800dae8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800daec:	2b00      	cmp	r3, #0
 800daee:	d106      	bne.n	800dafe <mod_mqttOpen+0x8a>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_NW_OPENED_SUCCESSFULLY;
 800daf0:	4b44      	ldr	r3, [pc, #272]	; (800dc04 <mod_mqttOpen+0x190>)
 800daf2:	2200      	movs	r2, #0
 800daf4:	70da      	strb	r2, [r3, #3]
				len_retStatus = E_RET_SUCCESS;
 800daf6:	2300      	movs	r3, #0
 800daf8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800dafc:	e070      	b.n	800dbe0 <mod_mqttOpen+0x16c>
				//break;
			}
			else if(E_WRONG_PARAMETER == ls_result)	//Wrong parameter
 800dafe:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db02:	2b01      	cmp	r3, #1
 800db04:	d106      	bne.n	800db14 <mod_mqttOpen+0xa0>
			{
				/* set VCU DTC and change the return status */
				gst_deviceStatus.men_mqttOpenErrorCodes = E_WRONG_PARAMETER;
 800db06:	4b3f      	ldr	r3, [pc, #252]	; (800dc04 <mod_mqttOpen+0x190>)
 800db08:	2201      	movs	r2, #1
 800db0a:	70da      	strb	r2, [r3, #3]
				len_retStatus = E_RET_FAILED;
 800db0c:	2302      	movs	r3, #2
 800db0e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db12:	e065      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
			else if(E_MQTT_ID_OCCUPIED == ls_result)	//MQTT identifier is occupied
 800db14:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db18:	2b02      	cmp	r3, #2
 800db1a:	d117      	bne.n	800db4c <mod_mqttOpen+0xd8>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_MQTT_ID_OCCUPIED;
 800db1c:	4b39      	ldr	r3, [pc, #228]	; (800dc04 <mod_mqttOpen+0x190>)
 800db1e:	2202      	movs	r2, #2
 800db20:	70da      	strb	r2, [r3, #3]
				sgu8_mqttClientId++;
 800db22:	4b32      	ldr	r3, [pc, #200]	; (800dbec <mod_mqttOpen+0x178>)
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	3301      	adds	r3, #1
 800db28:	b2da      	uxtb	r2, r3
 800db2a:	4b30      	ldr	r3, [pc, #192]	; (800dbec <mod_mqttOpen+0x178>)
 800db2c:	701a      	strb	r2, [r3, #0]
				if (sgu8_mqttClientId > 5)
 800db2e:	4b2f      	ldr	r3, [pc, #188]	; (800dbec <mod_mqttOpen+0x178>)
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	2b05      	cmp	r3, #5
 800db34:	d906      	bls.n	800db44 <mod_mqttOpen+0xd0>
				{
					len_retStatus = E_RET_FAILED;
 800db36:	2302      	movs	r3, #2
 800db38:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					sgu8_mqttClientId = 0;
 800db3c:	4b2b      	ldr	r3, [pc, #172]	; (800dbec <mod_mqttOpen+0x178>)
 800db3e:	2200      	movs	r2, #0
 800db40:	701a      	strb	r2, [r3, #0]
 800db42:	e04d      	b.n	800dbe0 <mod_mqttOpen+0x16c>
				}
				else
				{
					len_retStatus = E_RET_FAILED_TRY_DIFF_ID;
 800db44:	2301      	movs	r3, #1
 800db46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db4a:	e049      	b.n	800dbe0 <mod_mqttOpen+0x16c>
				}
			}
			else if(E_FAILED_TO_OPEN_NW == ls_result)	//-1 -> Failed to open network
 800db4c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db54:	d106      	bne.n	800db64 <mod_mqttOpen+0xf0>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_FAILED_TO_OPEN_NW;
 800db56:	4b2b      	ldr	r3, [pc, #172]	; (800dc04 <mod_mqttOpen+0x190>)
 800db58:	22ff      	movs	r2, #255	; 0xff
 800db5a:	70da      	strb	r2, [r3, #3]
				len_retStatus = E_RET_FAILED;
 800db5c:	2302      	movs	r3, #2
 800db5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db62:	e03d      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
			else if(E_FAILED_TO_ACTIVATE_PDP == ls_result)	//3  -> Failed to activate PDP
 800db64:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db68:	2b03      	cmp	r3, #3
 800db6a:	d106      	bne.n	800db7a <mod_mqttOpen+0x106>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_FAILED_TO_ACTIVATE_PDP;
 800db6c:	4b25      	ldr	r3, [pc, #148]	; (800dc04 <mod_mqttOpen+0x190>)
 800db6e:	2203      	movs	r2, #3
 800db70:	70da      	strb	r2, [r3, #3]
				len_retStatus = E_RET_FAILED;
 800db72:	2302      	movs	r3, #2
 800db74:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db78:	e032      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
			else if(E_FAILED_TO_PARSE_DOMAIN_NAME == ls_result)	//Failed to parse domain name
 800db7a:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db7e:	2b04      	cmp	r3, #4
 800db80:	d106      	bne.n	800db90 <mod_mqttOpen+0x11c>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_FAILED_TO_PARSE_DOMAIN_NAME;
 800db82:	4b20      	ldr	r3, [pc, #128]	; (800dc04 <mod_mqttOpen+0x190>)
 800db84:	2204      	movs	r2, #4
 800db86:	70da      	strb	r2, [r3, #3]
				/* set VCU DTC and change the return status */
				len_retStatus = E_RET_FAILED;
 800db88:	2302      	movs	r3, #2
 800db8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800db8e:	e027      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
			else if(E_NW_CONNECTION_ERROR == ls_result)	//5  -> Network connection error
 800db90:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800db94:	2b05      	cmp	r3, #5
 800db96:	d106      	bne.n	800dba6 <mod_mqttOpen+0x132>
			{
				gst_deviceStatus.men_mqttOpenErrorCodes = E_NW_CONNECTION_ERROR;
 800db98:	4b1a      	ldr	r3, [pc, #104]	; (800dc04 <mod_mqttOpen+0x190>)
 800db9a:	2205      	movs	r2, #5
 800db9c:	70da      	strb	r2, [r3, #3]
				len_retStatus = E_RET_CONN_ERROR;
 800db9e:	230d      	movs	r3, #13
 800dba0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800dba4:	e01c      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
			else	//other return values
			{
				len_retStatus = E_RET_INPROGRESS;
 800dba6:	2304      	movs	r3, #4
 800dba8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800dbac:	e018      	b.n	800dbe0 <mod_mqttOpen+0x16c>
			}
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800dbae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800dbb2:	2b04      	cmp	r3, #4
 800dbb4:	d014      	beq.n	800dbe0 <mod_mqttOpen+0x16c>
	{
		lsu8_retryCnt++;
 800dbb6:	4b10      	ldr	r3, [pc, #64]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	b2da      	uxtb	r2, r3
 800dbbe:	4b0e      	ldr	r3, [pc, #56]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dbc0:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800dbc2:	4b0d      	ldr	r3, [pc, #52]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	2b02      	cmp	r3, #2
 800dbc8:	d803      	bhi.n	800dbd2 <mod_mqttOpen+0x15e>
		{
			len_retStatus = E_RET_INPROGRESS;
 800dbca:	2304      	movs	r3, #4
 800dbcc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800dbd0:	e006      	b.n	800dbe0 <mod_mqttOpen+0x16c>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800dbd2:	4b09      	ldr	r3, [pc, #36]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	2b03      	cmp	r3, #3
 800dbd8:	d902      	bls.n	800dbe0 <mod_mqttOpen+0x16c>
		{
			lsu8_retryCnt = 0;
 800dbda:	4b07      	ldr	r3, [pc, #28]	; (800dbf8 <mod_mqttOpen+0x184>)
 800dbdc:	2200      	movs	r2, #0
 800dbde:	701a      	strb	r2, [r3, #0]
		}
	}
//	}
	return len_retStatus;
 800dbe0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	3748      	adds	r7, #72	; 0x48
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}
 800dbec:	1fff4825 	.word	0x1fff4825
 800dbf0:	08013ea4 	.word	0x08013ea4
 800dbf4:	08013eac 	.word	0x08013eac
 800dbf8:	1fff484e 	.word	0x1fff484e
 800dbfc:	1fff4784 	.word	0x1fff4784
 800dc00:	1fff014e 	.word	0x1fff014e
 800dc04:	1ffea4dc 	.word	0x1ffea4dc

0800dc08 <mod_mqttOpenConfig>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_mqttOpenConfig()
{
 800dc08:	b5b0      	push	{r4, r5, r7, lr}
 800dc0a:	b08a      	sub	sp, #40	; 0x28
 800dc0c:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800dc0e:	2304      	movs	r3, #4
 800dc10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t lu8arr_param[34] = { 0 };
 800dc14:	1d3b      	adds	r3, r7, #4
 800dc16:	2200      	movs	r2, #0
 800dc18:	601a      	str	r2, [r3, #0]
 800dc1a:	3304      	adds	r3, #4
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	601a      	str	r2, [r3, #0]
 800dc20:	3304      	adds	r3, #4
 800dc22:	2200      	movs	r2, #0
 800dc24:	601a      	str	r2, [r3, #0]
 800dc26:	3304      	adds	r3, #4
 800dc28:	2200      	movs	r2, #0
 800dc2a:	601a      	str	r2, [r3, #0]
 800dc2c:	3304      	adds	r3, #4
 800dc2e:	2200      	movs	r2, #0
 800dc30:	601a      	str	r2, [r3, #0]
 800dc32:	3304      	adds	r3, #4
 800dc34:	2200      	movs	r2, #0
 800dc36:	601a      	str	r2, [r3, #0]
 800dc38:	3304      	adds	r3, #4
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	601a      	str	r2, [r3, #0]
 800dc3e:	3304      	adds	r3, #4
 800dc40:	2200      	movs	r2, #0
 800dc42:	601a      	str	r2, [r3, #0]
 800dc44:	3304      	adds	r3, #4
 800dc46:	2200      	movs	r2, #0
 800dc48:	801a      	strh	r2, [r3, #0]
 800dc4a:	3302      	adds	r3, #2
	switch (sen_openMqttState)
 800dc4c:	4bc8      	ldr	r3, [pc, #800]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dc4e:	781b      	ldrb	r3, [r3, #0]
 800dc50:	2b0e      	cmp	r3, #14
 800dc52:	f200 81b5 	bhi.w	800dfc0 <mod_mqttOpenConfig+0x3b8>
 800dc56:	a201      	add	r2, pc, #4	; (adr r2, 800dc5c <mod_mqttOpenConfig+0x54>)
 800dc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc5c:	0800dc99 	.word	0x0800dc99
 800dc60:	0800dcbd 	.word	0x0800dcbd
 800dc64:	0800dce1 	.word	0x0800dce1
 800dc68:	0800dd05 	.word	0x0800dd05
 800dc6c:	0800dd29 	.word	0x0800dd29
 800dc70:	0800dd4d 	.word	0x0800dd4d
 800dc74:	0800dd71 	.word	0x0800dd71
 800dc78:	0800ddab 	.word	0x0800ddab
 800dc7c:	0800dde3 	.word	0x0800dde3
 800dc80:	0800de1d 	.word	0x0800de1d
 800dc84:	0800de53 	.word	0x0800de53
 800dc88:	0800de91 	.word	0x0800de91
 800dc8c:	0800decb 	.word	0x0800decb
 800dc90:	0800df0b 	.word	0x0800df0b
 800dc94:	0800df41 	.word	0x0800df41
	{
		case E_MQTT_SSL_UPLD_CA_CERT_STATE:
			len_retStatus = mod_mqttSslCertUpload(E_CA_CERT_FILE);
 800dc98:	2000      	movs	r0, #0
 800dc9a:	f7ff fd2f 	bl	800d6fc <mod_mqttSslCertUpload>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d106      	bne.n	800dcba <mod_mqttOpenConfig+0xb2>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dcac:	2304      	movs	r3, #4
 800dcae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_UPLD_CC_CERT_STATE;
 800dcb2:	4baf      	ldr	r3, [pc, #700]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dcb4:	2201      	movs	r2, #1
 800dcb6:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dcb8:	e183      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dcba:	e182      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_SSL_UPLD_CC_CERT_STATE:
			len_retStatus = mod_mqttSslCertUpload(E_CC_CERT_FILE);
 800dcbc:	2001      	movs	r0, #1
 800dcbe:	f7ff fd1d 	bl	800d6fc <mod_mqttSslCertUpload>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dcc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d106      	bne.n	800dcde <mod_mqttOpenConfig+0xd6>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dcd0:	2304      	movs	r3, #4
 800dcd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_UPLD_CK_CERT_STATE;
 800dcd6:	4ba6      	ldr	r3, [pc, #664]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dcd8:	2202      	movs	r2, #2
 800dcda:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dcdc:	e171      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dcde:	e170      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_SSL_UPLD_CK_CERT_STATE:
			len_retStatus = mod_mqttSslCertUpload(E_CK_CERT_FILE);
 800dce0:	2002      	movs	r0, #2
 800dce2:	f7ff fd0b 	bl	800d6fc <mod_mqttSslCertUpload>
 800dce6:	4603      	mov	r3, r0
 800dce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dcec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d106      	bne.n	800dd02 <mod_mqttOpenConfig+0xfa>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dcf4:	2304      	movs	r3, #4
 800dcf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_CA_CERT_STATE;
 800dcfa:	4b9d      	ldr	r3, [pc, #628]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dcfc:	2206      	movs	r2, #6
 800dcfe:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dd00:	e15f      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dd02:	e15e      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_SSL_DELE_CA_CERT_STATE:
			len_retStatus = mod_mqttSslCertDelete(E_CA_CERT_FILE);
 800dd04:	2000      	movs	r0, #0
 800dd06:	f7ff fe3d 	bl	800d984 <mod_mqttSslCertDelete>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dd10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d106      	bne.n	800dd26 <mod_mqttOpenConfig+0x11e>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dd18:	2304      	movs	r3, #4
 800dd1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_DELE_CC_CERT_STATE;
 800dd1e:	4b94      	ldr	r3, [pc, #592]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dd20:	2204      	movs	r2, #4
 800dd22:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dd24:	e14d      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dd26:	e14c      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_SSL_DELE_CC_CERT_STATE:
			len_retStatus = mod_mqttSslCertDelete(E_CC_CERT_FILE);
 800dd28:	2001      	movs	r0, #1
 800dd2a:	f7ff fe2b 	bl	800d984 <mod_mqttSslCertDelete>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dd34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d106      	bne.n	800dd4a <mod_mqttOpenConfig+0x142>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dd3c:	2304      	movs	r3, #4
 800dd3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_DELE_CK_CERT_STATE;
 800dd42:	4b8b      	ldr	r3, [pc, #556]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dd44:	2205      	movs	r2, #5
 800dd46:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dd48:	e13b      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dd4a:	e13a      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_SSL_DELE_CK_CERT_STATE:
			len_retStatus = mod_mqttSslCertDelete(E_CK_CERT_FILE);
 800dd4c:	2002      	movs	r0, #2
 800dd4e:	f7ff fe19 	bl	800d984 <mod_mqttSslCertDelete>
 800dd52:	4603      	mov	r3, r0
 800dd54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dd58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d106      	bne.n	800dd6e <mod_mqttOpenConfig+0x166>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dd60:	2304      	movs	r3, #4
 800dd62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_UPLD_CA_CERT_STATE;
 800dd66:	4b82      	ldr	r3, [pc, #520]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dd68:	2200      	movs	r2, #0
 800dd6a:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dd6c:	e129      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dd6e:	e128      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_CA_CERT_STATE:
			strcpy((char *) lu8arr_param, (const char *) CA_CERT_PATH);
 800dd70:	1d3b      	adds	r3, r7, #4
 800dd72:	4a80      	ldr	r2, [pc, #512]	; (800df74 <mod_mqttOpenConfig+0x36c>)
 800dd74:	461c      	mov	r4, r3
 800dd76:	4615      	mov	r5, r2
 800dd78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800dd80:	c403      	stmia	r4!, {r0, r1}
 800dd82:	8022      	strh	r2, [r4, #0]
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800dd84:	1d3b      	adds	r3, r7, #4
 800dd86:	4618      	mov	r0, r3
 800dd88:	f7ff fc84 	bl	800d694 <mod_mqttSslConfgi>
 800dd8c:	4603      	mov	r3, r0
 800dd8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800dd92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d106      	bne.n	800dda8 <mod_mqttOpenConfig+0x1a0>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dd9a:	2304      	movs	r3, #4
 800dd9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_CC_CERT_STATE;
 800dda0:	4b73      	ldr	r3, [pc, #460]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dda2:	2207      	movs	r2, #7
 800dda4:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dda6:	e10c      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dda8:	e10b      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_CC_CERT_STATE:
			strcpy((char *) lu8arr_param, (const char *) CC_CERT_PATH);
 800ddaa:	4b73      	ldr	r3, [pc, #460]	; (800df78 <mod_mqttOpenConfig+0x370>)
 800ddac:	1d3c      	adds	r4, r7, #4
 800ddae:	461d      	mov	r5, r3
 800ddb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddb8:	682b      	ldr	r3, [r5, #0]
 800ddba:	8023      	strh	r3, [r4, #0]
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800ddbc:	1d3b      	adds	r3, r7, #4
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	f7ff fc68 	bl	800d694 <mod_mqttSslConfgi>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800ddca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d106      	bne.n	800dde0 <mod_mqttOpenConfig+0x1d8>
			{
				len_retStatus = E_RET_INPROGRESS;
 800ddd2:	2304      	movs	r3, #4
 800ddd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_CK_CERT_STATE;
 800ddd8:	4b65      	ldr	r3, [pc, #404]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800ddda:	2208      	movs	r2, #8
 800dddc:	701a      	strb	r2, [r3, #0]
			}
		break;
 800ddde:	e0f0      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dde0:	e0ef      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_CK_CERT_STATE:
			strcpy((char *) lu8arr_param, (const char *) CK_CERT_PATH);
 800dde2:	1d3b      	adds	r3, r7, #4
 800dde4:	4a65      	ldr	r2, [pc, #404]	; (800df7c <mod_mqttOpenConfig+0x374>)
 800dde6:	461c      	mov	r4, r3
 800dde8:	4615      	mov	r5, r2
 800ddea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ddec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ddee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ddf2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800ddf6:	1d3b      	adds	r3, r7, #4
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f7ff fc4b 	bl	800d694 <mod_mqttSslConfgi>
 800ddfe:	4603      	mov	r3, r0
 800de00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800de04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d106      	bne.n	800de1a <mod_mqttOpenConfig+0x212>
			{
				len_retStatus = E_RET_INPROGRESS;
 800de0c:	2304      	movs	r3, #4
 800de0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_SSL_AUTH_STATE;
 800de12:	4b57      	ldr	r3, [pc, #348]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800de14:	2209      	movs	r2, #9
 800de16:	701a      	strb	r2, [r3, #0]
			}
		break;
 800de18:	e0d3      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800de1a:	e0d2      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_SSL_AUTH_STATE:
			strcpy((char *) lu8arr_param, (const char *) SSL_AUTH);
 800de1c:	1d3b      	adds	r3, r7, #4
 800de1e:	4a58      	ldr	r2, [pc, #352]	; (800df80 <mod_mqttOpenConfig+0x378>)
 800de20:	461c      	mov	r4, r3
 800de22:	4615      	mov	r5, r2
 800de24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de28:	682b      	ldr	r3, [r5, #0]
 800de2a:	7023      	strb	r3, [r4, #0]
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800de2c:	1d3b      	adds	r3, r7, #4
 800de2e:	4618      	mov	r0, r3
 800de30:	f7ff fc30 	bl	800d694 <mod_mqttSslConfgi>
 800de34:	4603      	mov	r3, r0
 800de36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800de3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d106      	bne.n	800de50 <mod_mqttOpenConfig+0x248>
			{
				len_retStatus = E_RET_INPROGRESS;
 800de42:	2304      	movs	r3, #4
 800de44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_SSL_VER_STATE;
 800de48:	4b49      	ldr	r3, [pc, #292]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800de4a:	220a      	movs	r2, #10
 800de4c:	701a      	strb	r2, [r3, #0]
			}
		break;
 800de4e:	e0b8      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800de50:	e0b7      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_SSL_VER_STATE:
			strcpy((char *) lu8arr_param, (const char *) SSL_VERSION);
 800de52:	1d3b      	adds	r3, r7, #4
 800de54:	4a4b      	ldr	r2, [pc, #300]	; (800df84 <mod_mqttOpenConfig+0x37c>)
 800de56:	461c      	mov	r4, r3
 800de58:	4615      	mov	r5, r2
 800de5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de5e:	682b      	ldr	r3, [r5, #0]
 800de60:	461a      	mov	r2, r3
 800de62:	8022      	strh	r2, [r4, #0]
 800de64:	3402      	adds	r4, #2
 800de66:	0c1b      	lsrs	r3, r3, #16
 800de68:	7023      	strb	r3, [r4, #0]
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800de6a:	1d3b      	adds	r3, r7, #4
 800de6c:	4618      	mov	r0, r3
 800de6e:	f7ff fc11 	bl	800d694 <mod_mqttSslConfgi>
 800de72:	4603      	mov	r3, r0
 800de74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800de78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d106      	bne.n	800de8e <mod_mqttOpenConfig+0x286>
			{
				len_retStatus = E_RET_INPROGRESS;
 800de80:	2304      	movs	r3, #4
 800de82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_CIPHER_STATE;
 800de86:	4b3a      	ldr	r3, [pc, #232]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800de88:	220b      	movs	r2, #11
 800de8a:	701a      	strb	r2, [r3, #0]
			}
		break;
 800de8c:	e099      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800de8e:	e098      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_CIPHER_STATE:
			strcpy((char *) lu8arr_param, (const char *) SSL_CIPHER_SUITE);
 800de90:	1d3b      	adds	r3, r7, #4
 800de92:	4a3d      	ldr	r2, [pc, #244]	; (800df88 <mod_mqttOpenConfig+0x380>)
 800de94:	461c      	mov	r4, r3
 800de96:	4615      	mov	r5, r2
 800de98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800dea0:	c403      	stmia	r4!, {r0, r1}
 800dea2:	7022      	strb	r2, [r4, #0]
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800dea4:	1d3b      	adds	r3, r7, #4
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7ff fbf4 	bl	800d694 <mod_mqttSslConfgi>
 800deac:	4603      	mov	r3, r0
 800deae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800deb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d106      	bne.n	800dec8 <mod_mqttOpenConfig+0x2c0>
			{
				len_retStatus = E_RET_INPROGRESS;
 800deba:	2304      	movs	r3, #4
 800debc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_IGR_AUTH_STATE;
 800dec0:	4b2b      	ldr	r3, [pc, #172]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800dec2:	220c      	movs	r2, #12
 800dec4:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dec6:	e07c      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dec8:	e07b      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_CFG_IGR_AUTH_STATE:
			strcpy((char *) lu8arr_param, (const char *) SSL_IGNORE_LOCAL_TIME);
 800deca:	1d3b      	adds	r3, r7, #4
 800decc:	4a2f      	ldr	r2, [pc, #188]	; (800df8c <mod_mqttOpenConfig+0x384>)
 800dece:	461c      	mov	r4, r3
 800ded0:	4615      	mov	r5, r2
 800ded2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ded4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ded6:	e895 0003 	ldmia.w	r5, {r0, r1}
 800deda:	e884 0003 	stmia.w	r4, {r0, r1}
			len_retStatus = mod_mqttSslConfgi(lu8arr_param);
 800dede:	1d3b      	adds	r3, r7, #4
 800dee0:	4618      	mov	r0, r3
 800dee2:	f7ff fbd7 	bl	800d694 <mod_mqttSslConfgi>
 800dee6:	4603      	mov	r3, r0
 800dee8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800deec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800def0:	2b00      	cmp	r3, #0
 800def2:	d109      	bne.n	800df08 <mod_mqttOpenConfig+0x300>
			{
				sgu8_mqttClientId = 0;
 800def4:	4b26      	ldr	r3, [pc, #152]	; (800df90 <mod_mqttOpenConfig+0x388>)
 800def6:	2200      	movs	r2, #0
 800def8:	701a      	strb	r2, [r3, #0]
				len_retStatus = E_RET_INPROGRESS;
 800defa:	2304      	movs	r3, #4
 800defc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_SSL_CFG_STATE;
 800df00:	4b1b      	ldr	r3, [pc, #108]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800df02:	220d      	movs	r2, #13
 800df04:	701a      	strb	r2, [r3, #0]
			}
		break;
 800df06:	e05c      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800df08:	e05b      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_SSL_CFG_STATE:
			sprintf((char *) lu8arr_param, (const char *) "\"SSL\",%d,1,2\r\n",
 800df0a:	4b21      	ldr	r3, [pc, #132]	; (800df90 <mod_mqttOpenConfig+0x388>)
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	461a      	mov	r2, r3
 800df10:	1d3b      	adds	r3, r7, #4
 800df12:	4618      	mov	r0, r3
 800df14:	491f      	ldr	r1, [pc, #124]	; (800df94 <mod_mqttOpenConfig+0x38c>)
 800df16:	f003 fe7b 	bl	8011c10 <siprintf>
					sgu8_mqttClientId);
			len_retStatus = mod_mqttSslMode(lu8arr_param);
 800df1a:	1d3b      	adds	r3, r7, #4
 800df1c:	4618      	mov	r0, r3
 800df1e:	f7ff fb85 	bl	800d62c <mod_mqttSslMode>
 800df22:	4603      	mov	r3, r0
 800df24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800df28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d106      	bne.n	800df3e <mod_mqttOpenConfig+0x336>
			{
				len_retStatus = E_RET_INPROGRESS;
 800df30:	2304      	movs	r3, #4
 800df32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_STATE;
 800df36:	4b0e      	ldr	r3, [pc, #56]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800df38:	220e      	movs	r2, #14
 800df3a:	701a      	strb	r2, [r3, #0]
			}
		break;
 800df3c:	e041      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800df3e:	e040      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		case E_MQTT_OPN_STATE:
			len_retStatus = mod_mqttOpen();
 800df40:	f7ff fd98 	bl	800da74 <mod_mqttOpen>
 800df44:	4603      	mov	r3, r0
 800df46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (E_RET_SUCCESS == len_retStatus)
 800df4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d106      	bne.n	800df60 <mod_mqttOpenConfig+0x358>
			{
				len_retStatus = E_RET_SUCCESS;
 800df52:	2300      	movs	r3, #0
 800df54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_OPN_CFG_CA_CERT_STATE;
 800df58:	4b05      	ldr	r3, [pc, #20]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800df5a:	2206      	movs	r2, #6
 800df5c:	701a      	strb	r2, [r3, #0]
 800df5e:	e02e      	b.n	800dfbe <mod_mqttOpenConfig+0x3b6>
			}
			else if (E_RET_FAILED_TRY_DIFF_ID == len_retStatus)
 800df60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df64:	2b01      	cmp	r3, #1
 800df66:	d117      	bne.n	800df98 <mod_mqttOpenConfig+0x390>
			{
				sen_openMqttState = E_MQTT_OPN_SSL_CFG_STATE;
 800df68:	4b01      	ldr	r3, [pc, #4]	; (800df70 <mod_mqttOpenConfig+0x368>)
 800df6a:	220d      	movs	r2, #13
 800df6c:	701a      	strb	r2, [r3, #0]
 800df6e:	e026      	b.n	800dfbe <mod_mqttOpenConfig+0x3b6>
 800df70:	1fff482b 	.word	0x1fff482b
 800df74:	08013ee4 	.word	0x08013ee4
 800df78:	08013f8c 	.word	0x08013f8c
 800df7c:	08013f00 	.word	0x08013f00
 800df80:	08013f20 	.word	0x08013f20
 800df84:	08013f34 	.word	0x08013f34
 800df88:	08013f48 	.word	0x08013f48
 800df8c:	08013f64 	.word	0x08013f64
 800df90:	1fff4825 	.word	0x1fff4825
 800df94:	08013f7c 	.word	0x08013f7c
			}
			else if (E_RET_FAILED == len_retStatus)
 800df98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800df9c:	2b02      	cmp	r3, #2
 800df9e:	d103      	bne.n	800dfa8 <mod_mqttOpenConfig+0x3a0>
			{
				sen_openMqttState = E_MQTT_OPN_CFG_CA_CERT_STATE;
 800dfa0:	4b0b      	ldr	r3, [pc, #44]	; (800dfd0 <mod_mqttOpenConfig+0x3c8>)
 800dfa2:	2206      	movs	r2, #6
 800dfa4:	701a      	strb	r2, [r3, #0]
 800dfa6:	e00a      	b.n	800dfbe <mod_mqttOpenConfig+0x3b6>
			}
			else if(E_RET_CONN_ERROR == len_retStatus)
 800dfa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dfac:	2b0d      	cmp	r3, #13
 800dfae:	d106      	bne.n	800dfbe <mod_mqttOpenConfig+0x3b6>
			{
				len_retStatus = E_RET_INPROGRESS;
 800dfb0:	2304      	movs	r3, #4
 800dfb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				sen_openMqttState = E_MQTT_SSL_DELE_CA_CERT_STATE;
 800dfb6:	4b06      	ldr	r3, [pc, #24]	; (800dfd0 <mod_mqttOpenConfig+0x3c8>)
 800dfb8:	2203      	movs	r2, #3
 800dfba:	701a      	strb	r2, [r3, #0]
			}
		break;
 800dfbc:	e001      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>
 800dfbe:	e000      	b.n	800dfc2 <mod_mqttOpenConfig+0x3ba>

		default:
		break;
 800dfc0:	bf00      	nop
	}

	return len_retStatus;
 800dfc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	3728      	adds	r7, #40	; 0x28
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bdb0      	pop	{r4, r5, r7, pc}
 800dfce:	bf00      	nop
 800dfd0:	1fff482b 	.word	0x1fff482b

0800dfd4 <mod_gpsCfg>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_gpsCfg(void)
{
 800dfd4:	b5b0      	push	{r4, r5, r7, lr}
 800dfd6:	b088      	sub	sp, #32
 800dfd8:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800dfda:	2304      	movs	r3, #4
 800dfdc:	77fb      	strb	r3, [r7, #31]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800dfde:	2300      	movs	r3, #0
 800dfe0:	61bb      	str	r3, [r7, #24]
	uint8_t lu8arr_param[] = "\"outport\",\"none\"\r\n";
 800dfe2:	4b21      	ldr	r3, [pc, #132]	; (800e068 <mod_gpsCfg+0x94>)
 800dfe4:	1d3c      	adds	r4, r7, #4
 800dfe6:	461d      	mov	r5, r3
 800dfe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dfea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dfec:	682b      	ldr	r3, [r5, #0]
 800dfee:	461a      	mov	r2, r3
 800dff0:	8022      	strh	r2, [r4, #0]
 800dff2:	3402      	adds	r4, #2
 800dff4:	0c1b      	lsrs	r3, r3, #16
 800dff6:	7023      	strb	r3, [r4, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_GPS_CFG, (uint8_t *) lu8arr_param);
 800dff8:	1d3b      	adds	r3, r7, #4
 800dffa:	201f      	movs	r0, #31
 800dffc:	4619      	mov	r1, r3
 800dffe:	f7fd fdf3 	bl	800bbe8 <mod_sendCmdGetRsp>
 800e002:	4603      	mov	r3, r0
 800e004:	77fb      	strb	r3, [r7, #31]
	if (E_RET_SUCCESS == len_retStatus)
 800e006:	7ffb      	ldrb	r3, [r7, #31]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d110      	bne.n	800e02e <mod_gpsCfg+0x5a>
	{
		lsu8_retryCnt = 0;
 800e00c:	4b17      	ldr	r3, [pc, #92]	; (800e06c <mod_gpsCfg+0x98>)
 800e00e:	2200      	movs	r2, #0
 800e010:	701a      	strb	r2, [r3, #0]
		lu8p_Ptr = (uint8_t *) strstr((const char *) gu8arr_respBuffer,
 800e012:	4817      	ldr	r0, [pc, #92]	; (800e070 <mod_gpsCfg+0x9c>)
 800e014:	4917      	ldr	r1, [pc, #92]	; (800e074 <mod_gpsCfg+0xa0>)
 800e016:	f003 fe5e 	bl	8011cd6 <strstr>
 800e01a:	61b8      	str	r0, [r7, #24]
				(const char *) gcst_ATCmdTable[E_IDX_GPS_CFG].mu8arr_respString);
		if(NULL != lu8p_Ptr)
 800e01c:	69bb      	ldr	r3, [r7, #24]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d002      	beq.n	800e028 <mod_gpsCfg+0x54>
		{

			len_retStatus = E_RET_SUCCESS;
 800e022:	2300      	movs	r3, #0
 800e024:	77fb      	strb	r3, [r7, #31]
 800e026:	e019      	b.n	800e05c <mod_gpsCfg+0x88>
		}
		else
		{
			len_retStatus = E_RET_FAILED;
 800e028:	2302      	movs	r3, #2
 800e02a:	77fb      	strb	r3, [r7, #31]
 800e02c:	e016      	b.n	800e05c <mod_gpsCfg+0x88>
		}
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800e02e:	7ffb      	ldrb	r3, [r7, #31]
 800e030:	2b04      	cmp	r3, #4
 800e032:	d013      	beq.n	800e05c <mod_gpsCfg+0x88>
	{
		lsu8_retryCnt++;
 800e034:	4b0d      	ldr	r3, [pc, #52]	; (800e06c <mod_gpsCfg+0x98>)
 800e036:	781b      	ldrb	r3, [r3, #0]
 800e038:	3301      	adds	r3, #1
 800e03a:	b2da      	uxtb	r2, r3
 800e03c:	4b0b      	ldr	r3, [pc, #44]	; (800e06c <mod_gpsCfg+0x98>)
 800e03e:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800e040:	4b0a      	ldr	r3, [pc, #40]	; (800e06c <mod_gpsCfg+0x98>)
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	2b02      	cmp	r3, #2
 800e046:	d802      	bhi.n	800e04e <mod_gpsCfg+0x7a>
		{
			len_retStatus = E_RET_INPROGRESS;
 800e048:	2304      	movs	r3, #4
 800e04a:	77fb      	strb	r3, [r7, #31]
 800e04c:	e006      	b.n	800e05c <mod_gpsCfg+0x88>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800e04e:	4b07      	ldr	r3, [pc, #28]	; (800e06c <mod_gpsCfg+0x98>)
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	2b03      	cmp	r3, #3
 800e054:	d902      	bls.n	800e05c <mod_gpsCfg+0x88>
		{
			lsu8_retryCnt = 0;
 800e056:	4b05      	ldr	r3, [pc, #20]	; (800e06c <mod_gpsCfg+0x98>)
 800e058:	2200      	movs	r2, #0
 800e05a:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800e05c:	7ffb      	ldrb	r3, [r7, #31]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3720      	adds	r7, #32
 800e062:	46bd      	mov	sp, r7
 800e064:	bdb0      	pop	{r4, r5, r7, pc}
 800e066:	bf00      	nop
 800e068:	08013fb0 	.word	0x08013fb0
 800e06c:	1fff484f 	.word	0x1fff484f
 800e070:	1fff4784 	.word	0x1fff4784
 800e074:	1fff38cc 	.word	0x1fff38cc

0800e078 <mod_gpsEnable>:
 *
 * Return values 	:	en_responseRetCodes_t - return status
 *
 ****************************************************************************/
static en_responseRetCodes_t mod_gpsEnable(void)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b082      	sub	sp, #8
 800e07c:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800e07e:	2304      	movs	r3, #4
 800e080:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCnt = 0;
	uint8_t *lu8p_Ptr = NULL;
 800e082:	2300      	movs	r3, #0
 800e084:	603b      	str	r3, [r7, #0]

	len_retStatus = mod_sendCmdGetRsp(E_IDX_ENABLE_GNSS, (uint8_t *) NEW_LINE);
 800e086:	2020      	movs	r0, #32
 800e088:	4914      	ldr	r1, [pc, #80]	; (800e0dc <mod_gpsEnable+0x64>)
 800e08a:	f7fd fdad 	bl	800bbe8 <mod_sendCmdGetRsp>
 800e08e:	4603      	mov	r3, r0
 800e090:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus)
 800e092:	79fb      	ldrb	r3, [r7, #7]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d105      	bne.n	800e0a4 <mod_gpsEnable+0x2c>
	{
		lsu8_retryCnt = 0;
 800e098:	4b11      	ldr	r3, [pc, #68]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e09a:	2200      	movs	r2, #0
 800e09c:	701a      	strb	r2, [r3, #0]
		len_retStatus = E_RET_SUCCESS;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	71fb      	strb	r3, [r7, #7]
 800e0a2:	e016      	b.n	800e0d2 <mod_gpsEnable+0x5a>
	}
	else if (E_RET_INPROGRESS != len_retStatus)
 800e0a4:	79fb      	ldrb	r3, [r7, #7]
 800e0a6:	2b04      	cmp	r3, #4
 800e0a8:	d013      	beq.n	800e0d2 <mod_gpsEnable+0x5a>
	{
		lsu8_retryCnt++;
 800e0aa:	4b0d      	ldr	r3, [pc, #52]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	b2da      	uxtb	r2, r3
 800e0b2:	4b0b      	ldr	r3, [pc, #44]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e0b4:	701a      	strb	r2, [r3, #0]
		if (lsu8_retryCnt < AT_CMD_RETYR_MAX_CNT)
 800e0b6:	4b0a      	ldr	r3, [pc, #40]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e0b8:	781b      	ldrb	r3, [r3, #0]
 800e0ba:	2b02      	cmp	r3, #2
 800e0bc:	d802      	bhi.n	800e0c4 <mod_gpsEnable+0x4c>
		{
			len_retStatus = E_RET_INPROGRESS;
 800e0be:	2304      	movs	r3, #4
 800e0c0:	71fb      	strb	r3, [r7, #7]
 800e0c2:	e006      	b.n	800e0d2 <mod_gpsEnable+0x5a>
		}
		else if (lsu8_retryCnt > AT_CMD_RETYR_MAX_CNT)
 800e0c4:	4b06      	ldr	r3, [pc, #24]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	2b03      	cmp	r3, #3
 800e0ca:	d902      	bls.n	800e0d2 <mod_gpsEnable+0x5a>
		{
			lsu8_retryCnt = 0;
 800e0cc:	4b04      	ldr	r3, [pc, #16]	; (800e0e0 <mod_gpsEnable+0x68>)
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	701a      	strb	r2, [r3, #0]
		}
	}
	return len_retStatus;
 800e0d2:	79fb      	ldrb	r3, [r7, #7]
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3708      	adds	r7, #8
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	08013db4 	.word	0x08013db4
 800e0e0:	1fff4850 	.word	0x1fff4850

0800e0e4 <mod_4gHandler>:
 *
 * Return values 	:	void
 *
 ****************************************************************************/
void mod_4gHandler(void)
{
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b082      	sub	sp, #8
 800e0e8:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800e0ea:	2304      	movs	r3, #4
 800e0ec:	71fb      	strb	r3, [r7, #7]
	static uint8_t lsu8_retryCount = 0;
//	mod_receiveRsp();	//read and saved received byte in global buffer

	if (gst_deviceStatus.mb_ismodemPwrDwn != true)
 800e0ee:	4ba3      	ldr	r3, [pc, #652]	; (800e37c <mod_4gHandler+0x298>)
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	f083 0301 	eor.w	r3, r3, #1
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f000 813b 	beq.w	800e374 <mod_4gHandler+0x290>
	{
		switch (sen_4gRunState)
 800e0fe:	4ba0      	ldr	r3, [pc, #640]	; (800e380 <mod_4gHandler+0x29c>)
 800e100:	781b      	ldrb	r3, [r3, #0]
 800e102:	2b10      	cmp	r3, #16
 800e104:	f200 8135 	bhi.w	800e372 <mod_4gHandler+0x28e>
 800e108:	a201      	add	r2, pc, #4	; (adr r2, 800e110 <mod_4gHandler+0x2c>)
 800e10a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e10e:	bf00      	nop
 800e110:	0800e373 	.word	0x0800e373
 800e114:	0800e155 	.word	0x0800e155
 800e118:	0800e181 	.word	0x0800e181
 800e11c:	0800e19f 	.word	0x0800e19f
 800e120:	0800e1bd 	.word	0x0800e1bd
 800e124:	0800e1db 	.word	0x0800e1db
 800e128:	0800e1f9 	.word	0x0800e1f9
 800e12c:	0800e24f 	.word	0x0800e24f
 800e130:	0800e267 	.word	0x0800e267
 800e134:	0800e283 	.word	0x0800e283
 800e138:	0800e373 	.word	0x0800e373
 800e13c:	0800e2a9 	.word	0x0800e2a9
 800e140:	0800e341 	.word	0x0800e341
 800e144:	0800e30b 	.word	0x0800e30b
 800e148:	0800e323 	.word	0x0800e323
 800e14c:	0800e373 	.word	0x0800e373
 800e150:	0800e35f 	.word	0x0800e35f
		{
			case E_MOD_IDLE_STATE:
			break;

			case E_SET_URC_PORT_STATE:
				len_retStatus = mod_setUrcPort();
 800e154:	f7fe f822 	bl	800c19c <mod_setUrcPort>
 800e158:	4603      	mov	r3, r0
 800e15a:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e15c:	79fb      	ldrb	r3, [r7, #7]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d002      	beq.n	800e168 <mod_4gHandler+0x84>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e162:	79fb      	ldrb	r3, [r7, #7]
 800e164:	2b04      	cmp	r3, #4
 800e166:	d00a      	beq.n	800e17e <mod_4gHandler+0x9a>
				{
					mod_disable4gModule();
 800e168:	f7fd fbec 	bl	800b944 <mod_disable4gModule>
					gst_deviceStatus.mb_ismodemPwrDwn = true;
 800e16c:	4b83      	ldr	r3, [pc, #524]	; (800e37c <mod_4gHandler+0x298>)
 800e16e:	2201      	movs	r2, #1
 800e170:	701a      	strb	r2, [r3, #0]
					mod_enable4gModule();
 800e172:	f7fd fbc9 	bl	800b908 <mod_enable4gModule>
					sen_4gRunState = E_ECHO_OFF_STATE;
 800e176:	4b82      	ldr	r3, [pc, #520]	; (800e380 <mod_4gHandler+0x29c>)
 800e178:	2202      	movs	r2, #2
 800e17a:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e17c:	e0fa      	b.n	800e374 <mod_4gHandler+0x290>
 800e17e:	e0f9      	b.n	800e374 <mod_4gHandler+0x290>

			case E_ECHO_OFF_STATE:
				len_retStatus = mod_echoOff();
 800e180:	f7fd ffda 	bl	800c138 <mod_echoOff>
 800e184:	4603      	mov	r3, r0
 800e186:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e188:	79fb      	ldrb	r3, [r7, #7]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d002      	beq.n	800e194 <mod_4gHandler+0xb0>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e18e:	79fb      	ldrb	r3, [r7, #7]
 800e190:	2b04      	cmp	r3, #4
 800e192:	d003      	beq.n	800e19c <mod_4gHandler+0xb8>
				{
					sen_4gRunState = E_SET_FLOW_CTRL_STATE;
 800e194:	4b7a      	ldr	r3, [pc, #488]	; (800e380 <mod_4gHandler+0x29c>)
 800e196:	2203      	movs	r2, #3
 800e198:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e19a:	e0eb      	b.n	800e374 <mod_4gHandler+0x290>
 800e19c:	e0ea      	b.n	800e374 <mod_4gHandler+0x290>

			case E_SET_FLOW_CTRL_STATE:
				len_retStatus = mod_setFlowCtrl();
 800e19e:	f7fe f835 	bl	800c20c <mod_setFlowCtrl>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e1a6:	79fb      	ldrb	r3, [r7, #7]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d002      	beq.n	800e1b2 <mod_4gHandler+0xce>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e1ac:	79fb      	ldrb	r3, [r7, #7]
 800e1ae:	2b04      	cmp	r3, #4
 800e1b0:	d003      	beq.n	800e1ba <mod_4gHandler+0xd6>
				{
					sen_4gRunState = E_EXTRACT_MODULE_INFO_STATE;
 800e1b2:	4b73      	ldr	r3, [pc, #460]	; (800e380 <mod_4gHandler+0x29c>)
 800e1b4:	2204      	movs	r2, #4
 800e1b6:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e1b8:	e0dc      	b.n	800e374 <mod_4gHandler+0x290>
 800e1ba:	e0db      	b.n	800e374 <mod_4gHandler+0x290>

			case E_EXTRACT_MODULE_INFO_STATE:
				len_retStatus = mod_extractModInfo();
 800e1bc:	f7fe f864 	bl	800c288 <mod_extractModInfo>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e1c4:	79fb      	ldrb	r3, [r7, #7]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d002      	beq.n	800e1d0 <mod_4gHandler+0xec>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e1ca:	79fb      	ldrb	r3, [r7, #7]
 800e1cc:	2b04      	cmp	r3, #4
 800e1ce:	d003      	beq.n	800e1d8 <mod_4gHandler+0xf4>
				{
					sen_4gRunState = E_SIM_STATUS_STATE;
 800e1d0:	4b6b      	ldr	r3, [pc, #428]	; (800e380 <mod_4gHandler+0x29c>)
 800e1d2:	2205      	movs	r2, #5
 800e1d4:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e1d6:	e0cd      	b.n	800e374 <mod_4gHandler+0x290>
 800e1d8:	e0cc      	b.n	800e374 <mod_4gHandler+0x290>

			case E_SIM_STATUS_STATE:
				len_retStatus = mod_simStatus();
 800e1da:	f7fe fbb5 	bl	800c948 <mod_simStatus>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e1e2:	79fb      	ldrb	r3, [r7, #7]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d002      	beq.n	800e1ee <mod_4gHandler+0x10a>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e1e8:	79fb      	ldrb	r3, [r7, #7]
 800e1ea:	2b04      	cmp	r3, #4
 800e1ec:	d003      	beq.n	800e1f6 <mod_4gHandler+0x112>
				{
					sen_4gRunState = E_NETWORK_STATUS_STATE;
 800e1ee:	4b64      	ldr	r3, [pc, #400]	; (800e380 <mod_4gHandler+0x29c>)
 800e1f0:	2206      	movs	r2, #6
 800e1f2:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e1f4:	e0be      	b.n	800e374 <mod_4gHandler+0x290>
 800e1f6:	e0bd      	b.n	800e374 <mod_4gHandler+0x290>

			case E_NETWORK_STATUS_STATE:
				len_retStatus = mod_networkStatus();
 800e1f8:	f7fe fc4c 	bl	800ca94 <mod_networkStatus>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e200:	79fb      	ldrb	r3, [r7, #7]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d103      	bne.n	800e20e <mod_4gHandler+0x12a>
				{
					sen_4gRunState = E_SIGNAL_QUALITY_STATE;
 800e206:	4b5e      	ldr	r3, [pc, #376]	; (800e380 <mod_4gHandler+0x29c>)
 800e208:	2207      	movs	r2, #7
 800e20a:	701a      	strb	r2, [r3, #0]
 800e20c:	e01e      	b.n	800e24c <mod_4gHandler+0x168>
				}
				else if (E_RET_FAILED == len_retStatus)
 800e20e:	79fb      	ldrb	r3, [r7, #7]
 800e210:	2b02      	cmp	r3, #2
 800e212:	d11b      	bne.n	800e24c <mod_4gHandler+0x168>
				{
					lsu8_retryCount++;
 800e214:	4b5b      	ldr	r3, [pc, #364]	; (800e384 <mod_4gHandler+0x2a0>)
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	3301      	adds	r3, #1
 800e21a:	b2da      	uxtb	r2, r3
 800e21c:	4b59      	ldr	r3, [pc, #356]	; (800e384 <mod_4gHandler+0x2a0>)
 800e21e:	701a      	strb	r2, [r3, #0]
					gb_isMqttConnected = false;
 800e220:	4b59      	ldr	r3, [pc, #356]	; (800e388 <mod_4gHandler+0x2a4>)
 800e222:	2200      	movs	r2, #0
 800e224:	701a      	strb	r2, [r3, #0]
					if (lsu8_retryCount >= 6)
 800e226:	4b57      	ldr	r3, [pc, #348]	; (800e384 <mod_4gHandler+0x2a0>)
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	2b05      	cmp	r3, #5
 800e22c:	d906      	bls.n	800e23c <mod_4gHandler+0x158>
					{
						lsu8_retryCount = 0;
 800e22e:	4b55      	ldr	r3, [pc, #340]	; (800e384 <mod_4gHandler+0x2a0>)
 800e230:	2200      	movs	r2, #0
 800e232:	701a      	strb	r2, [r3, #0]
						sen_4gRunState = E_MOD_RESET_STATE;
 800e234:	4b52      	ldr	r3, [pc, #328]	; (800e380 <mod_4gHandler+0x29c>)
 800e236:	220c      	movs	r2, #12
 800e238:	701a      	strb	r2, [r3, #0]
 800e23a:	e007      	b.n	800e24c <mod_4gHandler+0x168>
					}
					else
					{
						tm_set4gRunTimer(TIMER_5S);
 800e23c:	f241 3088 	movw	r0, #5000	; 0x1388
 800e240:	f7f2 f8ca 	bl	80003d8 <tm_set4gRunTimer>
						sen_4gRunState = E_MOD_WAIT_STATE;
 800e244:	4b4e      	ldr	r3, [pc, #312]	; (800e380 <mod_4gHandler+0x29c>)
 800e246:	2210      	movs	r2, #16
 800e248:	701a      	strb	r2, [r3, #0]
					}
				}
			break;
 800e24a:	e093      	b.n	800e374 <mod_4gHandler+0x290>
 800e24c:	e092      	b.n	800e374 <mod_4gHandler+0x290>

			case E_SIGNAL_QUALITY_STATE:
				len_retStatus = mod_signalQuality();
 800e24e:	f7fe fcc1 	bl	800cbd4 <mod_signalQuality>
 800e252:	4603      	mov	r3, r0
 800e254:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e256:	79fb      	ldrb	r3, [r7, #7]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d103      	bne.n	800e264 <mod_4gHandler+0x180>
				{
					sen_4gRunState = E_EXTRACT_TIME_DATE_STATE;
 800e25c:	4b48      	ldr	r3, [pc, #288]	; (800e380 <mod_4gHandler+0x29c>)
 800e25e:	2208      	movs	r2, #8
 800e260:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e262:	e087      	b.n	800e374 <mod_4gHandler+0x290>
 800e264:	e086      	b.n	800e374 <mod_4gHandler+0x290>

			case E_EXTRACT_TIME_DATE_STATE:
				len_retStatus = mod_extractDateTime();
 800e266:	f7fe fd09 	bl	800cc7c <mod_extractDateTime>
 800e26a:	4603      	mov	r3, r0
 800e26c:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e26e:	79fb      	ldrb	r3, [r7, #7]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d105      	bne.n	800e280 <mod_4gHandler+0x19c>
				{
					//SuperLooptime_End();
					//SuperLooptime_Start();
					set_RTC();
 800e274:	f7fc ff64 	bl	800b140 <set_RTC>
					sen_4gRunState = E_MQTT_OPEN_STATE;
 800e278:	4b41      	ldr	r3, [pc, #260]	; (800e380 <mod_4gHandler+0x29c>)
 800e27a:	2209      	movs	r2, #9
 800e27c:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e27e:	e079      	b.n	800e374 <mod_4gHandler+0x290>
 800e280:	e078      	b.n	800e374 <mod_4gHandler+0x290>

			case E_MQTT_OPEN_STATE:
				len_retStatus = mod_mqttOpenConfig();
 800e282:	f7ff fcc1 	bl	800dc08 <mod_mqttOpenConfig>
 800e286:	4603      	mov	r3, r0
 800e288:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e28a:	79fb      	ldrb	r3, [r7, #7]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d103      	bne.n	800e298 <mod_4gHandler+0x1b4>
				{
					sen_4gRunState = E_MQTT_CONNECT_STATE;
 800e290:	4b3b      	ldr	r3, [pc, #236]	; (800e380 <mod_4gHandler+0x29c>)
 800e292:	220b      	movs	r2, #11
 800e294:	701a      	strb	r2, [r3, #0]
 800e296:	e006      	b.n	800e2a6 <mod_4gHandler+0x1c2>
				}
				else if (E_RET_INPROGRESS != len_retStatus)
 800e298:	79fb      	ldrb	r3, [r7, #7]
 800e29a:	2b04      	cmp	r3, #4
 800e29c:	d003      	beq.n	800e2a6 <mod_4gHandler+0x1c2>
				{
					sen_4gRunState = E_MOD_RESET_STATE;
 800e29e:	4b38      	ldr	r3, [pc, #224]	; (800e380 <mod_4gHandler+0x29c>)
 800e2a0:	220c      	movs	r2, #12
 800e2a2:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e2a4:	e066      	b.n	800e374 <mod_4gHandler+0x290>
 800e2a6:	e065      	b.n	800e374 <mod_4gHandler+0x290>

			case E_MQTT_CONNECT_STATE:
				len_retStatus = mod_mqttConnect();
 800e2a8:	f7fe fd84 	bl	800cdb4 <mod_mqttConnect>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e2b0:	79fb      	ldrb	r3, [r7, #7]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d103      	bne.n	800e2be <mod_4gHandler+0x1da>
				{
//					gb_isMqttConnected = true;
//					sen_4gRunState = E_MOD_IDLE_STATE;
					sen_4gRunState = E_GPS_CFG_STATE;
 800e2b6:	4b32      	ldr	r3, [pc, #200]	; (800e380 <mod_4gHandler+0x29c>)
 800e2b8:	220d      	movs	r2, #13
 800e2ba:	701a      	strb	r2, [r3, #0]
 800e2bc:	e024      	b.n	800e308 <mod_4gHandler+0x224>
				}
				else if(E_RET_FAILED_TRY_DIFF_ID == len_retStatus)
 800e2be:	79fb      	ldrb	r3, [r7, #7]
 800e2c0:	2b01      	cmp	r3, #1
 800e2c2:	d113      	bne.n	800e2ec <mod_4gHandler+0x208>
				{
					sgu8_mqttClientId++;
 800e2c4:	4b31      	ldr	r3, [pc, #196]	; (800e38c <mod_4gHandler+0x2a8>)
 800e2c6:	781b      	ldrb	r3, [r3, #0]
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	b2da      	uxtb	r2, r3
 800e2cc:	4b2f      	ldr	r3, [pc, #188]	; (800e38c <mod_4gHandler+0x2a8>)
 800e2ce:	701a      	strb	r2, [r3, #0]
					if (sgu8_mqttClientId > 5)
 800e2d0:	4b2e      	ldr	r3, [pc, #184]	; (800e38c <mod_4gHandler+0x2a8>)
 800e2d2:	781b      	ldrb	r3, [r3, #0]
 800e2d4:	2b05      	cmp	r3, #5
 800e2d6:	d902      	bls.n	800e2de <mod_4gHandler+0x1fa>
					{
						sgu8_mqttClientId = 0;
 800e2d8:	4b2c      	ldr	r3, [pc, #176]	; (800e38c <mod_4gHandler+0x2a8>)
 800e2da:	2200      	movs	r2, #0
 800e2dc:	701a      	strb	r2, [r3, #0]
					}
					sen_openMqttState = E_MQTT_OPN_SSL_CFG_STATE;
 800e2de:	4b2c      	ldr	r3, [pc, #176]	; (800e390 <mod_4gHandler+0x2ac>)
 800e2e0:	220d      	movs	r2, #13
 800e2e2:	701a      	strb	r2, [r3, #0]
					sen_4gRunState = E_MQTT_OPEN_STATE;
 800e2e4:	4b26      	ldr	r3, [pc, #152]	; (800e380 <mod_4gHandler+0x29c>)
 800e2e6:	2209      	movs	r2, #9
 800e2e8:	701a      	strb	r2, [r3, #0]
 800e2ea:	e00d      	b.n	800e308 <mod_4gHandler+0x224>
				}
				else if (E_RET_CONN_CLOSED_ERROR == len_retStatus)
 800e2ec:	79fb      	ldrb	r3, [r7, #7]
 800e2ee:	2b0a      	cmp	r3, #10
 800e2f0:	d103      	bne.n	800e2fa <mod_4gHandler+0x216>
				{
					sen_4gRunState = E_MQTT_OPEN_STATE;
 800e2f2:	4b23      	ldr	r3, [pc, #140]	; (800e380 <mod_4gHandler+0x29c>)
 800e2f4:	2209      	movs	r2, #9
 800e2f6:	701a      	strb	r2, [r3, #0]
 800e2f8:	e006      	b.n	800e308 <mod_4gHandler+0x224>
				}
				else if (E_RET_INPROGRESS != len_retStatus)
 800e2fa:	79fb      	ldrb	r3, [r7, #7]
 800e2fc:	2b04      	cmp	r3, #4
 800e2fe:	d003      	beq.n	800e308 <mod_4gHandler+0x224>
				{
					sen_4gRunState = E_MOD_RESET_STATE;
 800e300:	4b1f      	ldr	r3, [pc, #124]	; (800e380 <mod_4gHandler+0x29c>)
 800e302:	220c      	movs	r2, #12
 800e304:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e306:	e035      	b.n	800e374 <mod_4gHandler+0x290>
 800e308:	e034      	b.n	800e374 <mod_4gHandler+0x290>

			case E_GPS_CFG_STATE:
				len_retStatus = mod_gpsCfg();
 800e30a:	f7ff fe63 	bl	800dfd4 <mod_gpsCfg>
 800e30e:	4603      	mov	r3, r0
 800e310:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e312:	79fb      	ldrb	r3, [r7, #7]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d103      	bne.n	800e320 <mod_4gHandler+0x23c>
				{
					sen_4gRunState = E_GPS_ENABLE_STATE;
 800e318:	4b19      	ldr	r3, [pc, #100]	; (800e380 <mod_4gHandler+0x29c>)
 800e31a:	220e      	movs	r2, #14
 800e31c:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e31e:	e029      	b.n	800e374 <mod_4gHandler+0x290>
 800e320:	e028      	b.n	800e374 <mod_4gHandler+0x290>

			case E_GPS_ENABLE_STATE:
				len_retStatus = mod_gpsEnable();
 800e322:	f7ff fea9 	bl	800e078 <mod_gpsEnable>
 800e326:	4603      	mov	r3, r0
 800e328:	71fb      	strb	r3, [r7, #7]
				if (E_RET_SUCCESS == len_retStatus)
 800e32a:	79fb      	ldrb	r3, [r7, #7]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d106      	bne.n	800e33e <mod_4gHandler+0x25a>
				{
					gb_isMqttConnected = true;
 800e330:	4b15      	ldr	r3, [pc, #84]	; (800e388 <mod_4gHandler+0x2a4>)
 800e332:	2201      	movs	r2, #1
 800e334:	701a      	strb	r2, [r3, #0]
					sen_4gRunState = E_SET_URC_PORT_STATE;
 800e336:	4b12      	ldr	r3, [pc, #72]	; (800e380 <mod_4gHandler+0x29c>)
 800e338:	2201      	movs	r2, #1
 800e33a:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e33c:	e01a      	b.n	800e374 <mod_4gHandler+0x290>
 800e33e:	e019      	b.n	800e374 <mod_4gHandler+0x290>
			case E_GET_GPS_DATA_STATE:

			break;

			case E_MOD_RESET_STATE:
				len_retStatus = mod_mqttDisableEnableFunctionality();
 800e340:	f7fe fefc 	bl	800d13c <mod_mqttDisableEnableFunctionality>
 800e344:	4603      	mov	r3, r0
 800e346:	71fb      	strb	r3, [r7, #7]
				if ((E_RET_SUCCESS == len_retStatus)
 800e348:	79fb      	ldrb	r3, [r7, #7]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d002      	beq.n	800e354 <mod_4gHandler+0x270>
						|| (E_RET_INPROGRESS != len_retStatus))
 800e34e:	79fb      	ldrb	r3, [r7, #7]
 800e350:	2b04      	cmp	r3, #4
 800e352:	d003      	beq.n	800e35c <mod_4gHandler+0x278>
				{
					sen_4gRunState = E_NETWORK_STATUS_STATE;
 800e354:	4b0a      	ldr	r3, [pc, #40]	; (800e380 <mod_4gHandler+0x29c>)
 800e356:	2206      	movs	r2, #6
 800e358:	701a      	strb	r2, [r3, #0]
				}
			break;
 800e35a:	e00b      	b.n	800e374 <mod_4gHandler+0x290>
 800e35c:	e00a      	b.n	800e374 <mod_4gHandler+0x290>

			case E_MOD_WAIT_STATE:
				if (tm_get4gRunTimerValue() == 0)
 800e35e:	f7f2 f849 	bl	80003f4 <tm_get4gRunTimerValue>
 800e362:	4603      	mov	r3, r0
 800e364:	2b00      	cmp	r3, #0
 800e366:	d103      	bne.n	800e370 <mod_4gHandler+0x28c>
				{
					sen_4gRunState = E_NETWORK_STATUS_STATE;
 800e368:	4b05      	ldr	r3, [pc, #20]	; (800e380 <mod_4gHandler+0x29c>)
 800e36a:	2206      	movs	r2, #6
 800e36c:	701a      	strb	r2, [r3, #0]
				}

			break;
 800e36e:	e001      	b.n	800e374 <mod_4gHandler+0x290>
 800e370:	e000      	b.n	800e374 <mod_4gHandler+0x290>

			default:
			break;
 800e372:	bf00      	nop
		}
	}
}
 800e374:	3708      	adds	r7, #8
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	1ffea4dc 	.word	0x1ffea4dc
 800e380:	1ffea4d8 	.word	0x1ffea4d8
 800e384:	1fff4851 	.word	0x1fff4851
 800e388:	1fff4b8c 	.word	0x1fff4b8c
 800e38c:	1fff4825 	.word	0x1fff4825
 800e390:	1fff482b 	.word	0x1fff482b

0800e394 <mod_pub10sPackExtractGps>:

	return len_retStatus;
}*/

en_responseRetCodes_t mod_pub10sPackExtractGps(void)
{
 800e394:	b5b0      	push	{r4, r5, r7, lr}
 800e396:	b08c      	sub	sp, #48	; 0x30
 800e398:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 800e39a:	2304      	movs	r3, #4
 800e39c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	static uint8_t lu8_retryCont = 0;

	RTC_GetTime(&current_time);
 800e3a0:	4868      	ldr	r0, [pc, #416]	; (800e544 <mod_pub10sPackExtractGps+0x1b0>)
 800e3a2:	f7f9 f9b5 	bl	8007710 <RTC_GetTime>

	if ((current_time.seconds % 3 == 0U) && (sgb_flagGps == false) && (sgb_packetFlag == false))
 800e3a6:	4b67      	ldr	r3, [pc, #412]	; (800e544 <mod_pub10sPackExtractGps+0x1b0>)
 800e3a8:	781b      	ldrb	r3, [r3, #0]
 800e3aa:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e3ae:	b2db      	uxtb	r3, r3
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	4b65      	ldr	r3, [pc, #404]	; (800e548 <mod_pub10sPackExtractGps+0x1b4>)
 800e3b4:	fb83 3201 	smull	r3, r2, r3, r1
 800e3b8:	17cb      	asrs	r3, r1, #31
 800e3ba:	1ad2      	subs	r2, r2, r3
 800e3bc:	4613      	mov	r3, r2
 800e3be:	005b      	lsls	r3, r3, #1
 800e3c0:	4413      	add	r3, r2
 800e3c2:	1aca      	subs	r2, r1, r3
 800e3c4:	2a00      	cmp	r2, #0
 800e3c6:	d113      	bne.n	800e3f0 <mod_pub10sPackExtractGps+0x5c>
 800e3c8:	4b60      	ldr	r3, [pc, #384]	; (800e54c <mod_pub10sPackExtractGps+0x1b8>)
 800e3ca:	781b      	ldrb	r3, [r3, #0]
 800e3cc:	f083 0301 	eor.w	r3, r3, #1
 800e3d0:	b2db      	uxtb	r3, r3
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d00c      	beq.n	800e3f0 <mod_pub10sPackExtractGps+0x5c>
 800e3d6:	4b5e      	ldr	r3, [pc, #376]	; (800e550 <mod_pub10sPackExtractGps+0x1bc>)
 800e3d8:	781b      	ldrb	r3, [r3, #0]
 800e3da:	f083 0301 	eor.w	r3, r3, #1
 800e3de:	b2db      	uxtb	r3, r3
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d005      	beq.n	800e3f0 <mod_pub10sPackExtractGps+0x5c>
	{
		Get_CurrentLocation();
 800e3e4:	f7fd f864 	bl	800b4b0 <Get_CurrentLocation>
		sgb_flagGps = true;
 800e3e8:	4b58      	ldr	r3, [pc, #352]	; (800e54c <mod_pub10sPackExtractGps+0x1b8>)
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	701a      	strb	r2, [r3, #0]
 800e3ee:	e017      	b.n	800e420 <mod_pub10sPackExtractGps+0x8c>
	}
	else if ((sgb_flagGps == true) && (current_time.seconds % 3) != 0U)
 800e3f0:	4b56      	ldr	r3, [pc, #344]	; (800e54c <mod_pub10sPackExtractGps+0x1b8>)
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d013      	beq.n	800e420 <mod_pub10sPackExtractGps+0x8c>
 800e3f8:	4b52      	ldr	r3, [pc, #328]	; (800e544 <mod_pub10sPackExtractGps+0x1b0>)
 800e3fa:	781b      	ldrb	r3, [r3, #0]
 800e3fc:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e400:	b2db      	uxtb	r3, r3
 800e402:	4619      	mov	r1, r3
 800e404:	4b50      	ldr	r3, [pc, #320]	; (800e548 <mod_pub10sPackExtractGps+0x1b4>)
 800e406:	fb83 3201 	smull	r3, r2, r3, r1
 800e40a:	17cb      	asrs	r3, r1, #31
 800e40c:	1ad2      	subs	r2, r2, r3
 800e40e:	4613      	mov	r3, r2
 800e410:	005b      	lsls	r3, r3, #1
 800e412:	4413      	add	r3, r2
 800e414:	1aca      	subs	r2, r1, r3
 800e416:	2a00      	cmp	r2, #0
 800e418:	d002      	beq.n	800e420 <mod_pub10sPackExtractGps+0x8c>
	{
		sgb_flagGps = false;
 800e41a:	4b4c      	ldr	r3, [pc, #304]	; (800e54c <mod_pub10sPackExtractGps+0x1b8>)
 800e41c:	2200      	movs	r2, #0
 800e41e:	701a      	strb	r2, [r3, #0]
	}

	if ((current_time.seconds % 10 == 0U) && (sgb_flag4g == false))
 800e420:	4b48      	ldr	r3, [pc, #288]	; (800e544 <mod_pub10sPackExtractGps+0x1b0>)
 800e422:	781b      	ldrb	r3, [r3, #0]
 800e424:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e428:	b2db      	uxtb	r3, r3
 800e42a:	4619      	mov	r1, r3
 800e42c:	4b49      	ldr	r3, [pc, #292]	; (800e554 <mod_pub10sPackExtractGps+0x1c0>)
 800e42e:	fb83 2301 	smull	r2, r3, r3, r1
 800e432:	109a      	asrs	r2, r3, #2
 800e434:	17cb      	asrs	r3, r1, #31
 800e436:	1ad2      	subs	r2, r2, r3
 800e438:	4613      	mov	r3, r2
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	4413      	add	r3, r2
 800e43e:	005b      	lsls	r3, r3, #1
 800e440:	1aca      	subs	r2, r1, r3
 800e442:	2a00      	cmp	r2, #0
 800e444:	d12c      	bne.n	800e4a0 <mod_pub10sPackExtractGps+0x10c>
 800e446:	4b44      	ldr	r3, [pc, #272]	; (800e558 <mod_pub10sPackExtractGps+0x1c4>)
 800e448:	781b      	ldrb	r3, [r3, #0]
 800e44a:	f083 0301 	eor.w	r3, r3, #1
 800e44e:	b2db      	uxtb	r3, r3
 800e450:	2b00      	cmp	r3, #0
 800e452:	d025      	beq.n	800e4a0 <mod_pub10sPackExtractGps+0x10c>
	{
		epoch_time();
 800e454:	f7fc ff24 	bl	800b2a0 <epoch_time>
		Process_4G_Event_Data();
 800e458:	f7fc fd98 	bl	800af8c <Process_4G_Event_Data>
		memset(Eventbuffer_4Gcomm, 0, 512);
 800e45c:	483f      	ldr	r0, [pc, #252]	; (800e55c <mod_pub10sPackExtractGps+0x1c8>)
 800e45e:	2100      	movs	r1, #0
 800e460:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e464:	f003 f915 	bl	8011692 <memset>
		pb_ostream_t stream1;
		stream1 = pb_ostream_from_buffer(Eventbuffer_4Gcomm, sizeof(Eventbuffer_4Gcomm));
 800e468:	463b      	mov	r3, r7
 800e46a:	4618      	mov	r0, r3
 800e46c:	493b      	ldr	r1, [pc, #236]	; (800e55c <mod_pub10sPackExtractGps+0x1c8>)
 800e46e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e472:	f000 fb2b 	bl	800eacc <pb_ostream_from_buffer>
 800e476:	f107 0418 	add.w	r4, r7, #24
 800e47a:	463d      	mov	r5, r7
 800e47c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e47e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e480:	682b      	ldr	r3, [r5, #0]
 800e482:	6023      	str	r3, [r4, #0]
		pb_encode(&stream1, vcu_fleet_fleet_10_sec_fields, &TD1);
 800e484:	f107 0318 	add.w	r3, r7, #24
 800e488:	4618      	mov	r0, r3
 800e48a:	4935      	ldr	r1, [pc, #212]	; (800e560 <mod_pub10sPackExtractGps+0x1cc>)
 800e48c:	4a35      	ldr	r2, [pc, #212]	; (800e564 <mod_pub10sPackExtractGps+0x1d0>)
 800e48e:	f000 ff8f 	bl	800f3b0 <pb_encode>
		sgb_packetFlag = true;
 800e492:	4b2f      	ldr	r3, [pc, #188]	; (800e550 <mod_pub10sPackExtractGps+0x1bc>)
 800e494:	2201      	movs	r2, #1
 800e496:	701a      	strb	r2, [r3, #0]
		sgb_flag4g = true;
 800e498:	4b2f      	ldr	r3, [pc, #188]	; (800e558 <mod_pub10sPackExtractGps+0x1c4>)
 800e49a:	2201      	movs	r2, #1
 800e49c:	701a      	strb	r2, [r3, #0]
	{
		sgb_flagGps = false;
	}

	if ((current_time.seconds % 10 == 0U) && (sgb_flag4g == false))
	{
 800e49e:	e019      	b.n	800e4d4 <mod_pub10sPackExtractGps+0x140>
		stream1 = pb_ostream_from_buffer(Eventbuffer_4Gcomm, sizeof(Eventbuffer_4Gcomm));
		pb_encode(&stream1, vcu_fleet_fleet_10_sec_fields, &TD1);
		sgb_packetFlag = true;
		sgb_flag4g = true;
	}
	else if ((sgb_flag4g == true) && (current_time.seconds % 10 != 0U))
 800e4a0:	4b2d      	ldr	r3, [pc, #180]	; (800e558 <mod_pub10sPackExtractGps+0x1c4>)
 800e4a2:	781b      	ldrb	r3, [r3, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d015      	beq.n	800e4d4 <mod_pub10sPackExtractGps+0x140>
 800e4a8:	4b26      	ldr	r3, [pc, #152]	; (800e544 <mod_pub10sPackExtractGps+0x1b0>)
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e4b0:	b2db      	uxtb	r3, r3
 800e4b2:	4619      	mov	r1, r3
 800e4b4:	4b27      	ldr	r3, [pc, #156]	; (800e554 <mod_pub10sPackExtractGps+0x1c0>)
 800e4b6:	fb83 2301 	smull	r2, r3, r3, r1
 800e4ba:	109a      	asrs	r2, r3, #2
 800e4bc:	17cb      	asrs	r3, r1, #31
 800e4be:	1ad2      	subs	r2, r2, r3
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	4413      	add	r3, r2
 800e4c6:	005b      	lsls	r3, r3, #1
 800e4c8:	1aca      	subs	r2, r1, r3
 800e4ca:	2a00      	cmp	r2, #0
 800e4cc:	d002      	beq.n	800e4d4 <mod_pub10sPackExtractGps+0x140>
	{
		sgb_flag4g = false;
 800e4ce:	4b22      	ldr	r3, [pc, #136]	; (800e558 <mod_pub10sPackExtractGps+0x1c4>)
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	701a      	strb	r2, [r3, #0]
	}

	if (sgb_packetFlag == true)
 800e4d4:	4b1e      	ldr	r3, [pc, #120]	; (800e550 <mod_pub10sPackExtractGps+0x1bc>)
 800e4d6:	781b      	ldrb	r3, [r3, #0]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d02e      	beq.n	800e53a <mod_pub10sPackExtractGps+0x1a6>
	{
		len_retStatus = mod_mqttPublishData(Eventbuffer_4Gcomm,
				strlen((char*) Eventbuffer_4Gcomm),(uint8_t*) MQTT_PUBLISH_TOPIC);
 800e4dc:	481f      	ldr	r0, [pc, #124]	; (800e55c <mod_pub10sPackExtractGps+0x1c8>)
 800e4de:	f003 fbe0 	bl	8011ca2 <strlen>
 800e4e2:	4603      	mov	r3, r0
		sgb_flag4g = false;
	}

	if (sgb_packetFlag == true)
	{
		len_retStatus = mod_mqttPublishData(Eventbuffer_4Gcomm,
 800e4e4:	b29b      	uxth	r3, r3
 800e4e6:	481d      	ldr	r0, [pc, #116]	; (800e55c <mod_pub10sPackExtractGps+0x1c8>)
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4a1f      	ldr	r2, [pc, #124]	; (800e568 <mod_pub10sPackExtractGps+0x1d4>)
 800e4ec:	f7fe fe70 	bl	800d1d0 <mod_mqttPublishData>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				strlen((char*) Eventbuffer_4Gcomm),(uint8_t*) MQTT_PUBLISH_TOPIC);

		if (E_RET_SUCCESS == len_retStatus)
 800e4f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d103      	bne.n	800e506 <mod_pub10sPackExtractGps+0x172>
		{
			sgb_packetFlag = false;
 800e4fe:	4b14      	ldr	r3, [pc, #80]	; (800e550 <mod_pub10sPackExtractGps+0x1bc>)
 800e500:	2200      	movs	r2, #0
 800e502:	701a      	strb	r2, [r3, #0]
 800e504:	e019      	b.n	800e53a <mod_pub10sPackExtractGps+0x1a6>
		}
		else if (E_RET_INPROGRESS != len_retStatus)
 800e506:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e50a:	2b04      	cmp	r3, #4
 800e50c:	d015      	beq.n	800e53a <mod_pub10sPackExtractGps+0x1a6>
		{
			lu8_retryCont++;
 800e50e:	4b17      	ldr	r3, [pc, #92]	; (800e56c <mod_pub10sPackExtractGps+0x1d8>)
 800e510:	781b      	ldrb	r3, [r3, #0]
 800e512:	3301      	adds	r3, #1
 800e514:	b2da      	uxtb	r2, r3
 800e516:	4b15      	ldr	r3, [pc, #84]	; (800e56c <mod_pub10sPackExtractGps+0x1d8>)
 800e518:	701a      	strb	r2, [r3, #0]
			if (3 > lu8_retryCont)
 800e51a:	4b14      	ldr	r3, [pc, #80]	; (800e56c <mod_pub10sPackExtractGps+0x1d8>)
 800e51c:	781b      	ldrb	r3, [r3, #0]
 800e51e:	2b02      	cmp	r3, #2
 800e520:	d80b      	bhi.n	800e53a <mod_pub10sPackExtractGps+0x1a6>
			{
				lu8_retryCont = 0;
 800e522:	4b12      	ldr	r3, [pc, #72]	; (800e56c <mod_pub10sPackExtractGps+0x1d8>)
 800e524:	2200      	movs	r2, #0
 800e526:	701a      	strb	r2, [r3, #0]

				//write to SD card

				sgb_packetFlag = false;
 800e528:	4b09      	ldr	r3, [pc, #36]	; (800e550 <mod_pub10sPackExtractGps+0x1bc>)
 800e52a:	2200      	movs	r2, #0
 800e52c:	701a      	strb	r2, [r3, #0]
				gb_isMqttConnected = false;
 800e52e:	4b10      	ldr	r3, [pc, #64]	; (800e570 <mod_pub10sPackExtractGps+0x1dc>)
 800e530:	2200      	movs	r2, #0
 800e532:	701a      	strb	r2, [r3, #0]
				sen_4gRunState = E_MQTT_OPEN_STATE;
 800e534:	4b0f      	ldr	r3, [pc, #60]	; (800e574 <mod_pub10sPackExtractGps+0x1e0>)
 800e536:	2209      	movs	r2, #9
 800e538:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3730      	adds	r7, #48	; 0x30
 800e53e:	46bd      	mov	sp, r7
 800e540:	bdb0      	pop	{r4, r5, r7, pc}
 800e542:	bf00      	nop
 800e544:	1fff48ac 	.word	0x1fff48ac
 800e548:	55555556 	.word	0x55555556
 800e54c:	1fff4831 	.word	0x1fff4831
 800e550:	1fff482f 	.word	0x1fff482f
 800e554:	66666667 	.word	0x66666667
 800e558:	1fff4830 	.word	0x1fff4830
 800e55c:	1fff4560 	.word	0x1fff4560
 800e560:	08013cfc 	.word	0x08013cfc
 800e564:	1fff4b90 	.word	0x1fff4b90
 800e568:	08013fc4 	.word	0x08013fc4
 800e56c:	1fff4852 	.word	0x1fff4852
 800e570:	1fff4b8c 	.word	0x1fff4b8c
 800e574:	1ffea4d8 	.word	0x1ffea4d8

0800e578 <load_descriptor_values>:
 */

#include "pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
 800e578:	b480      	push	{r7}
 800e57a:	b08f      	sub	sp, #60	; 0x3c
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	891a      	ldrh	r2, [r3, #8]
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	8a1b      	ldrh	r3, [r3, #16]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d301      	bcc.n	800e592 <load_descriptor_values+0x1a>
        return false;
 800e58e:	2300      	movs	r3, #0
 800e590:	e153      	b.n	800e83a <load_descriptor_values+0x2c2>

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	681a      	ldr	r2, [r3, #0]
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	895b      	ldrh	r3, [r3, #10]
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	4413      	add	r3, r2
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
 800e5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5a6:	0a1b      	lsrs	r3, r3, #8
 800e5a8:	b2da      	uxtb	r2, r3
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	759a      	strb	r2, [r3, #22]

    switch(word0 & 3)
 800e5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b0:	f003 0303 	and.w	r3, r3, #3
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d023      	beq.n	800e600 <load_descriptor_values+0x88>
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	d302      	bcc.n	800e5c2 <load_descriptor_values+0x4a>
 800e5bc:	2b02      	cmp	r3, #2
 800e5be:	d053      	beq.n	800e668 <load_descriptor_values+0xf0>
 800e5c0:	e08e      	b.n	800e6e0 <load_descriptor_values+0x168>
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
 800e5c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5ca:	089b      	lsrs	r3, r3, #2
 800e5cc:	b29b      	uxth	r3, r3
 800e5ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e5d2:	b29a      	uxth	r2, r3
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
 800e5d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5da:	0e1b      	lsrs	r3, r3, #24
 800e5dc:	b2db      	uxtb	r3, r3
 800e5de:	f003 030f 	and.w	r3, r3, #15
 800e5e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = (word0 >> 16) & 0xFF;
 800e5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5e8:	0c1b      	lsrs	r3, r3, #16
 800e5ea:	b2db      	uxtb	r3, r3
 800e5ec:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
 800e5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5f0:	0f1b      	lsrs	r3, r3, #28
 800e5f2:	b29b      	uxth	r3, r3
 800e5f4:	f003 030f 	and.w	r3, r3, #15
 800e5f8:	b29a      	uxth	r2, r3
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	825a      	strh	r2, [r3, #18]
            break;
 800e5fe:	e0b4      	b.n	800e76a <load_descriptor_values+0x1f2>
        }

        case 1: {
            /* 2-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	681a      	ldr	r2, [r3, #0]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	895b      	ldrh	r3, [r3, #10]
 800e60a:	3301      	adds	r3, #1
 800e60c:	009b      	lsls	r3, r3, #2
 800e60e:	4413      	add	r3, r2
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	62bb      	str	r3, [r7, #40]	; 0x28

            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
 800e614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e616:	0c1b      	lsrs	r3, r3, #16
 800e618:	b29b      	uxth	r3, r3
 800e61a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e61e:	b29a      	uxth	r2, r3
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
 800e624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e626:	089b      	lsrs	r3, r3, #2
 800e628:	b29b      	uxth	r3, r3
 800e62a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e62e:	b29a      	uxth	r2, r3
 800e630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e632:	0f1b      	lsrs	r3, r3, #28
 800e634:	b29b      	uxth	r3, r3
 800e636:	019b      	lsls	r3, r3, #6
 800e638:	b29b      	uxth	r3, r3
 800e63a:	4313      	orrs	r3, r2
 800e63c:	b29a      	uxth	r2, r3
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
 800e642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e644:	0f1b      	lsrs	r3, r3, #28
 800e646:	b2db      	uxtb	r3, r3
 800e648:	f003 030f 	and.w	r3, r3, #15
 800e64c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word1 & 0xFFFF;
 800e650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e652:	b29b      	uxth	r3, r3
 800e654:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
 800e656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e658:	0c1b      	lsrs	r3, r3, #16
 800e65a:	b29b      	uxth	r3, r3
 800e65c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e660:	b29a      	uxth	r2, r3
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	825a      	strh	r2, [r3, #18]
            break;
 800e666:	e080      	b.n	800e76a <load_descriptor_values+0x1f2>
        }

        case 2: {
            /* 4-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	681a      	ldr	r2, [r3, #0]
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	895b      	ldrh	r3, [r3, #10]
 800e672:	3301      	adds	r3, #1
 800e674:	009b      	lsls	r3, r3, #2
 800e676:	4413      	add	r3, r2
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	627b      	str	r3, [r7, #36]	; 0x24
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	681a      	ldr	r2, [r3, #0]
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	895b      	ldrh	r3, [r3, #10]
 800e686:	3302      	adds	r3, #2
 800e688:	009b      	lsls	r3, r3, #2
 800e68a:	4413      	add	r3, r2
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	623b      	str	r3, [r7, #32]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	681a      	ldr	r2, [r3, #0]
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	895b      	ldrh	r3, [r3, #10]
 800e69a:	3303      	adds	r3, #3
 800e69c:	009b      	lsls	r3, r3, #2
 800e69e:	4413      	add	r3, r2
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	61fb      	str	r3, [r7, #28]

            iter->array_size = (pb_size_t)(word0 >> 16);
 800e6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6a6:	0c1b      	lsrs	r3, r3, #16
 800e6a8:	b29a      	uxth	r2, r3
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 800e6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b0:	089b      	lsrs	r3, r3, #2
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e6b8:	b29a      	uxth	r2, r3
 800e6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6bc:	0a1b      	lsrs	r3, r3, #8
 800e6be:	b29b      	uxth	r3, r3
 800e6c0:	019b      	lsls	r3, r3, #6
 800e6c2:	b29b      	uxth	r3, r3
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	b29a      	uxth	r2, r3
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 800e6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word2;
 800e6d2:	6a3b      	ldr	r3, [r7, #32]
 800e6d4:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)word3;
 800e6d6:	69fb      	ldr	r3, [r7, #28]
 800e6d8:	b29a      	uxth	r2, r3
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	825a      	strh	r2, [r3, #18]
            break;
 800e6de:	e044      	b.n	800e76a <load_descriptor_values+0x1f2>
        }

        default: {
            /* 8-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	681a      	ldr	r2, [r3, #0]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	895b      	ldrh	r3, [r3, #10]
 800e6ea:	3301      	adds	r3, #1
 800e6ec:	009b      	lsls	r3, r3, #2
 800e6ee:	4413      	add	r3, r2
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	61bb      	str	r3, [r7, #24]
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	681a      	ldr	r2, [r3, #0]
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	895b      	ldrh	r3, [r3, #10]
 800e6fe:	3302      	adds	r3, #2
 800e700:	009b      	lsls	r3, r3, #2
 800e702:	4413      	add	r3, r2
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	617b      	str	r3, [r7, #20]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	681a      	ldr	r2, [r3, #0]
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	895b      	ldrh	r3, [r3, #10]
 800e712:	3303      	adds	r3, #3
 800e714:	009b      	lsls	r3, r3, #2
 800e716:	4413      	add	r3, r2
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	613b      	str	r3, [r7, #16]
            uint32_t word4 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 4]);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	895b      	ldrh	r3, [r3, #10]
 800e726:	3304      	adds	r3, #4
 800e728:	009b      	lsls	r3, r3, #2
 800e72a:	4413      	add	r3, r2
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	60fb      	str	r3, [r7, #12]

            iter->array_size = (pb_size_t)word4;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	b29a      	uxth	r2, r3
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 800e738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e73a:	089b      	lsrs	r3, r3, #2
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e742:	b29a      	uxth	r2, r3
 800e744:	69bb      	ldr	r3, [r7, #24]
 800e746:	0a1b      	lsrs	r3, r3, #8
 800e748:	b29b      	uxth	r3, r3
 800e74a:	019b      	lsls	r3, r3, #6
 800e74c:	b29b      	uxth	r3, r3
 800e74e:	4313      	orrs	r3, r2
 800e750:	b29a      	uxth	r2, r3
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word2;
 800e75c:	697b      	ldr	r3, [r7, #20]
 800e75e:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)word3;
 800e760:	693b      	ldr	r3, [r7, #16]
 800e762:	b29a      	uxth	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	825a      	strh	r2, [r3, #18]
            break;
 800e768:	bf00      	nop
        }
    }

    if (!iter->message)
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	685b      	ldr	r3, [r3, #4]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d106      	bne.n	800e780 <load_descriptor_values+0x208>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	2200      	movs	r2, #0
 800e776:	619a      	str	r2, [r3, #24]
        iter->pSize = NULL;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2200      	movs	r2, #0
 800e77c:	621a      	str	r2, [r3, #32]
 800e77e:	e041      	b.n	800e804 <load_descriptor_values+0x28c>
    }
    else
    {
        iter->pField = (char*)iter->message + data_offset;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	685a      	ldr	r2, [r3, #4]
 800e784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e786:	441a      	add	r2, r3
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	619a      	str	r2, [r3, #24]

        if (size_offset)
 800e78c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e790:	2b00      	cmp	r3, #0
 800e792:	d008      	beq.n	800e7a6 <load_descriptor_values+0x22e>
        {
            iter->pSize = (char*)iter->pField - size_offset;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	699a      	ldr	r2, [r3, #24]
 800e798:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e79c:	425b      	negs	r3, r3
 800e79e:	441a      	add	r2, r3
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	621a      	str	r2, [r3, #32]
 800e7a4:	e01a      	b.n	800e7dc <load_descriptor_values+0x264>
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	7d9b      	ldrb	r3, [r3, #22]
 800e7aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e7ae:	2b20      	cmp	r3, #32
 800e7b0:	d111      	bne.n	800e7d6 <load_descriptor_values+0x25e>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	7d9b      	ldrb	r3, [r3, #22]
 800e7b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0

        if (size_offset)
        {
            iter->pSize = (char*)iter->pField - size_offset;
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d005      	beq.n	800e7ca <load_descriptor_values+0x252>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	7d9b      	ldrb	r3, [r3, #22]
 800e7c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        if (size_offset)
        {
            iter->pSize = (char*)iter->pField - size_offset;
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 800e7c6:	2b80      	cmp	r3, #128	; 0x80
 800e7c8:	d105      	bne.n	800e7d6 <load_descriptor_values+0x25e>
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
        {
            /* Fixed count array */
            iter->pSize = &iter->array_size;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f103 0214 	add.w	r2, r3, #20
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	621a      	str	r2, [r3, #32]
 800e7d4:	e002      	b.n	800e7dc <load_descriptor_values+0x264>
        }
        else
        {
            iter->pSize = NULL;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2200      	movs	r2, #0
 800e7da:	621a      	str	r2, [r3, #32]
        }

        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	7d9b      	ldrb	r3, [r3, #22]
 800e7e0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e7e4:	2b80      	cmp	r3, #128	; 0x80
 800e7e6:	d109      	bne.n	800e7fc <load_descriptor_values+0x284>
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	699b      	ldr	r3, [r3, #24]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d005      	beq.n	800e7fc <load_descriptor_values+0x284>
        {
            iter->pData = *(void**)iter->pField;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	699b      	ldr	r3, [r3, #24]
 800e7f4:	681a      	ldr	r2, [r3, #0]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	61da      	str	r2, [r3, #28]
 800e7fa:	e003      	b.n	800e804 <load_descriptor_values+0x28c>
        }
        else
        {
            iter->pData = iter->pField;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	699a      	ldr	r2, [r3, #24]
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	61da      	str	r2, [r3, #28]
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	7d9b      	ldrb	r3, [r3, #22]
 800e808:	f003 030f 	and.w	r3, r3, #15
 800e80c:	2b08      	cmp	r3, #8
 800e80e:	d005      	beq.n	800e81c <load_descriptor_values+0x2a4>
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	7d9b      	ldrb	r3, [r3, #22]
 800e814:	f003 030f 	and.w	r3, r3, #15
 800e818:	2b09      	cmp	r3, #9
 800e81a:	d10a      	bne.n	800e832 <load_descriptor_values+0x2ba>
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	685a      	ldr	r2, [r3, #4]
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	89db      	ldrh	r3, [r3, #14]
 800e826:	009b      	lsls	r3, r3, #2
 800e828:	4413      	add	r3, r2
 800e82a:	681a      	ldr	r2, [r3, #0]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	625a      	str	r2, [r3, #36]	; 0x24
 800e830:	e002      	b.n	800e838 <load_descriptor_values+0x2c0>
    }
    else
    {
        iter->submsg_desc = NULL;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	2200      	movs	r2, #0
 800e836:	625a      	str	r2, [r3, #36]	; 0x24
    }

    return true;
 800e838:	2301      	movs	r3, #1
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	373c      	adds	r7, #60	; 0x3c
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
 800e846:	bf00      	nop

0800e848 <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
 800e848:	b480      	push	{r7}
 800e84a:	b085      	sub	sp, #20
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
    iter->index++;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	891b      	ldrh	r3, [r3, #8]
 800e854:	3301      	adds	r3, #1
 800e856:	b29a      	uxth	r2, r3
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	811a      	strh	r2, [r3, #8]

    if (iter->index >= iter->descriptor->field_count)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	891a      	ldrh	r2, [r3, #8]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	8a1b      	ldrh	r3, [r3, #16]
 800e866:	429a      	cmp	r2, r3
 800e868:	d30c      	bcc.n	800e884 <advance_iterator+0x3c>
    {
        /* Restart */
        iter->index = 0;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2200      	movs	r2, #0
 800e86e:	811a      	strh	r2, [r3, #8]
        iter->field_info_index = 0;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2200      	movs	r2, #0
 800e874:	815a      	strh	r2, [r3, #10]
        iter->submessage_index = 0;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2200      	movs	r2, #0
 800e87a:	81da      	strh	r2, [r3, #14]
        iter->required_field_index = 0;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2200      	movs	r2, #0
 800e880:	819a      	strh	r2, [r3, #12]
 800e882:	e03c      	b.n	800e8fe <advance_iterator+0xb6>
         * All field info formats have the following fields:
         * - lowest 2 bits tell the amount of words in the descriptor (2^n words)
         * - bits 2..7 give the lowest bits of tag number.
         * - bits 8..15 give the field type.
         */
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	895b      	ldrh	r3, [r3, #10]
 800e88e:	009b      	lsls	r3, r3, #2
 800e890:	4413      	add	r3, r2
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	60fb      	str	r3, [r7, #12]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	0a1b      	lsrs	r3, r3, #8
 800e89a:	72fb      	strb	r3, [r7, #11]
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	f003 0303 	and.w	r3, r3, #3
 800e8a2:	2201      	movs	r2, #1
 800e8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800e8a8:	813b      	strh	r3, [r7, #8]

        /* Add to fields.
         * The cast to pb_size_t is needed to avoid -Wconversion warning.
         * Because the data is is constants from generator, there is no danger of overflow.
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	895a      	ldrh	r2, [r3, #10]
 800e8ae:	893b      	ldrh	r3, [r7, #8]
 800e8b0:	4413      	add	r3, r2
 800e8b2:	b29a      	uxth	r2, r3
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	815a      	strh	r2, [r3, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	899a      	ldrh	r2, [r3, #12]
 800e8bc:	7afb      	ldrb	r3, [r7, #11]
 800e8be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	bf0c      	ite	eq
 800e8c6:	2301      	moveq	r3, #1
 800e8c8:	2300      	movne	r3, #0
 800e8ca:	b2db      	uxtb	r3, r3
 800e8cc:	b29b      	uxth	r3, r3
 800e8ce:	4413      	add	r3, r2
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	819a      	strh	r2, [r3, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	89da      	ldrh	r2, [r3, #14]
 800e8da:	7afb      	ldrb	r3, [r7, #11]
 800e8dc:	f003 030f 	and.w	r3, r3, #15
 800e8e0:	2b08      	cmp	r3, #8
 800e8e2:	d004      	beq.n	800e8ee <advance_iterator+0xa6>
 800e8e4:	7afb      	ldrb	r3, [r7, #11]
 800e8e6:	f003 030f 	and.w	r3, r3, #15
 800e8ea:	2b09      	cmp	r3, #9
 800e8ec:	d101      	bne.n	800e8f2 <advance_iterator+0xaa>
 800e8ee:	2301      	movs	r3, #1
 800e8f0:	e000      	b.n	800e8f4 <advance_iterator+0xac>
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	b29b      	uxth	r3, r3
 800e8f6:	4413      	add	r3, r2
 800e8f8:	b29a      	uxth	r2, r3
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	81da      	strh	r2, [r3, #14]
    }
}
 800e8fe:	3714      	adds	r7, #20
 800e900:	46bd      	mov	sp, r7
 800e902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e906:	4770      	bx	lr

0800e908 <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b084      	sub	sp, #16
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	60f8      	str	r0, [r7, #12]
 800e910:	60b9      	str	r1, [r7, #8]
 800e912:	607a      	str	r2, [r7, #4]
    memset(iter, 0, sizeof(*iter));
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	2100      	movs	r1, #0
 800e918:	2228      	movs	r2, #40	; 0x28
 800e91a:	f002 feba 	bl	8011692 <memset>

    iter->descriptor = desc;
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	68ba      	ldr	r2, [r7, #8]
 800e922:	601a      	str	r2, [r3, #0]
    iter->message = message;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	687a      	ldr	r2, [r7, #4]
 800e928:	605a      	str	r2, [r3, #4]

    return load_descriptor_values(iter);
 800e92a:	68f8      	ldr	r0, [r7, #12]
 800e92c:	f7ff fe24 	bl	800e578 <load_descriptor_values>
 800e930:	4603      	mov	r3, r0
}
 800e932:	4618      	mov	r0, r3
 800e934:	3710      	adds	r7, #16
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}
 800e93a:	bf00      	nop

0800e93c <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b086      	sub	sp, #24
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
 800e944:	6039      	str	r1, [r7, #0]
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	689b      	ldr	r3, [r3, #8]
 800e94c:	613b      	str	r3, [r7, #16]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
 800e94e:	693b      	ldr	r3, [r7, #16]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	60fb      	str	r3, [r7, #12]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	0a1b      	lsrs	r3, r3, #8
 800e95a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e95e:	2b80      	cmp	r3, #128	; 0x80
 800e960:	d109      	bne.n	800e976 <pb_field_iter_begin_extension+0x3a>
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	3304      	adds	r3, #4
 800e966:	6878      	ldr	r0, [r7, #4]
 800e968:	6939      	ldr	r1, [r7, #16]
 800e96a:	461a      	mov	r2, r3
 800e96c:	f7ff ffcc 	bl	800e908 <pb_field_iter_begin>
 800e970:	4603      	mov	r3, r0
 800e972:	75fb      	strb	r3, [r7, #23]
 800e974:	e008      	b.n	800e988 <pb_field_iter_begin_extension+0x4c>
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	685b      	ldr	r3, [r3, #4]
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	6939      	ldr	r1, [r7, #16]
 800e97e:	461a      	mov	r2, r3
 800e980:	f7ff ffc2 	bl	800e908 <pb_field_iter_begin>
 800e984:	4603      	mov	r3, r0
 800e986:	75fb      	strb	r3, [r7, #23]
    }

    iter->pSize = &extension->found;
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	f103 020c 	add.w	r2, r3, #12
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	621a      	str	r2, [r3, #32]
    return status;
 800e992:	7dfb      	ldrb	r3, [r7, #23]
}
 800e994:	4618      	mov	r0, r3
 800e996:	3718      	adds	r7, #24
 800e998:	46bd      	mov	sp, r7
 800e99a:	bd80      	pop	{r7, pc}

0800e99c <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b082      	sub	sp, #8
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
    advance_iterator(iter);
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f7ff ff4f 	bl	800e848 <advance_iterator>
    (void)load_descriptor_values(iter);
 800e9aa:	6878      	ldr	r0, [r7, #4]
 800e9ac:	f7ff fde4 	bl	800e578 <load_descriptor_values>
    return iter->index != 0;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	891b      	ldrh	r3, [r3, #8]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	bf14      	ite	ne
 800e9b8:	2301      	movne	r3, #1
 800e9ba:	2300      	moveq	r3, #0
 800e9bc:	b2db      	uxtb	r3, r3
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	3708      	adds	r7, #8
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bd80      	pop	{r7, pc}
 800e9c6:	bf00      	nop

0800e9c8 <pb_const_cast>:
        return false;
    }
}

static void *pb_const_cast(const void *p)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b085      	sub	sp, #20
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
     * to avoid spurious compiler warnings. */
    union {
        void *p1;
        const void *p2;
    } t;
    t.p2 = p;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	60fb      	str	r3, [r7, #12]
    return t.p1;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
}
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	3714      	adds	r7, #20
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e0:	4770      	bx	lr
 800e9e2:	bf00      	nop

0800e9e4 <pb_field_iter_begin_const>:

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b084      	sub	sp, #16
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	60f8      	str	r0, [r7, #12]
 800e9ec:	60b9      	str	r1, [r7, #8]
 800e9ee:	607a      	str	r2, [r7, #4]
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
 800e9f0:	6878      	ldr	r0, [r7, #4]
 800e9f2:	f7ff ffe9 	bl	800e9c8 <pb_const_cast>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	68f8      	ldr	r0, [r7, #12]
 800e9fa:	68b9      	ldr	r1, [r7, #8]
 800e9fc:	461a      	mov	r2, r3
 800e9fe:	f7ff ff83 	bl	800e908 <pb_field_iter_begin>
 800ea02:	4603      	mov	r3, r0
}
 800ea04:	4618      	mov	r0, r3
 800ea06:	3710      	adds	r7, #16
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	bd80      	pop	{r7, pc}

0800ea0c <pb_field_iter_begin_extension_const>:

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b082      	sub	sp, #8
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
 800ea16:	6838      	ldr	r0, [r7, #0]
 800ea18:	f7ff ffd6 	bl	800e9c8 <pb_const_cast>
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	4619      	mov	r1, r3
 800ea22:	f7ff ff8b 	bl	800e93c <pb_field_iter_begin_extension>
 800ea26:	4603      	mov	r3, r0
}
 800ea28:	4618      	mov	r0, r3
 800ea2a:	3708      	adds	r7, #8
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bd80      	pop	{r7, pc}

0800ea30 <pb_default_field_callback>:

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b086      	sub	sp, #24
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	607a      	str	r2, [r7, #4]
    if (field->data_size == sizeof(pb_callback_t))
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	8a5b      	ldrh	r3, [r3, #18]
 800ea40:	2b08      	cmp	r3, #8
 800ea42:	d125      	bne.n	800ea90 <pb_default_field_callback+0x60>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	69db      	ldr	r3, [r3, #28]
 800ea48:	617b      	str	r3, [r7, #20]

        if (pCallback != NULL)
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d01f      	beq.n	800ea90 <pb_default_field_callback+0x60>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d00c      	beq.n	800ea70 <pb_default_field_callback+0x40>
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d008      	beq.n	800ea70 <pb_default_field_callback+0x40>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
 800ea5e:	697b      	ldr	r3, [r7, #20]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	697a      	ldr	r2, [r7, #20]
 800ea64:	3204      	adds	r2, #4
 800ea66:	68f8      	ldr	r0, [r7, #12]
 800ea68:	6879      	ldr	r1, [r7, #4]
 800ea6a:	4798      	blx	r3
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	e010      	b.n	800ea92 <pb_default_field_callback+0x62>
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d00c      	beq.n	800ea90 <pb_default_field_callback+0x60>
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d008      	beq.n	800ea90 <pb_default_field_callback+0x60>
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	697a      	ldr	r2, [r7, #20]
 800ea84:	3204      	adds	r2, #4
 800ea86:	68b8      	ldr	r0, [r7, #8]
 800ea88:	6879      	ldr	r1, [r7, #4]
 800ea8a:	4798      	blx	r3
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	e000      	b.n	800ea92 <pb_default_field_callback+0x62>
            }
        }
    }

    return true; /* Success, but didn't do anything */
 800ea90:	2301      	movs	r3, #1

}
 800ea92:	4618      	mov	r0, r3
 800ea94:	3718      	adds	r7, #24
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop

0800ea9c <buf_write>:
/*******************************
 * pb_ostream_t implementation *
 *******************************/

static bool checkreturn buf_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b086      	sub	sp, #24
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	60f8      	str	r0, [r7, #12]
 800eaa4:	60b9      	str	r1, [r7, #8]
 800eaa6:	607a      	str	r2, [r7, #4]
    pb_byte_t *dest = (pb_byte_t*)stream->state;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	617b      	str	r3, [r7, #20]
    stream->state = dest + count;
 800eaae:	697a      	ldr	r2, [r7, #20]
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	441a      	add	r2, r3
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	605a      	str	r2, [r3, #4]
    
    memcpy(dest, buf, count * sizeof(pb_byte_t));
 800eab8:	6978      	ldr	r0, [r7, #20]
 800eaba:	68b9      	ldr	r1, [r7, #8]
 800eabc:	687a      	ldr	r2, [r7, #4]
 800eabe:	f002 fddd 	bl	801167c <memcpy>
    
    return true;
 800eac2:	2301      	movs	r3, #1
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3718      	adds	r7, #24
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}

0800eacc <pb_ostream_from_buffer>:

pb_ostream_t pb_ostream_from_buffer(pb_byte_t *buf, size_t bufsize)
{
 800eacc:	b4b0      	push	{r4, r5, r7}
 800eace:	b08b      	sub	sp, #44	; 0x2c
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	60f8      	str	r0, [r7, #12]
 800ead4:	60b9      	str	r1, [r7, #8]
 800ead6:	607a      	str	r2, [r7, #4]
     * NULL pointer marks a sizing field, so put a non-NULL value to mark a buffer stream.
     */
    static const int marker = 0;
    stream.callback = &marker;
#else
    stream.callback = &buf_write;
 800ead8:	4b0b      	ldr	r3, [pc, #44]	; (800eb08 <pb_ostream_from_buffer+0x3c>)
 800eada:	617b      	str	r3, [r7, #20]
#endif
    stream.state = buf;
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	61bb      	str	r3, [r7, #24]
    stream.max_size = bufsize;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	61fb      	str	r3, [r7, #28]
    stream.bytes_written = 0;
 800eae4:	2300      	movs	r3, #0
 800eae6:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 800eae8:	2300      	movs	r3, #0
 800eaea:	627b      	str	r3, [r7, #36]	; 0x24
#endif
    return stream;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	461d      	mov	r5, r3
 800eaf0:	f107 0414 	add.w	r4, r7, #20
 800eaf4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800eaf6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800eaf8:	6823      	ldr	r3, [r4, #0]
 800eafa:	602b      	str	r3, [r5, #0]
}
 800eafc:	68f8      	ldr	r0, [r7, #12]
 800eafe:	372c      	adds	r7, #44	; 0x2c
 800eb00:	46bd      	mov	sp, r7
 800eb02:	bcb0      	pop	{r4, r5, r7}
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop
 800eb08:	0800ea9d 	.word	0x0800ea9d

0800eb0c <pb_write>:

bool checkreturn pb_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b084      	sub	sp, #16
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	60f8      	str	r0, [r7, #12]
 800eb14:	60b9      	str	r1, [r7, #8]
 800eb16:	607a      	str	r2, [r7, #4]
    if (count > 0 && stream->callback != NULL)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d037      	beq.n	800eb8e <pb_write+0x82>
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d033      	beq.n	800eb8e <pb_write+0x82>
    {
        if (stream->bytes_written + count < stream->bytes_written ||
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	68da      	ldr	r2, [r3, #12]
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	441a      	add	r2, r3
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	68db      	ldr	r3, [r3, #12]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	d307      	bcc.n	800eb46 <pb_write+0x3a>
            stream->bytes_written + count > stream->max_size)
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	68da      	ldr	r2, [r3, #12]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	441a      	add	r2, r3
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	689b      	ldr	r3, [r3, #8]

bool checkreturn pb_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
    if (count > 0 && stream->callback != NULL)
    {
        if (stream->bytes_written + count < stream->bytes_written ||
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d90b      	bls.n	800eb5e <pb_write+0x52>
            stream->bytes_written + count > stream->max_size)
        {
            PB_RETURN_ERROR(stream, "stream full");
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	691b      	ldr	r3, [r3, #16]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d002      	beq.n	800eb54 <pb_write+0x48>
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	691b      	ldr	r3, [r3, #16]
 800eb52:	e000      	b.n	800eb56 <pb_write+0x4a>
 800eb54:	4b13      	ldr	r3, [pc, #76]	; (800eba4 <pb_write+0x98>)
 800eb56:	68fa      	ldr	r2, [r7, #12]
 800eb58:	6113      	str	r3, [r2, #16]
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	e01e      	b.n	800eb9c <pb_write+0x90>

#ifdef PB_BUFFER_ONLY
        if (!buf_write(stream, buf, count))
            PB_RETURN_ERROR(stream, "io error");
#else        
        if (!stream->callback(stream, buf, count))
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	68f8      	ldr	r0, [r7, #12]
 800eb64:	68b9      	ldr	r1, [r7, #8]
 800eb66:	687a      	ldr	r2, [r7, #4]
 800eb68:	4798      	blx	r3
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	f083 0301 	eor.w	r3, r3, #1
 800eb70:	b2db      	uxtb	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d00b      	beq.n	800eb8e <pb_write+0x82>
            PB_RETURN_ERROR(stream, "io error");
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	691b      	ldr	r3, [r3, #16]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d002      	beq.n	800eb84 <pb_write+0x78>
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	691b      	ldr	r3, [r3, #16]
 800eb82:	e000      	b.n	800eb86 <pb_write+0x7a>
 800eb84:	4b08      	ldr	r3, [pc, #32]	; (800eba8 <pb_write+0x9c>)
 800eb86:	68fa      	ldr	r2, [r7, #12]
 800eb88:	6113      	str	r3, [r2, #16]
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	e006      	b.n	800eb9c <pb_write+0x90>
#endif
    }
    
    stream->bytes_written += count;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	68da      	ldr	r2, [r3, #12]
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	441a      	add	r2, r3
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	60da      	str	r2, [r3, #12]
    return true;
 800eb9a:	2301      	movs	r3, #1
}
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	3710      	adds	r7, #16
 800eba0:	46bd      	mov	sp, r7
 800eba2:	bd80      	pop	{r7, pc}
 800eba4:	08013fd4 	.word	0x08013fd4
 800eba8:	08013fe0 	.word	0x08013fe0

0800ebac <safe_read_bool>:
/* Read a bool value without causing undefined behavior even if the value
 * is invalid. See issue #434 and
 * https://stackoverflow.com/questions/27661768/weird-results-for-conditional
 */
static bool safe_read_bool(const void *pSize)
{
 800ebac:	b480      	push	{r7}
 800ebae:	b085      	sub	sp, #20
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
    const char *p = (const char *)pSize;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	60bb      	str	r3, [r7, #8]
    size_t i;
    for (i = 0; i < sizeof(bool); i++)
 800ebb8:	2300      	movs	r3, #0
 800ebba:	60fb      	str	r3, [r7, #12]
 800ebbc:	e00a      	b.n	800ebd4 <safe_read_bool+0x28>
    {
        if (p[i] != 0)
 800ebbe:	68ba      	ldr	r2, [r7, #8]
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	781b      	ldrb	r3, [r3, #0]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d001      	beq.n	800ebce <safe_read_bool+0x22>
            return true;
 800ebca:	2301      	movs	r3, #1
 800ebcc:	e006      	b.n	800ebdc <safe_read_bool+0x30>
 */
static bool safe_read_bool(const void *pSize)
{
    const char *p = (const char *)pSize;
    size_t i;
    for (i = 0; i < sizeof(bool); i++)
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	60fb      	str	r3, [r7, #12]
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d0f1      	beq.n	800ebbe <safe_read_bool+0x12>
    {
        if (p[i] != 0)
            return true;
    }
    return false;
 800ebda:	2300      	movs	r3, #0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3714      	adds	r7, #20
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe6:	4770      	bx	lr

0800ebe8 <encode_array>:

/* Encode a static array. Handles the size calculations and possible packing. */
static bool checkreturn encode_array(pb_ostream_t *stream, pb_field_iter_t *field)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b08c      	sub	sp, #48	; 0x30
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
 800ebf0:	6039      	str	r1, [r7, #0]
    pb_size_t count;
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    size_t size;
#endif

    count = *(pb_size_t*)field->pSize;
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	6a1b      	ldr	r3, [r3, #32]
 800ebf6:	881b      	ldrh	r3, [r3, #0]
 800ebf8:	84bb      	strh	r3, [r7, #36]	; 0x24

    if (count == 0)
 800ebfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d101      	bne.n	800ec04 <encode_array+0x1c>
        return true;
 800ec00:	2301      	movs	r3, #1
 800ec02:	e13e      	b.n	800ee82 <encode_array+0x29a>

    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	7d9b      	ldrb	r3, [r3, #22]
 800ec08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ec0c:	2b80      	cmp	r3, #128	; 0x80
 800ec0e:	d010      	beq.n	800ec32 <encode_array+0x4a>
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	8a9b      	ldrh	r3, [r3, #20]
 800ec14:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec16:	429a      	cmp	r2, r3
 800ec18:	d90b      	bls.n	800ec32 <encode_array+0x4a>
        PB_RETURN_ERROR(stream, "array max size exceeded");
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	691b      	ldr	r3, [r3, #16]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d002      	beq.n	800ec28 <encode_array+0x40>
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	691b      	ldr	r3, [r3, #16]
 800ec26:	e000      	b.n	800ec2a <encode_array+0x42>
 800ec28:	4b98      	ldr	r3, [pc, #608]	; (800ee8c <encode_array+0x2a4>)
 800ec2a:	687a      	ldr	r2, [r7, #4]
 800ec2c:	6113      	str	r3, [r2, #16]
 800ec2e:	2300      	movs	r3, #0
 800ec30:	e127      	b.n	800ee82 <encode_array+0x29a>
    
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    /* We always pack arrays if the datatype allows it. */
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	7d9b      	ldrb	r3, [r3, #22]
 800ec36:	f003 030f 	and.w	r3, r3, #15
 800ec3a:	2b05      	cmp	r3, #5
 800ec3c:	f200 80b4 	bhi.w	800eda8 <encode_array+0x1c0>
    {
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	8a1b      	ldrh	r3, [r3, #16]
 800ec44:	6878      	ldr	r0, [r7, #4]
 800ec46:	2102      	movs	r1, #2
 800ec48:	461a      	mov	r2, r3
 800ec4a:	f000 fcdf 	bl	800f60c <pb_encode_tag>
 800ec4e:	4603      	mov	r3, r0
 800ec50:	f083 0301 	eor.w	r3, r3, #1
 800ec54:	b2db      	uxtb	r3, r3
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d001      	beq.n	800ec5e <encode_array+0x76>
            return false;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	e111      	b.n	800ee82 <encode_array+0x29a>
        
        /* Determine the total size of packed array. */
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	7d9b      	ldrb	r3, [r3, #22]
 800ec62:	f003 030f 	and.w	r3, r3, #15
 800ec66:	2b04      	cmp	r3, #4
 800ec68:	d103      	bne.n	800ec72 <encode_array+0x8a>
        {
            size = 4 * (size_t)count;
 800ec6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec70:	e049      	b.n	800ed06 <encode_array+0x11e>
        }
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	7d9b      	ldrb	r3, [r3, #22]
 800ec76:	f003 030f 	and.w	r3, r3, #15
 800ec7a:	2b05      	cmp	r3, #5
 800ec7c:	d103      	bne.n	800ec86 <encode_array+0x9e>
        {
            size = 8 * (size_t)count;
 800ec7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec80:	00db      	lsls	r3, r3, #3
 800ec82:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec84:	e03f      	b.n	800ed06 <encode_array+0x11e>
        }
        else
        { 
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 800ec86:	2300      	movs	r3, #0
 800ec88:	60bb      	str	r3, [r7, #8]
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	60fb      	str	r3, [r7, #12]
 800ec8e:	2300      	movs	r3, #0
 800ec90:	613b      	str	r3, [r7, #16]
 800ec92:	2300      	movs	r3, #0
 800ec94:	617b      	str	r3, [r7, #20]
 800ec96:	2300      	movs	r3, #0
 800ec98:	61bb      	str	r3, [r7, #24]
            void *pData_orig = field->pData;
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	69db      	ldr	r3, [r3, #28]
 800ec9e:	623b      	str	r3, [r7, #32]
            for (i = 0; i < count; i++)
 800eca0:	2300      	movs	r3, #0
 800eca2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800eca4:	e026      	b.n	800ecf4 <encode_array+0x10c>
            {
                if (!pb_enc_varint(&sizestream, field))
 800eca6:	f107 0308 	add.w	r3, r7, #8
 800ecaa:	4618      	mov	r0, r3
 800ecac:	6839      	ldr	r1, [r7, #0]
 800ecae:	f000 fde3 	bl	800f878 <pb_enc_varint>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	f083 0301 	eor.w	r3, r3, #1
 800ecb8:	b2db      	uxtb	r3, r3
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d010      	beq.n	800ece0 <encode_array+0xf8>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	691b      	ldr	r3, [r3, #16]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d002      	beq.n	800eccc <encode_array+0xe4>
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	691b      	ldr	r3, [r3, #16]
 800ecca:	e005      	b.n	800ecd8 <encode_array+0xf0>
 800eccc:	69bb      	ldr	r3, [r7, #24]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d001      	beq.n	800ecd6 <encode_array+0xee>
 800ecd2:	69bb      	ldr	r3, [r7, #24]
 800ecd4:	e000      	b.n	800ecd8 <encode_array+0xf0>
 800ecd6:	4b6e      	ldr	r3, [pc, #440]	; (800ee90 <encode_array+0x2a8>)
 800ecd8:	687a      	ldr	r2, [r7, #4]
 800ecda:	6113      	str	r3, [r2, #16]
 800ecdc:	2300      	movs	r3, #0
 800ecde:	e0d0      	b.n	800ee82 <encode_array+0x29a>
                field->pData = (char*)field->pData + field->data_size;
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	69db      	ldr	r3, [r3, #28]
 800ece4:	683a      	ldr	r2, [r7, #0]
 800ece6:	8a52      	ldrh	r2, [r2, #18]
 800ece8:	441a      	add	r2, r3
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	61da      	str	r2, [r3, #28]
        }
        else
        { 
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
            void *pData_orig = field->pData;
            for (i = 0; i < count; i++)
 800ecee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ecf4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ecf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d3d4      	bcc.n	800eca6 <encode_array+0xbe>
            {
                if (!pb_enc_varint(&sizestream, field))
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
                field->pData = (char*)field->pData + field->data_size;
            }
            field->pData = pData_orig;
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	6a3a      	ldr	r2, [r7, #32]
 800ed00:	61da      	str	r2, [r3, #28]
            size = sizestream.bytes_written;
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	62bb      	str	r3, [r7, #40]	; 0x28
        }
        
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800ed06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed08:	461a      	mov	r2, r3
 800ed0a:	f04f 0300 	mov.w	r3, #0
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 fc00 	bl	800f514 <pb_encode_varint>
 800ed14:	4603      	mov	r3, r0
 800ed16:	f083 0301 	eor.w	r3, r3, #1
 800ed1a:	b2db      	uxtb	r3, r3
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d001      	beq.n	800ed24 <encode_array+0x13c>
            return false;
 800ed20:	2300      	movs	r3, #0
 800ed22:	e0ae      	b.n	800ee82 <encode_array+0x29a>
        
        if (stream->callback == NULL)
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d106      	bne.n	800ed3a <encode_array+0x152>
            return pb_write(stream, NULL, size); /* Just sizing.. */
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	2100      	movs	r1, #0
 800ed30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed32:	f7ff feeb 	bl	800eb0c <pb_write>
 800ed36:	4603      	mov	r3, r0
 800ed38:	e0a3      	b.n	800ee82 <encode_array+0x29a>
        
        /* Write the data */
        for (i = 0; i < count; i++)
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ed3e:	e02e      	b.n	800ed9e <encode_array+0x1b6>
        {
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	7d9b      	ldrb	r3, [r3, #22]
 800ed44:	f003 030f 	and.w	r3, r3, #15
 800ed48:	2b04      	cmp	r3, #4
 800ed4a:	d005      	beq.n	800ed58 <encode_array+0x170>
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	7d9b      	ldrb	r3, [r3, #22]
 800ed50:	f003 030f 	and.w	r3, r3, #15
 800ed54:	2b05      	cmp	r3, #5
 800ed56:	d10c      	bne.n	800ed72 <encode_array+0x18a>
            {
                if (!pb_enc_fixed(stream, field))
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	6839      	ldr	r1, [r7, #0]
 800ed5c:	f000 fe40 	bl	800f9e0 <pb_enc_fixed>
 800ed60:	4603      	mov	r3, r0
 800ed62:	f083 0301 	eor.w	r3, r3, #1
 800ed66:	b2db      	uxtb	r3, r3
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d001      	beq.n	800ed70 <encode_array+0x188>
                    return false;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	e088      	b.n	800ee82 <encode_array+0x29a>
        /* Write the data */
        for (i = 0; i < count; i++)
        {
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
            {
                if (!pb_enc_fixed(stream, field))
 800ed70:	e00b      	b.n	800ed8a <encode_array+0x1a2>
                    return false;
            }
            else
            {
                if (!pb_enc_varint(stream, field))
 800ed72:	6878      	ldr	r0, [r7, #4]
 800ed74:	6839      	ldr	r1, [r7, #0]
 800ed76:	f000 fd7f 	bl	800f878 <pb_enc_varint>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	f083 0301 	eor.w	r3, r3, #1
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d001      	beq.n	800ed8a <encode_array+0x1a2>
                    return false;
 800ed86:	2300      	movs	r3, #0
 800ed88:	e07b      	b.n	800ee82 <encode_array+0x29a>
            }

            field->pData = (char*)field->pData + field->data_size;
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	69db      	ldr	r3, [r3, #28]
 800ed8e:	683a      	ldr	r2, [r7, #0]
 800ed90:	8a52      	ldrh	r2, [r2, #18]
 800ed92:	441a      	add	r2, r3
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	61da      	str	r2, [r3, #28]
        
        if (stream->callback == NULL)
            return pb_write(stream, NULL, size); /* Just sizing.. */
        
        /* Write the data */
        for (i = 0; i < count; i++)
 800ed98:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ed9e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800eda0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d3cc      	bcc.n	800ed40 <encode_array+0x158>
 800eda6:	e06b      	b.n	800ee80 <encode_array+0x298>
        }
    }
    else /* Unpacked fields */
#endif
    {
        for (i = 0; i < count; i++)
 800eda8:	2300      	movs	r3, #0
 800edaa:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800edac:	e064      	b.n	800ee78 <encode_array+0x290>
        {
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	7d9b      	ldrb	r3, [r3, #22]
 800edb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800edb6:	2b80      	cmp	r3, #128	; 0x80
 800edb8:	d148      	bne.n	800ee4c <encode_array+0x264>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 800edba:	683b      	ldr	r3, [r7, #0]
 800edbc:	7d9b      	ldrb	r3, [r3, #22]
 800edbe:	f003 030f 	and.w	r3, r3, #15
        {
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800edc2:	2b07      	cmp	r3, #7
 800edc4:	d005      	beq.n	800edd2 <encode_array+0x1ea>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	7d9b      	ldrb	r3, [r3, #22]
 800edca:	f003 030f 	and.w	r3, r3, #15
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 800edce:	2b06      	cmp	r3, #6
 800edd0:	d13c      	bne.n	800ee4c <encode_array+0x264>
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
            {
                bool status;
                void *pData_orig = field->pData;
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	69db      	ldr	r3, [r3, #28]
 800edd6:	61fb      	str	r3, [r7, #28]
                field->pData = *(void* const*)field->pData;
 800edd8:	683b      	ldr	r3, [r7, #0]
 800edda:	69db      	ldr	r3, [r3, #28]
 800eddc:	681a      	ldr	r2, [r3, #0]
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	61da      	str	r2, [r3, #28]

                if (!field->pData)
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	69db      	ldr	r3, [r3, #28]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d11c      	bne.n	800ee24 <encode_array+0x23c>
                {
                    /* Null pointer in array is treated as empty string / bytes */
                    status = pb_encode_tag_for_field(stream, field) &&
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	6839      	ldr	r1, [r7, #0]
 800edee:	f000 fc2f 	bl	800f650 <pb_encode_tag_for_field>
 800edf2:	4603      	mov	r3, r0
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d00b      	beq.n	800ee10 <encode_array+0x228>
                             pb_encode_varint(stream, 0);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f04f 0200 	mov.w	r2, #0
 800edfe:	f04f 0300 	mov.w	r3, #0
 800ee02:	f000 fb87 	bl	800f514 <pb_encode_varint>
 800ee06:	4603      	mov	r3, r0
                field->pData = *(void* const*)field->pData;

                if (!field->pData)
                {
                    /* Null pointer in array is treated as empty string / bytes */
                    status = pb_encode_tag_for_field(stream, field) &&
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d001      	beq.n	800ee10 <encode_array+0x228>
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	e000      	b.n	800ee12 <encode_array+0x22a>
 800ee10:	2300      	movs	r3, #0
 800ee12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee1a:	f003 0301 	and.w	r3, r3, #1
 800ee1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee22:	e006      	b.n	800ee32 <encode_array+0x24a>
                             pb_encode_varint(stream, 0);
                }
                else
                {
                    status = encode_basic_field(stream, field);
 800ee24:	6878      	ldr	r0, [r7, #4]
 800ee26:	6839      	ldr	r1, [r7, #0]
 800ee28:	f000 f954 	bl	800f0d4 <encode_basic_field>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }

                field->pData = pData_orig;
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	69fa      	ldr	r2, [r7, #28]
 800ee36:	61da      	str	r2, [r3, #28]

                if (!status)
 800ee38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee3c:	f083 0301 	eor.w	r3, r3, #1
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d001      	beq.n	800ee4a <encode_array+0x262>
                    return false;
 800ee46:	2300      	movs	r3, #0
 800ee48:	e01b      	b.n	800ee82 <encode_array+0x29a>
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
            {
 800ee4a:	e00b      	b.n	800ee64 <encode_array+0x27c>
                if (!status)
                    return false;
            }
            else
            {
                if (!encode_basic_field(stream, field))
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	6839      	ldr	r1, [r7, #0]
 800ee50:	f000 f940 	bl	800f0d4 <encode_basic_field>
 800ee54:	4603      	mov	r3, r0
 800ee56:	f083 0301 	eor.w	r3, r3, #1
 800ee5a:	b2db      	uxtb	r3, r3
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d001      	beq.n	800ee64 <encode_array+0x27c>
                    return false;
 800ee60:	2300      	movs	r3, #0
 800ee62:	e00e      	b.n	800ee82 <encode_array+0x29a>
            }
            field->pData = (char*)field->pData + field->data_size;
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	69db      	ldr	r3, [r3, #28]
 800ee68:	683a      	ldr	r2, [r7, #0]
 800ee6a:	8a52      	ldrh	r2, [r2, #18]
 800ee6c:	441a      	add	r2, r3
 800ee6e:	683b      	ldr	r3, [r7, #0]
 800ee70:	61da      	str	r2, [r3, #28]
        }
    }
    else /* Unpacked fields */
#endif
    {
        for (i = 0; i < count; i++)
 800ee72:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ee74:	3301      	adds	r3, #1
 800ee76:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ee78:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ee7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d396      	bcc.n	800edae <encode_array+0x1c6>
            }
            field->pData = (char*)field->pData + field->data_size;
        }
    }
    
    return true;
 800ee80:	2301      	movs	r3, #1
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	3730      	adds	r7, #48	; 0x30
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	08013fec 	.word	0x08013fec
 800ee90:	08014004 	.word	0x08014004

0800ee94 <pb_check_proto3_default_value>:

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b092      	sub	sp, #72	; 0x48
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
    pb_type_t type = field->type;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	7d9b      	ldrb	r3, [r3, #22]
 800eea0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800eea4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800eea8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f040 80cb 	bne.w	800f048 <pb_check_proto3_default_value+0x1b4>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
 800eeb2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800eeb6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d101      	bne.n	800eec2 <pb_check_proto3_default_value+0x2e>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
 800eebe:	2300      	movs	r3, #0
 800eec0:	e102      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 800eec2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800eec6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800eeca:	2b20      	cmp	r3, #32
 800eecc:	d108      	bne.n	800eee0 <pb_check_proto3_default_value+0x4c>
        {
            /* Repeated fields inside proto3 submessage: present if count != 0 */
            return *(const pb_size_t*)field->pSize == 0;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6a1b      	ldr	r3, [r3, #32]
 800eed2:	881b      	ldrh	r3, [r3, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	bf0c      	ite	eq
 800eed8:	2301      	moveq	r3, #1
 800eeda:	2300      	movne	r3, #0
 800eedc:	b2db      	uxtb	r3, r3
 800eede:	e0f3      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
 800eee0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800eee4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800eee8:	2b30      	cmp	r3, #48	; 0x30
 800eeea:	d108      	bne.n	800eefe <pb_check_proto3_default_value+0x6a>
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	6a1b      	ldr	r3, [r3, #32]
 800eef0:	881b      	ldrh	r3, [r3, #0]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	bf0c      	ite	eq
 800eef6:	2301      	moveq	r3, #1
 800eef8:	2300      	movne	r3, #0
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	e0e4      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 800eefe:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800ef02:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ef06:	2b10      	cmp	r3, #16
 800ef08:	d115      	bne.n	800ef36 <pb_check_proto3_default_value+0xa2>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6a1b      	ldr	r3, [r3, #32]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d011      	beq.n	800ef36 <pb_check_proto3_default_value+0xa2>
        {
            /* Proto2 optional fields inside proto3 message, or proto3
             * submessage fields. */
            return safe_read_bool(field->pSize) == false;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	6a1b      	ldr	r3, [r3, #32]
 800ef16:	4618      	mov	r0, r3
 800ef18:	f7ff fe48 	bl	800ebac <safe_read_bool>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	bf14      	ite	ne
 800ef22:	2301      	movne	r3, #1
 800ef24:	2300      	moveq	r3, #0
 800ef26:	b2db      	uxtb	r3, r3
 800ef28:	f083 0301 	eor.w	r3, r3, #1
 800ef2c:	b2db      	uxtb	r3, r3
 800ef2e:	f003 0301 	and.w	r3, r3, #1
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	e0c8      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (field->descriptor->default_value)
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	689b      	ldr	r3, [r3, #8]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d001      	beq.n	800ef44 <pb_check_proto3_default_value+0xb0>
            /* Proto3 messages do not have default values, but proto2 messages
             * can contain optional fields without has_fields (generator option 'proto3').
             * In this case they must always be encoded, to make sure that the
             * non-zero default value is overwritten.
             */
            return false;
 800ef40:	2300      	movs	r3, #0
 800ef42:	e0c1      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }

        /* Rest is proto3 singular fields */
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 800ef44:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800ef48:	f003 030f 	and.w	r3, r3, #15
 800ef4c:	2b05      	cmp	r3, #5
 800ef4e:	d81c      	bhi.n	800ef8a <pb_check_proto3_default_value+0xf6>
        {
            /* Simple integer / float fields */
            pb_size_t i;
            const char *p = (const char*)field->pData;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	69db      	ldr	r3, [r3, #28]
 800ef54:	643b      	str	r3, [r7, #64]	; 0x40
            for (i = 0; i < field->data_size; i++)
 800ef56:	2300      	movs	r3, #0
 800ef58:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800ef5c:	e00d      	b.n	800ef7a <pb_check_proto3_default_value+0xe6>
            {
                if (p[i] != 0)
 800ef5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800ef62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ef64:	4413      	add	r3, r2
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d001      	beq.n	800ef70 <pb_check_proto3_default_value+0xdc>
                {
                    return false;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	e0ab      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
        {
            /* Simple integer / float fields */
            pb_size_t i;
            const char *p = (const char*)field->pData;
            for (i = 0; i < field->data_size; i++)
 800ef70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800ef74:	3301      	adds	r3, #1
 800ef76:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	8a5b      	ldrh	r3, [r3, #18]
 800ef7e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800ef82:	429a      	cmp	r2, r3
 800ef84:	d3eb      	bcc.n	800ef5e <pb_check_proto3_default_value+0xca>
                {
                    return false;
                }
            }

            return true;
 800ef86:	2301      	movs	r3, #1
 800ef88:	e09e      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
 800ef8a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800ef8e:	f003 030f 	and.w	r3, r3, #15
 800ef92:	2b06      	cmp	r3, #6
 800ef94:	d10a      	bne.n	800efac <pb_check_proto3_default_value+0x118>
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	69db      	ldr	r3, [r3, #28]
 800ef9a:	63fb      	str	r3, [r7, #60]	; 0x3c
            return bytes->size == 0;
 800ef9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef9e:	881b      	ldrh	r3, [r3, #0]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	bf0c      	ite	eq
 800efa4:	2301      	moveq	r3, #1
 800efa6:	2300      	movne	r3, #0
 800efa8:	b2db      	uxtb	r3, r3
 800efaa:	e08d      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
 800efac:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800efb0:	f003 030f 	and.w	r3, r3, #15
 800efb4:	2b07      	cmp	r3, #7
 800efb6:	d108      	bne.n	800efca <pb_check_proto3_default_value+0x136>
        {
            return *(const char*)field->pData == '\0';
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	69db      	ldr	r3, [r3, #28]
 800efbc:	781b      	ldrb	r3, [r3, #0]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	bf0c      	ite	eq
 800efc2:	2301      	moveq	r3, #1
 800efc4:	2300      	movne	r3, #0
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	e07e      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
 800efca:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800efce:	f003 030f 	and.w	r3, r3, #15
 800efd2:	2b0b      	cmp	r3, #11
 800efd4:	d107      	bne.n	800efe6 <pb_check_proto3_default_value+0x152>
        {
            /* Fixed length bytes is only empty if its length is fixed
             * as 0. Which would be pretty strange, but we can check
             * it anyway. */
            return field->data_size == 0;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	8a5b      	ldrh	r3, [r3, #18]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	bf0c      	ite	eq
 800efde:	2301      	moveq	r3, #1
 800efe0:	2300      	movne	r3, #0
 800efe2:	b2db      	uxtb	r3, r3
 800efe4:	e070      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (PB_LTYPE_IS_SUBMSG(type))
 800efe6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800efea:	f003 030f 	and.w	r3, r3, #15
 800efee:	2b08      	cmp	r3, #8
 800eff0:	d005      	beq.n	800effe <pb_check_proto3_default_value+0x16a>
 800eff2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800eff6:	f003 030f 	and.w	r3, r3, #15
 800effa:	2b09      	cmp	r3, #9
 800effc:	d163      	bne.n	800f0c6 <pb_check_proto3_default_value+0x232>
             * because the C struct may contain padding bytes that must
             * be skipped. Note that usually proto3 submessages have
             * a separate has_field that is checked earlier in this if.
             */
            pb_field_iter_t iter;
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	69db      	ldr	r3, [r3, #28]
 800f006:	f107 010c 	add.w	r1, r7, #12
 800f00a:	4608      	mov	r0, r1
 800f00c:	4611      	mov	r1, r2
 800f00e:	461a      	mov	r2, r3
 800f010:	f7ff fc7a 	bl	800e908 <pb_field_iter_begin>
 800f014:	4603      	mov	r3, r0
 800f016:	2b00      	cmp	r3, #0
 800f018:	d014      	beq.n	800f044 <pb_check_proto3_default_value+0x1b0>
            {
                do
                {
                    if (!pb_check_proto3_default_value(&iter))
 800f01a:	f107 030c 	add.w	r3, r7, #12
 800f01e:	4618      	mov	r0, r3
 800f020:	f7ff ff38 	bl	800ee94 <pb_check_proto3_default_value>
 800f024:	4603      	mov	r3, r0
 800f026:	f083 0301 	eor.w	r3, r3, #1
 800f02a:	b2db      	uxtb	r3, r3
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d001      	beq.n	800f034 <pb_check_proto3_default_value+0x1a0>
                    {
                        return false;
 800f030:	2300      	movs	r3, #0
 800f032:	e049      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
                    }
                } while (pb_field_iter_next(&iter));
 800f034:	f107 030c 	add.w	r3, r7, #12
 800f038:	4618      	mov	r0, r3
 800f03a:	f7ff fcaf 	bl	800e99c <pb_field_iter_next>
 800f03e:	4603      	mov	r3, r0
 800f040:	2b00      	cmp	r3, #0
 800f042:	d1ea      	bne.n	800f01a <pb_check_proto3_default_value+0x186>
            }
            return true;
 800f044:	2301      	movs	r3, #1
 800f046:	e03f      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 800f048:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800f04c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f050:	2b80      	cmp	r3, #128	; 0x80
 800f052:	d107      	bne.n	800f064 <pb_check_proto3_default_value+0x1d0>
    {
        return field->pData == NULL;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	69db      	ldr	r3, [r3, #28]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	bf0c      	ite	eq
 800f05c:	2301      	moveq	r3, #1
 800f05e:	2300      	movne	r3, #0
 800f060:	b2db      	uxtb	r3, r3
 800f062:	e031      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
 800f064:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800f068:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f06c:	2b40      	cmp	r3, #64	; 0x40
 800f06e:	d12a      	bne.n	800f0c6 <pb_check_proto3_default_value+0x232>
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800f070:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800f074:	f003 030f 	and.w	r3, r3, #15
 800f078:	2b0a      	cmp	r3, #10
 800f07a:	d10a      	bne.n	800f092 <pb_check_proto3_default_value+0x1fe>
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	69db      	ldr	r3, [r3, #28]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	63bb      	str	r3, [r7, #56]	; 0x38
            return extension == NULL;
 800f084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f086:	2b00      	cmp	r3, #0
 800f088:	bf0c      	ite	eq
 800f08a:	2301      	moveq	r3, #1
 800f08c:	2300      	movne	r3, #0
 800f08e:	b2db      	uxtb	r3, r3
 800f090:	e01a      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else if (field->descriptor->field_callback == pb_default_field_callback)
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	68db      	ldr	r3, [r3, #12]
 800f098:	4a0d      	ldr	r2, [pc, #52]	; (800f0d0 <pb_check_proto3_default_value+0x23c>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d10a      	bne.n	800f0b4 <pb_check_proto3_default_value+0x220>
        {
            pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	69db      	ldr	r3, [r3, #28]
 800f0a2:	637b      	str	r3, [r7, #52]	; 0x34
            return pCallback->funcs.encode == NULL;
 800f0a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	bf0c      	ite	eq
 800f0ac:	2301      	moveq	r3, #1
 800f0ae:	2300      	movne	r3, #0
 800f0b0:	b2db      	uxtb	r3, r3
 800f0b2:	e009      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
        else
        {
            return field->descriptor->field_callback == NULL;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	68db      	ldr	r3, [r3, #12]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	bf0c      	ite	eq
 800f0be:	2301      	moveq	r3, #1
 800f0c0:	2300      	movne	r3, #0
 800f0c2:	b2db      	uxtb	r3, r3
 800f0c4:	e000      	b.n	800f0c8 <pb_check_proto3_default_value+0x234>
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
 800f0c6:	2300      	movs	r3, #0
}
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	3748      	adds	r7, #72	; 0x48
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}
 800f0d0:	0800ea31 	.word	0x0800ea31

0800f0d4 <encode_basic_field>:

/* Encode a field with static or pointer allocation, i.e. one whose data
 * is available to the encoder directly. */
static bool checkreturn encode_basic_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b082      	sub	sp, #8
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
 800f0dc:	6039      	str	r1, [r7, #0]
    if (!field->pData)
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	69db      	ldr	r3, [r3, #28]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d101      	bne.n	800f0ea <encode_basic_field+0x16>
    {
        /* Missing pointer field */
        return true;
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	e061      	b.n	800f1ae <encode_basic_field+0xda>
    }

    if (!pb_encode_tag_for_field(stream, field))
 800f0ea:	6878      	ldr	r0, [r7, #4]
 800f0ec:	6839      	ldr	r1, [r7, #0]
 800f0ee:	f000 faaf 	bl	800f650 <pb_encode_tag_for_field>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	f083 0301 	eor.w	r3, r3, #1
 800f0f8:	b2db      	uxtb	r3, r3
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d001      	beq.n	800f102 <encode_basic_field+0x2e>
        return false;
 800f0fe:	2300      	movs	r3, #0
 800f100:	e055      	b.n	800f1ae <encode_basic_field+0xda>

    switch (PB_LTYPE(field->type))
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	7d9b      	ldrb	r3, [r3, #22]
 800f106:	f003 030f 	and.w	r3, r3, #15
 800f10a:	2b0b      	cmp	r3, #11
 800f10c:	d844      	bhi.n	800f198 <encode_basic_field+0xc4>
 800f10e:	a201      	add	r2, pc, #4	; (adr r2, 800f114 <encode_basic_field+0x40>)
 800f110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f114:	0800f145 	.word	0x0800f145
 800f118:	0800f151 	.word	0x0800f151
 800f11c:	0800f151 	.word	0x0800f151
 800f120:	0800f151 	.word	0x0800f151
 800f124:	0800f15d 	.word	0x0800f15d
 800f128:	0800f15d 	.word	0x0800f15d
 800f12c:	0800f169 	.word	0x0800f169
 800f130:	0800f175 	.word	0x0800f175
 800f134:	0800f181 	.word	0x0800f181
 800f138:	0800f181 	.word	0x0800f181
 800f13c:	0800f199 	.word	0x0800f199
 800f140:	0800f18d 	.word	0x0800f18d
    {
        case PB_LTYPE_BOOL:
            return pb_enc_bool(stream, field);
 800f144:	6878      	ldr	r0, [r7, #4]
 800f146:	6839      	ldr	r1, [r7, #0]
 800f148:	f000 fb7e 	bl	800f848 <pb_enc_bool>
 800f14c:	4603      	mov	r3, r0
 800f14e:	e02e      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            return pb_enc_varint(stream, field);
 800f150:	6878      	ldr	r0, [r7, #4]
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	f000 fb90 	bl	800f878 <pb_enc_varint>
 800f158:	4603      	mov	r3, r0
 800f15a:	e028      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_FIXED32:
        case PB_LTYPE_FIXED64:
            return pb_enc_fixed(stream, field);
 800f15c:	6878      	ldr	r0, [r7, #4]
 800f15e:	6839      	ldr	r1, [r7, #0]
 800f160:	f000 fc3e 	bl	800f9e0 <pb_enc_fixed>
 800f164:	4603      	mov	r3, r0
 800f166:	e022      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_BYTES:
            return pb_enc_bytes(stream, field);
 800f168:	6878      	ldr	r0, [r7, #4]
 800f16a:	6839      	ldr	r1, [r7, #0]
 800f16c:	f000 fc66 	bl	800fa3c <pb_enc_bytes>
 800f170:	4603      	mov	r3, r0
 800f172:	e01c      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_STRING:
            return pb_enc_string(stream, field);
 800f174:	6878      	ldr	r0, [r7, #4]
 800f176:	6839      	ldr	r1, [r7, #0]
 800f178:	f000 fc9e 	bl	800fab8 <pb_enc_string>
 800f17c:	4603      	mov	r3, r0
 800f17e:	e016      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            return pb_enc_submessage(stream, field);
 800f180:	6878      	ldr	r0, [r7, #4]
 800f182:	6839      	ldr	r1, [r7, #0]
 800f184:	f000 fcf6 	bl	800fb74 <pb_enc_submessage>
 800f188:	4603      	mov	r3, r0
 800f18a:	e010      	b.n	800f1ae <encode_basic_field+0xda>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            return pb_enc_fixed_length_bytes(stream, field);
 800f18c:	6878      	ldr	r0, [r7, #4]
 800f18e:	6839      	ldr	r1, [r7, #0]
 800f190:	f000 fd36 	bl	800fc00 <pb_enc_fixed_length_bytes>
 800f194:	4603      	mov	r3, r0
 800f196:	e00a      	b.n	800f1ae <encode_basic_field+0xda>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d002      	beq.n	800f1a6 <encode_basic_field+0xd2>
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	691b      	ldr	r3, [r3, #16]
 800f1a4:	e000      	b.n	800f1a8 <encode_basic_field+0xd4>
 800f1a6:	4b04      	ldr	r3, [pc, #16]	; (800f1b8 <encode_basic_field+0xe4>)
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	6113      	str	r3, [r2, #16]
 800f1ac:	2300      	movs	r3, #0
    }
}
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	3708      	adds	r7, #8
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	0801400c 	.word	0x0801400c

0800f1bc <encode_callback_field>:

/* Encode a field with callback semantics. This means that a user function is
 * called to provide and encode the actual data. */
static bool checkreturn encode_callback_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
 800f1c4:	6039      	str	r1, [r7, #0]
    if (field->descriptor->field_callback != NULL)
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	68db      	ldr	r3, [r3, #12]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d018      	beq.n	800f202 <encode_callback_field+0x46>
    {
        if (!field->descriptor->field_callback(NULL, stream, field))
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	68db      	ldr	r3, [r3, #12]
 800f1d6:	2000      	movs	r0, #0
 800f1d8:	6879      	ldr	r1, [r7, #4]
 800f1da:	683a      	ldr	r2, [r7, #0]
 800f1dc:	4798      	blx	r3
 800f1de:	4603      	mov	r3, r0
 800f1e0:	f083 0301 	eor.w	r3, r3, #1
 800f1e4:	b2db      	uxtb	r3, r3
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d00b      	beq.n	800f202 <encode_callback_field+0x46>
            PB_RETURN_ERROR(stream, "callback error");
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	691b      	ldr	r3, [r3, #16]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d002      	beq.n	800f1f8 <encode_callback_field+0x3c>
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	691b      	ldr	r3, [r3, #16]
 800f1f6:	e000      	b.n	800f1fa <encode_callback_field+0x3e>
 800f1f8:	4b04      	ldr	r3, [pc, #16]	; (800f20c <encode_callback_field+0x50>)
 800f1fa:	687a      	ldr	r2, [r7, #4]
 800f1fc:	6113      	str	r3, [r2, #16]
 800f1fe:	2300      	movs	r3, #0
 800f200:	e000      	b.n	800f204 <encode_callback_field+0x48>
    }
    return true;
 800f202:	2301      	movs	r3, #1
}
 800f204:	4618      	mov	r0, r3
 800f206:	3708      	adds	r7, #8
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}
 800f20c:	08014020 	.word	0x08014020

0800f210 <encode_field>:

/* Encode a single field of any callback, pointer or static type. */
static bool checkreturn encode_field(pb_ostream_t *stream, pb_field_iter_t *field)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b082      	sub	sp, #8
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
 800f218:	6039      	str	r1, [r7, #0]
    /* Check field presence */
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	7d9b      	ldrb	r3, [r3, #22]
 800f21e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f222:	2b30      	cmp	r3, #48	; 0x30
 800f224:	d108      	bne.n	800f238 <encode_field+0x28>
    {
        if (*(const pb_size_t*)field->pSize != field->tag)
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	6a1b      	ldr	r3, [r3, #32]
 800f22a:	881a      	ldrh	r2, [r3, #0]
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	8a1b      	ldrh	r3, [r3, #16]
 800f230:	429a      	cmp	r2, r3
 800f232:	d026      	beq.n	800f282 <encode_field+0x72>
        {
            /* Different type oneof field */
            return true;
 800f234:	2301      	movs	r3, #1
 800f236:	e059      	b.n	800f2ec <encode_field+0xdc>
        }
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	7d9b      	ldrb	r3, [r3, #22]
 800f23c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f240:	2b10      	cmp	r3, #16
 800f242:	d11e      	bne.n	800f282 <encode_field+0x72>
    {
        if (field->pSize)
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	6a1b      	ldr	r3, [r3, #32]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d00c      	beq.n	800f266 <encode_field+0x56>
        {
            if (safe_read_bool(field->pSize) == false)
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	6a1b      	ldr	r3, [r3, #32]
 800f250:	4618      	mov	r0, r3
 800f252:	f7ff fcab 	bl	800ebac <safe_read_bool>
 800f256:	4603      	mov	r3, r0
 800f258:	f083 0301 	eor.w	r3, r3, #1
 800f25c:	b2db      	uxtb	r3, r3
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d00f      	beq.n	800f282 <encode_field+0x72>
            {
                /* Missing optional field */
                return true;
 800f262:	2301      	movs	r3, #1
 800f264:	e042      	b.n	800f2ec <encode_field+0xdc>
            }
        }
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
 800f266:	683b      	ldr	r3, [r7, #0]
 800f268:	7d9b      	ldrb	r3, [r3, #22]
 800f26a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d107      	bne.n	800f282 <encode_field+0x72>
        {
            /* Proto3 singular field */
            if (pb_check_proto3_default_value(field))
 800f272:	6838      	ldr	r0, [r7, #0]
 800f274:	f7ff fe0e 	bl	800ee94 <pb_check_proto3_default_value>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d001      	beq.n	800f282 <encode_field+0x72>
                return true;
 800f27e:	2301      	movs	r3, #1
 800f280:	e034      	b.n	800f2ec <encode_field+0xdc>
        }
    }

    if (!field->pData)
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	69db      	ldr	r3, [r3, #28]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d113      	bne.n	800f2b2 <encode_field+0xa2>
    {
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	7d9b      	ldrb	r3, [r3, #22]
 800f28e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f292:	2b00      	cmp	r3, #0
 800f294:	d10b      	bne.n	800f2ae <encode_field+0x9e>
            PB_RETURN_ERROR(stream, "missing required field");
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	691b      	ldr	r3, [r3, #16]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d002      	beq.n	800f2a4 <encode_field+0x94>
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	691b      	ldr	r3, [r3, #16]
 800f2a2:	e000      	b.n	800f2a6 <encode_field+0x96>
 800f2a4:	4b13      	ldr	r3, [pc, #76]	; (800f2f4 <encode_field+0xe4>)
 800f2a6:	687a      	ldr	r2, [r7, #4]
 800f2a8:	6113      	str	r3, [r2, #16]
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	e01e      	b.n	800f2ec <encode_field+0xdc>

        /* Pointer field set to NULL */
        return true;
 800f2ae:	2301      	movs	r3, #1
 800f2b0:	e01c      	b.n	800f2ec <encode_field+0xdc>
    }

    /* Then encode field contents */
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
 800f2b2:	683b      	ldr	r3, [r7, #0]
 800f2b4:	7d9b      	ldrb	r3, [r3, #22]
 800f2b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f2ba:	2b40      	cmp	r3, #64	; 0x40
 800f2bc:	d105      	bne.n	800f2ca <encode_field+0xba>
    {
        return encode_callback_field(stream, field);
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	6839      	ldr	r1, [r7, #0]
 800f2c2:	f7ff ff7b 	bl	800f1bc <encode_callback_field>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	e010      	b.n	800f2ec <encode_field+0xdc>
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 800f2ca:	683b      	ldr	r3, [r7, #0]
 800f2cc:	7d9b      	ldrb	r3, [r3, #22]
 800f2ce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f2d2:	2b20      	cmp	r3, #32
 800f2d4:	d105      	bne.n	800f2e2 <encode_field+0xd2>
    {
        return encode_array(stream, field);
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	6839      	ldr	r1, [r7, #0]
 800f2da:	f7ff fc85 	bl	800ebe8 <encode_array>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	e004      	b.n	800f2ec <encode_field+0xdc>
    }
    else
    {
        return encode_basic_field(stream, field);
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	6839      	ldr	r1, [r7, #0]
 800f2e6:	f7ff fef5 	bl	800f0d4 <encode_basic_field>
 800f2ea:	4603      	mov	r3, r0
    }
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3708      	adds	r7, #8
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}
 800f2f4:	08014030 	.word	0x08014030

0800f2f8 <default_extension_encoder>:

/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_encoder(pb_ostream_t *stream, const pb_extension_t *extension)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b08c      	sub	sp, #48	; 0x30
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
 800f300:	6039      	str	r1, [r7, #0]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension_const(&iter, extension))
 800f302:	f107 0308 	add.w	r3, r7, #8
 800f306:	4618      	mov	r0, r3
 800f308:	6839      	ldr	r1, [r7, #0]
 800f30a:	f7ff fb7f 	bl	800ea0c <pb_field_iter_begin_extension_const>
 800f30e:	4603      	mov	r3, r0
 800f310:	f083 0301 	eor.w	r3, r3, #1
 800f314:	b2db      	uxtb	r3, r3
 800f316:	2b00      	cmp	r3, #0
 800f318:	d00b      	beq.n	800f332 <default_extension_encoder+0x3a>
        PB_RETURN_ERROR(stream, "invalid extension");
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	691b      	ldr	r3, [r3, #16]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d002      	beq.n	800f328 <default_extension_encoder+0x30>
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	691b      	ldr	r3, [r3, #16]
 800f326:	e000      	b.n	800f32a <default_extension_encoder+0x32>
 800f328:	4b07      	ldr	r3, [pc, #28]	; (800f348 <default_extension_encoder+0x50>)
 800f32a:	687a      	ldr	r2, [r7, #4]
 800f32c:	6113      	str	r3, [r2, #16]
 800f32e:	2300      	movs	r3, #0
 800f330:	e006      	b.n	800f340 <default_extension_encoder+0x48>

    return encode_field(stream, &iter);
 800f332:	f107 0308 	add.w	r3, r7, #8
 800f336:	6878      	ldr	r0, [r7, #4]
 800f338:	4619      	mov	r1, r3
 800f33a:	f7ff ff69 	bl	800f210 <encode_field>
 800f33e:	4603      	mov	r3, r0
}
 800f340:	4618      	mov	r0, r3
 800f342:	3730      	adds	r7, #48	; 0x30
 800f344:	46bd      	mov	sp, r7
 800f346:	bd80      	pop	{r7, pc}
 800f348:	08014048 	.word	0x08014048

0800f34c <encode_extension_field>:


/* Walk through all the registered extensions and give them a chance
 * to encode themselves. */
static bool checkreturn encode_extension_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b084      	sub	sp, #16
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
 800f354:	6039      	str	r1, [r7, #0]
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 800f356:	683b      	ldr	r3, [r7, #0]
 800f358:	69db      	ldr	r3, [r3, #28]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	60fb      	str	r3, [r7, #12]

    while (extension)
 800f35e:	e01e      	b.n	800f39e <encode_extension_field+0x52>
    {
        bool status;
        if (extension->type->encode)
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	685b      	ldr	r3, [r3, #4]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d008      	beq.n	800f37c <encode_extension_field+0x30>
            status = extension->type->encode(stream, extension);
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	685b      	ldr	r3, [r3, #4]
 800f370:	6878      	ldr	r0, [r7, #4]
 800f372:	68f9      	ldr	r1, [r7, #12]
 800f374:	4798      	blx	r3
 800f376:	4603      	mov	r3, r0
 800f378:	72fb      	strb	r3, [r7, #11]
 800f37a:	e005      	b.n	800f388 <encode_extension_field+0x3c>
        else
            status = default_extension_encoder(stream, extension);
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	68f9      	ldr	r1, [r7, #12]
 800f380:	f7ff ffba 	bl	800f2f8 <default_extension_encoder>
 800f384:	4603      	mov	r3, r0
 800f386:	72fb      	strb	r3, [r7, #11]

        if (!status)
 800f388:	7afb      	ldrb	r3, [r7, #11]
 800f38a:	f083 0301 	eor.w	r3, r3, #1
 800f38e:	b2db      	uxtb	r3, r3
 800f390:	2b00      	cmp	r3, #0
 800f392:	d001      	beq.n	800f398 <encode_extension_field+0x4c>
            return false;
 800f394:	2300      	movs	r3, #0
 800f396:	e006      	b.n	800f3a6 <encode_extension_field+0x5a>
        
        extension = extension->next;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	689b      	ldr	r3, [r3, #8]
 800f39c:	60fb      	str	r3, [r7, #12]
 * to encode themselves. */
static bool checkreturn encode_extension_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;

    while (extension)
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d1dd      	bne.n	800f360 <encode_extension_field+0x14>
            return false;
        
        extension = extension->next;
    }
    
    return true;
 800f3a4:	2301      	movs	r3, #1
}
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	3710      	adds	r7, #16
 800f3aa:	46bd      	mov	sp, r7
 800f3ac:	bd80      	pop	{r7, pc}
 800f3ae:	bf00      	nop

0800f3b0 <pb_encode>:
/*********************
 * Encode all fields *
 *********************/

bool checkreturn pb_encode(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b08e      	sub	sp, #56	; 0x38
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	60f8      	str	r0, [r7, #12]
 800f3b8:	60b9      	str	r1, [r7, #8]
 800f3ba:	607a      	str	r2, [r7, #4]
    pb_field_iter_t iter;
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
 800f3bc:	f107 0310 	add.w	r3, r7, #16
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	68b9      	ldr	r1, [r7, #8]
 800f3c4:	687a      	ldr	r2, [r7, #4]
 800f3c6:	f7ff fb0d 	bl	800e9e4 <pb_field_iter_begin_const>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	f083 0301 	eor.w	r3, r3, #1
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d001      	beq.n	800f3da <pb_encode+0x2a>
        return true; /* Empty message type */
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	e02a      	b.n	800f430 <pb_encode+0x80>
    
    do {
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 800f3da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f3de:	f003 030f 	and.w	r3, r3, #15
 800f3e2:	2b0a      	cmp	r3, #10
 800f3e4:	d10d      	bne.n	800f402 <pb_encode+0x52>
        {
            /* Special case for the extension field placeholder */
            if (!encode_extension_field(stream, &iter))
 800f3e6:	f107 0310 	add.w	r3, r7, #16
 800f3ea:	68f8      	ldr	r0, [r7, #12]
 800f3ec:	4619      	mov	r1, r3
 800f3ee:	f7ff ffad 	bl	800f34c <encode_extension_field>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	f083 0301 	eor.w	r3, r3, #1
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d00f      	beq.n	800f41e <pb_encode+0x6e>
                return false;
 800f3fe:	2300      	movs	r3, #0
 800f400:	e016      	b.n	800f430 <pb_encode+0x80>
        }
        else
        {
            /* Regular field */
            if (!encode_field(stream, &iter))
 800f402:	f107 0310 	add.w	r3, r7, #16
 800f406:	68f8      	ldr	r0, [r7, #12]
 800f408:	4619      	mov	r1, r3
 800f40a:	f7ff ff01 	bl	800f210 <encode_field>
 800f40e:	4603      	mov	r3, r0
 800f410:	f083 0301 	eor.w	r3, r3, #1
 800f414:	b2db      	uxtb	r3, r3
 800f416:	2b00      	cmp	r3, #0
 800f418:	d001      	beq.n	800f41e <pb_encode+0x6e>
                return false;
 800f41a:	2300      	movs	r3, #0
 800f41c:	e008      	b.n	800f430 <pb_encode+0x80>
        }
    } while (pb_field_iter_next(&iter));
 800f41e:	f107 0310 	add.w	r3, r7, #16
 800f422:	4618      	mov	r0, r3
 800f424:	f7ff faba 	bl	800e99c <pb_field_iter_next>
 800f428:	4603      	mov	r3, r0
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d1d5      	bne.n	800f3da <pb_encode+0x2a>
    
    return true;
 800f42e:	2301      	movs	r3, #1
}
 800f430:	4618      	mov	r0, r3
 800f432:	3738      	adds	r7, #56	; 0x38
 800f434:	46bd      	mov	sp, r7
 800f436:	bd80      	pop	{r7, pc}

0800f438 <pb_encode_varint_32>:
 * Helper functions *
 ********************/

/* This function avoids 64-bit shifts as they are quite slow on many platforms. */
static bool checkreturn pb_encode_varint_32(pb_ostream_t *stream, uint32_t low, uint32_t high)
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b088      	sub	sp, #32
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	60f8      	str	r0, [r7, #12]
 800f440:	60b9      	str	r1, [r7, #8]
 800f442:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 800f444:	2300      	movs	r3, #0
 800f446:	61fb      	str	r3, [r7, #28]
    pb_byte_t buffer[10];
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	b2db      	uxtb	r3, r3
 800f44c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f450:	76fb      	strb	r3, [r7, #27]
    low >>= 7;
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	09db      	lsrs	r3, r3, #7
 800f456:	60bb      	str	r3, [r7, #8]

    while (i < 4 && (low != 0 || high != 0))
 800f458:	e014      	b.n	800f484 <pb_encode_varint_32+0x4c>
    {
        byte |= 0x80;
 800f45a:	7efb      	ldrb	r3, [r7, #27]
 800f45c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f460:	76fb      	strb	r3, [r7, #27]
        buffer[i++] = byte;
 800f462:	69fb      	ldr	r3, [r7, #28]
 800f464:	1c5a      	adds	r2, r3, #1
 800f466:	61fa      	str	r2, [r7, #28]
 800f468:	f107 0220 	add.w	r2, r7, #32
 800f46c:	4413      	add	r3, r2
 800f46e:	7efa      	ldrb	r2, [r7, #27]
 800f470:	f803 2c10 	strb.w	r2, [r3, #-16]
        byte = (pb_byte_t)(low & 0x7F);
 800f474:	68bb      	ldr	r3, [r7, #8]
 800f476:	b2db      	uxtb	r3, r3
 800f478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f47c:	76fb      	strb	r3, [r7, #27]
        low >>= 7;
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	09db      	lsrs	r3, r3, #7
 800f482:	60bb      	str	r3, [r7, #8]
    size_t i = 0;
    pb_byte_t buffer[10];
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
    low >>= 7;

    while (i < 4 && (low != 0 || high != 0))
 800f484:	69fb      	ldr	r3, [r7, #28]
 800f486:	2b03      	cmp	r3, #3
 800f488:	d805      	bhi.n	800f496 <pb_encode_varint_32+0x5e>
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d1e4      	bne.n	800f45a <pb_encode_varint_32+0x22>
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d1e1      	bne.n	800f45a <pb_encode_varint_32+0x22>
        buffer[i++] = byte;
        byte = (pb_byte_t)(low & 0x7F);
        low >>= 7;
    }

    if (high)
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d025      	beq.n	800f4e8 <pb_encode_varint_32+0xb0>
    {
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	b2db      	uxtb	r3, r3
 800f4a0:	f003 0307 	and.w	r3, r3, #7
 800f4a4:	b2db      	uxtb	r3, r3
 800f4a6:	011b      	lsls	r3, r3, #4
 800f4a8:	b2da      	uxtb	r2, r3
 800f4aa:	7efb      	ldrb	r3, [r7, #27]
 800f4ac:	4313      	orrs	r3, r2
 800f4ae:	76fb      	strb	r3, [r7, #27]
        high >>= 3;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	08db      	lsrs	r3, r3, #3
 800f4b4:	607b      	str	r3, [r7, #4]

        while (high)
 800f4b6:	e014      	b.n	800f4e2 <pb_encode_varint_32+0xaa>
        {
            byte |= 0x80;
 800f4b8:	7efb      	ldrb	r3, [r7, #27]
 800f4ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f4be:	76fb      	strb	r3, [r7, #27]
            buffer[i++] = byte;
 800f4c0:	69fb      	ldr	r3, [r7, #28]
 800f4c2:	1c5a      	adds	r2, r3, #1
 800f4c4:	61fa      	str	r2, [r7, #28]
 800f4c6:	f107 0220 	add.w	r2, r7, #32
 800f4ca:	4413      	add	r3, r2
 800f4cc:	7efa      	ldrb	r2, [r7, #27]
 800f4ce:	f803 2c10 	strb.w	r2, [r3, #-16]
            byte = (pb_byte_t)(high & 0x7F);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	b2db      	uxtb	r3, r3
 800f4d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f4da:	76fb      	strb	r3, [r7, #27]
            high >>= 7;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	09db      	lsrs	r3, r3, #7
 800f4e0:	607b      	str	r3, [r7, #4]
    if (high)
    {
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
        high >>= 3;

        while (high)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1e7      	bne.n	800f4b8 <pb_encode_varint_32+0x80>
            byte = (pb_byte_t)(high & 0x7F);
            high >>= 7;
        }
    }

    buffer[i++] = byte;
 800f4e8:	69fb      	ldr	r3, [r7, #28]
 800f4ea:	1c5a      	adds	r2, r3, #1
 800f4ec:	61fa      	str	r2, [r7, #28]
 800f4ee:	f107 0220 	add.w	r2, r7, #32
 800f4f2:	4413      	add	r3, r2
 800f4f4:	7efa      	ldrb	r2, [r7, #27]
 800f4f6:	f803 2c10 	strb.w	r2, [r3, #-16]

    return pb_write(stream, buffer, i);
 800f4fa:	f107 0310 	add.w	r3, r7, #16
 800f4fe:	68f8      	ldr	r0, [r7, #12]
 800f500:	4619      	mov	r1, r3
 800f502:	69fa      	ldr	r2, [r7, #28]
 800f504:	f7ff fb02 	bl	800eb0c <pb_write>
 800f508:	4603      	mov	r3, r0
}
 800f50a:	4618      	mov	r0, r3
 800f50c:	3720      	adds	r7, #32
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}
 800f512:	bf00      	nop

0800f514 <pb_encode_varint>:

bool checkreturn pb_encode_varint(pb_ostream_t *stream, pb_uint64_t value)
{
 800f514:	b5b0      	push	{r4, r5, r7, lr}
 800f516:	b086      	sub	sp, #24
 800f518:	af00      	add	r7, sp, #0
 800f51a:	60f8      	str	r0, [r7, #12]
 800f51c:	e9c7 2300 	strd	r2, r3, [r7]
    if (value <= 0x7F)
 800f520:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f524:	2b00      	cmp	r3, #0
 800f526:	bf08      	it	eq
 800f528:	2a80      	cmpeq	r2, #128	; 0x80
 800f52a:	d20a      	bcs.n	800f542 <pb_encode_varint+0x2e>
    {
        /* Fast path: single byte */
        pb_byte_t byte = (pb_byte_t)value;
 800f52c:	783b      	ldrb	r3, [r7, #0]
 800f52e:	75fb      	strb	r3, [r7, #23]
        return pb_write(stream, &byte, 1);
 800f530:	f107 0317 	add.w	r3, r7, #23
 800f534:	68f8      	ldr	r0, [r7, #12]
 800f536:	4619      	mov	r1, r3
 800f538:	2201      	movs	r2, #1
 800f53a:	f7ff fae7 	bl	800eb0c <pb_write>
 800f53e:	4603      	mov	r3, r0
 800f540:	e00a      	b.n	800f558 <pb_encode_varint+0x44>
    else
    {
#ifdef PB_WITHOUT_64BIT
        return pb_encode_varint_32(stream, value, 0);
#else
        return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)(value >> 32));
 800f542:	6839      	ldr	r1, [r7, #0]
 800f544:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f548:	001c      	movs	r4, r3
 800f54a:	2500      	movs	r5, #0
 800f54c:	4623      	mov	r3, r4
 800f54e:	68f8      	ldr	r0, [r7, #12]
 800f550:	461a      	mov	r2, r3
 800f552:	f7ff ff71 	bl	800f438 <pb_encode_varint_32>
 800f556:	4603      	mov	r3, r0
#endif
    }
}
 800f558:	4618      	mov	r0, r3
 800f55a:	3718      	adds	r7, #24
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bdb0      	pop	{r4, r5, r7, pc}

0800f560 <pb_encode_svarint>:

bool checkreturn pb_encode_svarint(pb_ostream_t *stream, pb_int64_t value)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b088      	sub	sp, #32
 800f564:	af00      	add	r7, sp, #0
 800f566:	60f8      	str	r0, [r7, #12]
 800f568:	e9c7 2300 	strd	r2, r3, [r7]
    pb_uint64_t zigzagged;
    pb_uint64_t mask = ((pb_uint64_t)-1) >> 1; /* Satisfy clang -fsanitize=integer */
 800f56c:	f04f 32ff 	mov.w	r2, #4294967295
 800f570:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f574:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if (value < 0)
 800f578:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f57c:	2a00      	cmp	r2, #0
 800f57e:	f173 0300 	sbcs.w	r3, r3, #0
 800f582:	da11      	bge.n	800f5a8 <pb_encode_svarint+0x48>
        zigzagged = ~(((pb_uint64_t)value & mask) << 1);
 800f584:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f588:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f58c:	ea02 0200 	and.w	r2, r2, r0
 800f590:	ea03 0301 	and.w	r3, r3, r1
 800f594:	1892      	adds	r2, r2, r2
 800f596:	eb43 0303 	adc.w	r3, r3, r3
 800f59a:	ea6f 0202 	mvn.w	r2, r2
 800f59e:	ea6f 0303 	mvn.w	r3, r3
 800f5a2:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800f5a6:	e006      	b.n	800f5b6 <pb_encode_svarint+0x56>
    else
        zigzagged = (pb_uint64_t)value << 1;
 800f5a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5ac:	1892      	adds	r2, r2, r2
 800f5ae:	eb43 0303 	adc.w	r3, r3, r3
 800f5b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    
    return pb_encode_varint(stream, zigzagged);
 800f5b6:	68f8      	ldr	r0, [r7, #12]
 800f5b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f5bc:	f7ff ffaa 	bl	800f514 <pb_encode_varint>
 800f5c0:	4603      	mov	r3, r0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3720      	adds	r7, #32
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}
 800f5ca:	bf00      	nop

0800f5cc <pb_encode_fixed32>:

bool checkreturn pb_encode_fixed32(pb_ostream_t *stream, const void *value)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b082      	sub	sp, #8
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 4);
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	6839      	ldr	r1, [r7, #0]
 800f5da:	2204      	movs	r2, #4
 800f5dc:	f7ff fa96 	bl	800eb0c <pb_write>
 800f5e0:	4603      	mov	r3, r0
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
    return pb_write(stream, bytes, 4);
#endif
}
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	3708      	adds	r7, #8
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
 800f5ea:	bf00      	nop

0800f5ec <pb_encode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_encode_fixed64(pb_ostream_t *stream, const void *value)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 8);
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	6839      	ldr	r1, [r7, #0]
 800f5fa:	2208      	movs	r2, #8
 800f5fc:	f7ff fa86 	bl	800eb0c <pb_write>
 800f600:	4603      	mov	r3, r0
    bytes[5] = (pb_byte_t)((val >> 40) & 0xFF);
    bytes[6] = (pb_byte_t)((val >> 48) & 0xFF);
    bytes[7] = (pb_byte_t)((val >> 56) & 0xFF);
    return pb_write(stream, bytes, 8);
#endif
}
 800f602:	4618      	mov	r0, r3
 800f604:	3708      	adds	r7, #8
 800f606:	46bd      	mov	sp, r7
 800f608:	bd80      	pop	{r7, pc}
 800f60a:	bf00      	nop

0800f60c <pb_encode_tag>:
#endif

bool checkreturn pb_encode_tag(pb_ostream_t *stream, pb_wire_type_t wiretype, uint32_t field_number)
{
 800f60c:	b5b0      	push	{r4, r5, r7, lr}
 800f60e:	b086      	sub	sp, #24
 800f610:	af00      	add	r7, sp, #0
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	460b      	mov	r3, r1
 800f616:	607a      	str	r2, [r7, #4]
 800f618:	72fb      	strb	r3, [r7, #11]
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	461a      	mov	r2, r3
 800f61e:	f04f 0300 	mov.w	r3, #0
 800f622:	00dd      	lsls	r5, r3, #3
 800f624:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f628:	00d4      	lsls	r4, r2, #3
 800f62a:	7afa      	ldrb	r2, [r7, #11]
 800f62c:	f04f 0300 	mov.w	r3, #0
 800f630:	ea42 0204 	orr.w	r2, r2, r4
 800f634:	ea43 0305 	orr.w	r3, r3, r5
 800f638:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return pb_encode_varint(stream, tag);
 800f63c:	68f8      	ldr	r0, [r7, #12]
 800f63e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f642:	f7ff ff67 	bl	800f514 <pb_encode_varint>
 800f646:	4603      	mov	r3, r0
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3718      	adds	r7, #24
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bdb0      	pop	{r4, r5, r7, pc}

0800f650 <pb_encode_tag_for_field>:

bool pb_encode_tag_for_field ( pb_ostream_t* stream, const pb_field_iter_t* field )
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b084      	sub	sp, #16
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
 800f658:	6039      	str	r1, [r7, #0]
    pb_wire_type_t wiretype;
    switch (PB_LTYPE(field->type))
 800f65a:	683b      	ldr	r3, [r7, #0]
 800f65c:	7d9b      	ldrb	r3, [r3, #22]
 800f65e:	f003 030f 	and.w	r3, r3, #15
 800f662:	2b0b      	cmp	r3, #11
 800f664:	d826      	bhi.n	800f6b4 <pb_encode_tag_for_field+0x64>
 800f666:	a201      	add	r2, pc, #4	; (adr r2, 800f66c <pb_encode_tag_for_field+0x1c>)
 800f668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f66c:	0800f69d 	.word	0x0800f69d
 800f670:	0800f69d 	.word	0x0800f69d
 800f674:	0800f69d 	.word	0x0800f69d
 800f678:	0800f69d 	.word	0x0800f69d
 800f67c:	0800f6a3 	.word	0x0800f6a3
 800f680:	0800f6a9 	.word	0x0800f6a9
 800f684:	0800f6af 	.word	0x0800f6af
 800f688:	0800f6af 	.word	0x0800f6af
 800f68c:	0800f6af 	.word	0x0800f6af
 800f690:	0800f6af 	.word	0x0800f6af
 800f694:	0800f6b5 	.word	0x0800f6b5
 800f698:	0800f6af 	.word	0x0800f6af
    {
        case PB_LTYPE_BOOL:
        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            wiretype = PB_WT_VARINT;
 800f69c:	2300      	movs	r3, #0
 800f69e:	73fb      	strb	r3, [r7, #15]
            break;
 800f6a0:	e014      	b.n	800f6cc <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED32:
            wiretype = PB_WT_32BIT;
 800f6a2:	2305      	movs	r3, #5
 800f6a4:	73fb      	strb	r3, [r7, #15]
            break;
 800f6a6:	e011      	b.n	800f6cc <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED64:
            wiretype = PB_WT_64BIT;
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	73fb      	strb	r3, [r7, #15]
            break;
 800f6ac:	e00e      	b.n	800f6cc <pb_encode_tag_for_field+0x7c>
        case PB_LTYPE_BYTES:
        case PB_LTYPE_STRING:
        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
        case PB_LTYPE_FIXED_LENGTH_BYTES:
            wiretype = PB_WT_STRING;
 800f6ae:	2302      	movs	r3, #2
 800f6b0:	73fb      	strb	r3, [r7, #15]
            break;
 800f6b2:	e00b      	b.n	800f6cc <pb_encode_tag_for_field+0x7c>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	691b      	ldr	r3, [r3, #16]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d002      	beq.n	800f6c2 <pb_encode_tag_for_field+0x72>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	e000      	b.n	800f6c4 <pb_encode_tag_for_field+0x74>
 800f6c2:	4b09      	ldr	r3, [pc, #36]	; (800f6e8 <pb_encode_tag_for_field+0x98>)
 800f6c4:	687a      	ldr	r2, [r7, #4]
 800f6c6:	6113      	str	r3, [r2, #16]
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	e008      	b.n	800f6de <pb_encode_tag_for_field+0x8e>
    }
    
    return pb_encode_tag(stream, wiretype, field->tag);
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	8a1b      	ldrh	r3, [r3, #16]
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	7bfb      	ldrb	r3, [r7, #15]
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	4619      	mov	r1, r3
 800f6d8:	f7ff ff98 	bl	800f60c <pb_encode_tag>
 800f6dc:	4603      	mov	r3, r0
}
 800f6de:	4618      	mov	r0, r3
 800f6e0:	3710      	adds	r7, #16
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	bd80      	pop	{r7, pc}
 800f6e6:	bf00      	nop
 800f6e8:	0801400c 	.word	0x0801400c

0800f6ec <pb_encode_string>:

bool checkreturn pb_encode_string(pb_ostream_t *stream, const pb_byte_t *buffer, size_t size)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b084      	sub	sp, #16
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	60f8      	str	r0, [r7, #12]
 800f6f4:	60b9      	str	r1, [r7, #8]
 800f6f6:	607a      	str	r2, [r7, #4]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	461a      	mov	r2, r3
 800f6fc:	f04f 0300 	mov.w	r3, #0
 800f700:	68f8      	ldr	r0, [r7, #12]
 800f702:	f7ff ff07 	bl	800f514 <pb_encode_varint>
 800f706:	4603      	mov	r3, r0
 800f708:	f083 0301 	eor.w	r3, r3, #1
 800f70c:	b2db      	uxtb	r3, r3
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d001      	beq.n	800f716 <pb_encode_string+0x2a>
        return false;
 800f712:	2300      	movs	r3, #0
 800f714:	e005      	b.n	800f722 <pb_encode_string+0x36>
    
    return pb_write(stream, buffer, size);
 800f716:	68f8      	ldr	r0, [r7, #12]
 800f718:	68b9      	ldr	r1, [r7, #8]
 800f71a:	687a      	ldr	r2, [r7, #4]
 800f71c:	f7ff f9f6 	bl	800eb0c <pb_write>
 800f720:	4603      	mov	r3, r0
}
 800f722:	4618      	mov	r0, r3
 800f724:	3710      	adds	r7, #16
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
 800f72a:	bf00      	nop

0800f72c <pb_encode_submessage>:

bool checkreturn pb_encode_submessage(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b08c      	sub	sp, #48	; 0x30
 800f730:	af00      	add	r7, sp, #0
 800f732:	60f8      	str	r0, [r7, #12]
 800f734:	60b9      	str	r1, [r7, #8]
 800f736:	607a      	str	r2, [r7, #4]
    /* First calculate the message size using a non-writing substream. */
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 800f738:	2300      	movs	r3, #0
 800f73a:	617b      	str	r3, [r7, #20]
 800f73c:	2300      	movs	r3, #0
 800f73e:	61bb      	str	r3, [r7, #24]
 800f740:	2300      	movs	r3, #0
 800f742:	61fb      	str	r3, [r7, #28]
 800f744:	2300      	movs	r3, #0
 800f746:	623b      	str	r3, [r7, #32]
 800f748:	2300      	movs	r3, #0
 800f74a:	627b      	str	r3, [r7, #36]	; 0x24
    size_t size;
    bool status;
    
    if (!pb_encode(&substream, fields, src_struct))
 800f74c:	f107 0314 	add.w	r3, r7, #20
 800f750:	4618      	mov	r0, r3
 800f752:	68b9      	ldr	r1, [r7, #8]
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	f7ff fe2b 	bl	800f3b0 <pb_encode>
 800f75a:	4603      	mov	r3, r0
 800f75c:	f083 0301 	eor.w	r3, r3, #1
 800f760:	b2db      	uxtb	r3, r3
 800f762:	2b00      	cmp	r3, #0
 800f764:	d004      	beq.n	800f770 <pb_encode_submessage+0x44>
    {
#ifndef PB_NO_ERRMSG
        stream->errmsg = substream.errmsg;
 800f766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	611a      	str	r2, [r3, #16]
#endif
        return false;
 800f76c:	2300      	movs	r3, #0
 800f76e:	e063      	b.n	800f838 <pb_encode_submessage+0x10c>
    }
    
    size = substream.bytes_written;
 800f770:	6a3b      	ldr	r3, [r7, #32]
 800f772:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800f774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f776:	461a      	mov	r2, r3
 800f778:	f04f 0300 	mov.w	r3, #0
 800f77c:	68f8      	ldr	r0, [r7, #12]
 800f77e:	f7ff fec9 	bl	800f514 <pb_encode_varint>
 800f782:	4603      	mov	r3, r0
 800f784:	f083 0301 	eor.w	r3, r3, #1
 800f788:	b2db      	uxtb	r3, r3
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d001      	beq.n	800f792 <pb_encode_submessage+0x66>
        return false;
 800f78e:	2300      	movs	r3, #0
 800f790:	e052      	b.n	800f838 <pb_encode_submessage+0x10c>
    
    if (stream->callback == NULL)
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d106      	bne.n	800f7a8 <pb_encode_submessage+0x7c>
        return pb_write(stream, NULL, size); /* Just sizing */
 800f79a:	68f8      	ldr	r0, [r7, #12]
 800f79c:	2100      	movs	r1, #0
 800f79e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f7a0:	f7ff f9b4 	bl	800eb0c <pb_write>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	e047      	b.n	800f838 <pb_encode_submessage+0x10c>
    
    if (stream->bytes_written + size > stream->max_size)
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	68da      	ldr	r2, [r3, #12]
 800f7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7ae:	441a      	add	r2, r3
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	689b      	ldr	r3, [r3, #8]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d90b      	bls.n	800f7d0 <pb_encode_submessage+0xa4>
        PB_RETURN_ERROR(stream, "stream full");
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	691b      	ldr	r3, [r3, #16]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d002      	beq.n	800f7c6 <pb_encode_submessage+0x9a>
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	691b      	ldr	r3, [r3, #16]
 800f7c4:	e000      	b.n	800f7c8 <pb_encode_submessage+0x9c>
 800f7c6:	4b1e      	ldr	r3, [pc, #120]	; (800f840 <pb_encode_submessage+0x114>)
 800f7c8:	68fa      	ldr	r2, [r7, #12]
 800f7ca:	6113      	str	r3, [r2, #16]
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	e033      	b.n	800f838 <pb_encode_submessage+0x10c>
        
    /* Use a substream to verify that a callback doesn't write more than
     * what it did the first time. */
    substream.callback = stream->callback;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	617b      	str	r3, [r7, #20]
    substream.state = stream->state;
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	685b      	ldr	r3, [r3, #4]
 800f7da:	61bb      	str	r3, [r7, #24]
    substream.max_size = size;
 800f7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7de:	61fb      	str	r3, [r7, #28]
    substream.bytes_written = 0;
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    substream.errmsg = NULL;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	627b      	str	r3, [r7, #36]	; 0x24
#endif
    
    status = pb_encode(&substream, fields, src_struct);
 800f7e8:	f107 0314 	add.w	r3, r7, #20
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	68b9      	ldr	r1, [r7, #8]
 800f7f0:	687a      	ldr	r2, [r7, #4]
 800f7f2:	f7ff fddd 	bl	800f3b0 <pb_encode>
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    
    stream->bytes_written += substream.bytes_written;
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	68da      	ldr	r2, [r3, #12]
 800f800:	6a3b      	ldr	r3, [r7, #32]
 800f802:	441a      	add	r2, r3
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	60da      	str	r2, [r3, #12]
    stream->state = substream.state;
 800f808:	69ba      	ldr	r2, [r7, #24]
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	605a      	str	r2, [r3, #4]
#ifndef PB_NO_ERRMSG
    stream->errmsg = substream.errmsg;
 800f80e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	611a      	str	r2, [r3, #16]
#endif
    
    if (substream.bytes_written != size)
 800f814:	6a3a      	ldr	r2, [r7, #32]
 800f816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f818:	429a      	cmp	r2, r3
 800f81a:	d00b      	beq.n	800f834 <pb_encode_submessage+0x108>
        PB_RETURN_ERROR(stream, "submsg size changed");
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	691b      	ldr	r3, [r3, #16]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d002      	beq.n	800f82a <pb_encode_submessage+0xfe>
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	691b      	ldr	r3, [r3, #16]
 800f828:	e000      	b.n	800f82c <pb_encode_submessage+0x100>
 800f82a:	4b06      	ldr	r3, [pc, #24]	; (800f844 <pb_encode_submessage+0x118>)
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	6113      	str	r3, [r2, #16]
 800f830:	2300      	movs	r3, #0
 800f832:	e001      	b.n	800f838 <pb_encode_submessage+0x10c>
    
    return status;
 800f834:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800f838:	4618      	mov	r0, r3
 800f83a:	3730      	adds	r7, #48	; 0x30
 800f83c:	46bd      	mov	sp, r7
 800f83e:	bd80      	pop	{r7, pc}
 800f840:	08013fd4 	.word	0x08013fd4
 800f844:	0801405c 	.word	0x0801405c

0800f848 <pb_enc_bool>:

/* Field encoders */

static bool checkreturn pb_enc_bool(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b084      	sub	sp, #16
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
 800f850:	6039      	str	r1, [r7, #0]
    uint32_t value = safe_read_bool(field->pData) ? 1 : 0;
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	69db      	ldr	r3, [r3, #28]
 800f856:	4618      	mov	r0, r3
 800f858:	f7ff f9a8 	bl	800ebac <safe_read_bool>
 800f85c:	4603      	mov	r3, r0
 800f85e:	60fb      	str	r3, [r7, #12]
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	461a      	mov	r2, r3
 800f864:	f04f 0300 	mov.w	r3, #0
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f7ff fe53 	bl	800f514 <pb_encode_varint>
 800f86e:	4603      	mov	r3, r0
}
 800f870:	4618      	mov	r0, r3
 800f872:	3710      	adds	r7, #16
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}

0800f878 <pb_enc_varint>:

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b086      	sub	sp, #24
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
 800f880:	6039      	str	r1, [r7, #0]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	7d9b      	ldrb	r3, [r3, #22]
 800f886:	f003 030f 	and.w	r3, r3, #15
 800f88a:	2b02      	cmp	r3, #2
 800f88c:	d14a      	bne.n	800f924 <pb_enc_varint+0xac>
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;
 800f88e:	f04f 0200 	mov.w	r2, #0
 800f892:	f04f 0300 	mov.w	r3, #0
 800f896:	e9c7 2304 	strd	r2, r3, [r7, #16]

        if (field->data_size == sizeof(uint_least8_t))
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	8a5b      	ldrh	r3, [r3, #18]
 800f89e:	2b01      	cmp	r3, #1
 800f8a0:	d108      	bne.n	800f8b4 <pb_enc_varint+0x3c>
            value = *(const uint_least8_t*)field->pData;
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	69db      	ldr	r3, [r3, #28]
 800f8a6:	781b      	ldrb	r3, [r3, #0]
 800f8a8:	b2da      	uxtb	r2, r3
 800f8aa:	f04f 0300 	mov.w	r3, #0
 800f8ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800f8b2:	e030      	b.n	800f916 <pb_enc_varint+0x9e>
        else if (field->data_size == sizeof(uint_least16_t))
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	8a5b      	ldrh	r3, [r3, #18]
 800f8b8:	2b02      	cmp	r3, #2
 800f8ba:	d108      	bne.n	800f8ce <pb_enc_varint+0x56>
            value = *(const uint_least16_t*)field->pData;
 800f8bc:	683b      	ldr	r3, [r7, #0]
 800f8be:	69db      	ldr	r3, [r3, #28]
 800f8c0:	881b      	ldrh	r3, [r3, #0]
 800f8c2:	b29a      	uxth	r2, r3
 800f8c4:	f04f 0300 	mov.w	r3, #0
 800f8c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800f8cc:	e023      	b.n	800f916 <pb_enc_varint+0x9e>
        else if (field->data_size == sizeof(uint32_t))
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	8a5b      	ldrh	r3, [r3, #18]
 800f8d2:	2b04      	cmp	r3, #4
 800f8d4:	d108      	bne.n	800f8e8 <pb_enc_varint+0x70>
            value = *(const uint32_t*)field->pData;
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	69db      	ldr	r3, [r3, #28]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	461a      	mov	r2, r3
 800f8de:	f04f 0300 	mov.w	r3, #0
 800f8e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800f8e6:	e016      	b.n	800f916 <pb_enc_varint+0x9e>
        else if (field->data_size == sizeof(pb_uint64_t))
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	8a5b      	ldrh	r3, [r3, #18]
 800f8ec:	2b08      	cmp	r3, #8
 800f8ee:	d106      	bne.n	800f8fe <pb_enc_varint+0x86>
            value = *(const pb_uint64_t*)field->pData;
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	69db      	ldr	r3, [r3, #28]
 800f8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800f8fc:	e00b      	b.n	800f916 <pb_enc_varint+0x9e>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	691b      	ldr	r3, [r3, #16]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d002      	beq.n	800f90c <pb_enc_varint+0x94>
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	691b      	ldr	r3, [r3, #16]
 800f90a:	e000      	b.n	800f90e <pb_enc_varint+0x96>
 800f90c:	4b33      	ldr	r3, [pc, #204]	; (800f9dc <pb_enc_varint+0x164>)
 800f90e:	687a      	ldr	r2, [r7, #4]
 800f910:	6113      	str	r3, [r2, #16]
 800f912:	2300      	movs	r3, #0
 800f914:	e05d      	b.n	800f9d2 <pb_enc_varint+0x15a>

        return pb_encode_varint(stream, value);
 800f916:	6878      	ldr	r0, [r7, #4]
 800f918:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f91c:	f7ff fdfa 	bl	800f514 <pb_encode_varint>
 800f920:	4603      	mov	r3, r0
 800f922:	e056      	b.n	800f9d2 <pb_enc_varint+0x15a>
    }
    else
    {
        /* Perform signed integer extension */
        pb_int64_t value = 0;
 800f924:	f04f 0200 	mov.w	r2, #0
 800f928:	f04f 0300 	mov.w	r3, #0
 800f92c:	e9c7 2302 	strd	r2, r3, [r7, #8]

        if (field->data_size == sizeof(int_least8_t))
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	8a5b      	ldrh	r3, [r3, #18]
 800f934:	2b01      	cmp	r3, #1
 800f936:	d108      	bne.n	800f94a <pb_enc_varint+0xd2>
            value = *(const int_least8_t*)field->pData;
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	69db      	ldr	r3, [r3, #28]
 800f93c:	781b      	ldrb	r3, [r3, #0]
 800f93e:	b25a      	sxtb	r2, r3
 800f940:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800f944:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800f948:	e030      	b.n	800f9ac <pb_enc_varint+0x134>
        else if (field->data_size == sizeof(int_least16_t))
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	8a5b      	ldrh	r3, [r3, #18]
 800f94e:	2b02      	cmp	r3, #2
 800f950:	d108      	bne.n	800f964 <pb_enc_varint+0xec>
            value = *(const int_least16_t*)field->pData;
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	69db      	ldr	r3, [r3, #28]
 800f956:	881b      	ldrh	r3, [r3, #0]
 800f958:	b21a      	sxth	r2, r3
 800f95a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800f95e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800f962:	e023      	b.n	800f9ac <pb_enc_varint+0x134>
        else if (field->data_size == sizeof(int32_t))
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	8a5b      	ldrh	r3, [r3, #18]
 800f968:	2b04      	cmp	r3, #4
 800f96a:	d108      	bne.n	800f97e <pb_enc_varint+0x106>
            value = *(const int32_t*)field->pData;
 800f96c:	683b      	ldr	r3, [r7, #0]
 800f96e:	69db      	ldr	r3, [r3, #28]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	461a      	mov	r2, r3
 800f974:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800f978:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800f97c:	e016      	b.n	800f9ac <pb_enc_varint+0x134>
        else if (field->data_size == sizeof(pb_int64_t))
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	8a5b      	ldrh	r3, [r3, #18]
 800f982:	2b08      	cmp	r3, #8
 800f984:	d106      	bne.n	800f994 <pb_enc_varint+0x11c>
            value = *(const pb_int64_t*)field->pData;
 800f986:	683b      	ldr	r3, [r7, #0]
 800f988:	69db      	ldr	r3, [r3, #28]
 800f98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f98e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800f992:	e00b      	b.n	800f9ac <pb_enc_varint+0x134>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	691b      	ldr	r3, [r3, #16]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d002      	beq.n	800f9a2 <pb_enc_varint+0x12a>
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	691b      	ldr	r3, [r3, #16]
 800f9a0:	e000      	b.n	800f9a4 <pb_enc_varint+0x12c>
 800f9a2:	4b0e      	ldr	r3, [pc, #56]	; (800f9dc <pb_enc_varint+0x164>)
 800f9a4:	687a      	ldr	r2, [r7, #4]
 800f9a6:	6113      	str	r3, [r2, #16]
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	e012      	b.n	800f9d2 <pb_enc_varint+0x15a>

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	7d9b      	ldrb	r3, [r3, #22]
 800f9b0:	f003 030f 	and.w	r3, r3, #15
 800f9b4:	2b03      	cmp	r3, #3
 800f9b6:	d106      	bne.n	800f9c6 <pb_enc_varint+0x14e>
            return pb_encode_svarint(stream, value);
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f9be:	f7ff fdcf 	bl	800f560 <pb_encode_svarint>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	e005      	b.n	800f9d2 <pb_enc_varint+0x15a>
#ifdef PB_WITHOUT_64BIT
        else if (value < 0)
            return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)-1);
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);
 800f9c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f9ca:	6878      	ldr	r0, [r7, #4]
 800f9cc:	f7ff fda2 	bl	800f514 <pb_encode_varint>
 800f9d0:	4603      	mov	r3, r0

    }
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3718      	adds	r7, #24
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	bf00      	nop
 800f9dc:	08014070 	.word	0x08014070

0800f9e0 <pb_enc_fixed>:

static bool checkreturn pb_enc_fixed(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b082      	sub	sp, #8
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	6078      	str	r0, [r7, #4]
 800f9e8:	6039      	str	r1, [r7, #0]
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	8a5b      	ldrh	r3, [r3, #18]
 800f9ee:	2b04      	cmp	r3, #4
 800f9f0:	d107      	bne.n	800fa02 <pb_enc_fixed+0x22>
    {
        return pb_encode_fixed32(stream, field->pData);
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	69db      	ldr	r3, [r3, #28]
 800f9f6:	6878      	ldr	r0, [r7, #4]
 800f9f8:	4619      	mov	r1, r3
 800f9fa:	f7ff fde7 	bl	800f5cc <pb_encode_fixed32>
 800f9fe:	4603      	mov	r3, r0
 800fa00:	e016      	b.n	800fa30 <pb_enc_fixed+0x50>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	8a5b      	ldrh	r3, [r3, #18]
 800fa06:	2b08      	cmp	r3, #8
 800fa08:	d107      	bne.n	800fa1a <pb_enc_fixed+0x3a>
    {
        return pb_encode_fixed64(stream, field->pData);
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	69db      	ldr	r3, [r3, #28]
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	4619      	mov	r1, r3
 800fa12:	f7ff fdeb 	bl	800f5ec <pb_encode_fixed64>
 800fa16:	4603      	mov	r3, r0
 800fa18:	e00a      	b.n	800fa30 <pb_enc_fixed+0x50>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	691b      	ldr	r3, [r3, #16]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d002      	beq.n	800fa28 <pb_enc_fixed+0x48>
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	691b      	ldr	r3, [r3, #16]
 800fa26:	e000      	b.n	800fa2a <pb_enc_fixed+0x4a>
 800fa28:	4b03      	ldr	r3, [pc, #12]	; (800fa38 <pb_enc_fixed+0x58>)
 800fa2a:	687a      	ldr	r2, [r7, #4]
 800fa2c:	6113      	str	r3, [r2, #16]
 800fa2e:	2300      	movs	r3, #0
    }
}
 800fa30:	4618      	mov	r0, r3
 800fa32:	3708      	adds	r7, #8
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}
 800fa38:	08014070 	.word	0x08014070

0800fa3c <pb_enc_bytes>:

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	6039      	str	r1, [r7, #0]
    const pb_bytes_array_t *bytes = NULL;
 800fa46:	2300      	movs	r3, #0
 800fa48:	60fb      	str	r3, [r7, #12]

    bytes = (const pb_bytes_array_t*)field->pData;
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	69db      	ldr	r3, [r3, #28]
 800fa4e:	60fb      	str	r3, [r7, #12]
    
    if (bytes == NULL)
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d106      	bne.n	800fa64 <pb_enc_bytes+0x28>
    {
        /* Treat null pointer as an empty bytes field */
        return pb_encode_string(stream, NULL, 0);
 800fa56:	6878      	ldr	r0, [r7, #4]
 800fa58:	2100      	movs	r1, #0
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	f7ff fe46 	bl	800f6ec <pb_encode_string>
 800fa60:	4603      	mov	r3, r0
 800fa62:	e023      	b.n	800faac <pb_enc_bytes+0x70>
    }
    
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	7d9b      	ldrb	r3, [r3, #22]
 800fa68:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d113      	bne.n	800fa98 <pb_enc_bytes+0x5c>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	881b      	ldrh	r3, [r3, #0]
 800fa74:	461a      	mov	r2, r3
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	8a5b      	ldrh	r3, [r3, #18]
 800fa7a:	3b02      	subs	r3, #2
    {
        /* Treat null pointer as an empty bytes field */
        return pb_encode_string(stream, NULL, 0);
    }
    
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 800fa7c:	429a      	cmp	r2, r3
 800fa7e:	d90b      	bls.n	800fa98 <pb_enc_bytes+0x5c>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    {
        PB_RETURN_ERROR(stream, "bytes size exceeded");
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	691b      	ldr	r3, [r3, #16]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d002      	beq.n	800fa8e <pb_enc_bytes+0x52>
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	691b      	ldr	r3, [r3, #16]
 800fa8c:	e000      	b.n	800fa90 <pb_enc_bytes+0x54>
 800fa8e:	4b09      	ldr	r3, [pc, #36]	; (800fab4 <pb_enc_bytes+0x78>)
 800fa90:	687a      	ldr	r2, [r7, #4]
 800fa92:	6113      	str	r3, [r2, #16]
 800fa94:	2300      	movs	r3, #0
 800fa96:	e009      	b.n	800faac <pb_enc_bytes+0x70>
    }
    
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	1c9a      	adds	r2, r3, #2
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	881b      	ldrh	r3, [r3, #0]
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	4611      	mov	r1, r2
 800faa4:	461a      	mov	r2, r3
 800faa6:	f7ff fe21 	bl	800f6ec <pb_encode_string>
 800faaa:	4603      	mov	r3, r0
}
 800faac:	4618      	mov	r0, r3
 800faae:	3710      	adds	r7, #16
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	08014084 	.word	0x08014084

0800fab8 <pb_enc_string>:

static bool checkreturn pb_enc_string(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b086      	sub	sp, #24
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
    size_t size = 0;
 800fac2:	2300      	movs	r3, #0
 800fac4:	617b      	str	r3, [r7, #20]
    size_t max_size = (size_t)field->data_size;
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	8a5b      	ldrh	r3, [r3, #18]
 800faca:	613b      	str	r3, [r7, #16]
    const char *str = (const char*)field->pData;
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	69db      	ldr	r3, [r3, #28]
 800fad0:	60bb      	str	r3, [r7, #8]
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800fad2:	683b      	ldr	r3, [r7, #0]
 800fad4:	7d9b      	ldrb	r3, [r3, #22]
 800fad6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800fada:	2b80      	cmp	r3, #128	; 0x80
 800fadc:	d103      	bne.n	800fae6 <pb_enc_string+0x2e>
    {
        max_size = (size_t)-1;
 800fade:	f04f 33ff 	mov.w	r3, #4294967295
 800fae2:	613b      	str	r3, [r7, #16]
 800fae4:	e011      	b.n	800fb0a <pb_enc_string+0x52>
        /* pb_dec_string() assumes string fields end with a null
         * terminator when the type isn't PB_ATYPE_POINTER, so we
         * shouldn't allow more than max-1 bytes to be written to
         * allow space for the null terminator.
         */
        if (max_size == 0)
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d10b      	bne.n	800fb04 <pb_enc_string+0x4c>
            PB_RETURN_ERROR(stream, "zero-length string");
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	691b      	ldr	r3, [r3, #16]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d002      	beq.n	800fafa <pb_enc_string+0x42>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	691b      	ldr	r3, [r3, #16]
 800faf8:	e000      	b.n	800fafc <pb_enc_string+0x44>
 800fafa:	4b1c      	ldr	r3, [pc, #112]	; (800fb6c <pb_enc_string+0xb4>)
 800fafc:	687a      	ldr	r2, [r7, #4]
 800fafe:	6113      	str	r3, [r2, #16]
 800fb00:	2300      	movs	r3, #0
 800fb02:	e02f      	b.n	800fb64 <pb_enc_string+0xac>

        max_size -= 1;
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	3b01      	subs	r3, #1
 800fb08:	613b      	str	r3, [r7, #16]
    }


    if (str == NULL)
 800fb0a:	68bb      	ldr	r3, [r7, #8]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d102      	bne.n	800fb16 <pb_enc_string+0x5e>
    {
        size = 0; /* Treat null pointer as an empty string */
 800fb10:	2300      	movs	r3, #0
 800fb12:	617b      	str	r3, [r7, #20]
 800fb14:	e020      	b.n	800fb58 <pb_enc_string+0xa0>
    }
    else
    {
        const char *p = str;
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	60fb      	str	r3, [r7, #12]

        /* strnlen() is not always available, so just use a loop */
        while (size < max_size && *p != '\0')
 800fb1a:	e005      	b.n	800fb28 <pb_enc_string+0x70>
        {
            size++;
 800fb1c:	697b      	ldr	r3, [r7, #20]
 800fb1e:	3301      	adds	r3, #1
 800fb20:	617b      	str	r3, [r7, #20]
            p++;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	3301      	adds	r3, #1
 800fb26:	60fb      	str	r3, [r7, #12]
    else
    {
        const char *p = str;

        /* strnlen() is not always available, so just use a loop */
        while (size < max_size && *p != '\0')
 800fb28:	697a      	ldr	r2, [r7, #20]
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	429a      	cmp	r2, r3
 800fb2e:	d203      	bcs.n	800fb38 <pb_enc_string+0x80>
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d1f1      	bne.n	800fb1c <pb_enc_string+0x64>
        {
            size++;
            p++;
        }

        if (*p != '\0')
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d00b      	beq.n	800fb58 <pb_enc_string+0xa0>
        {
            PB_RETURN_ERROR(stream, "unterminated string");
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	691b      	ldr	r3, [r3, #16]
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d002      	beq.n	800fb4e <pb_enc_string+0x96>
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	691b      	ldr	r3, [r3, #16]
 800fb4c:	e000      	b.n	800fb50 <pb_enc_string+0x98>
 800fb4e:	4b08      	ldr	r3, [pc, #32]	; (800fb70 <pb_enc_string+0xb8>)
 800fb50:	687a      	ldr	r2, [r7, #4]
 800fb52:	6113      	str	r3, [r2, #16]
 800fb54:	2300      	movs	r3, #0
 800fb56:	e005      	b.n	800fb64 <pb_enc_string+0xac>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	68b9      	ldr	r1, [r7, #8]
 800fb5c:	697a      	ldr	r2, [r7, #20]
 800fb5e:	f7ff fdc5 	bl	800f6ec <pb_encode_string>
 800fb62:	4603      	mov	r3, r0
}
 800fb64:	4618      	mov	r0, r3
 800fb66:	3718      	adds	r7, #24
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	bd80      	pop	{r7, pc}
 800fb6c:	08014098 	.word	0x08014098
 800fb70:	080140ac 	.word	0x080140ac

0800fb74 <pb_enc_submessage>:

static bool checkreturn pb_enc_submessage(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b084      	sub	sp, #16
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
 800fb7c:	6039      	str	r1, [r7, #0]
    if (field->submsg_desc == NULL)
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d10b      	bne.n	800fb9e <pb_enc_submessage+0x2a>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	691b      	ldr	r3, [r3, #16]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d002      	beq.n	800fb94 <pb_enc_submessage+0x20>
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	691b      	ldr	r3, [r3, #16]
 800fb92:	e000      	b.n	800fb96 <pb_enc_submessage+0x22>
 800fb94:	4b19      	ldr	r3, [pc, #100]	; (800fbfc <pb_enc_submessage+0x88>)
 800fb96:	687a      	ldr	r2, [r7, #4]
 800fb98:	6113      	str	r3, [r2, #16]
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	e02a      	b.n	800fbf4 <pb_enc_submessage+0x80>

    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	7d9b      	ldrb	r3, [r3, #22]
 800fba2:	f003 030f 	and.w	r3, r3, #15
 800fba6:	2b09      	cmp	r3, #9
 800fba8:	d11a      	bne.n	800fbe0 <pb_enc_submessage+0x6c>
 800fbaa:	683b      	ldr	r3, [r7, #0]
 800fbac:	6a1b      	ldr	r3, [r3, #32]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d016      	beq.n	800fbe0 <pb_enc_submessage+0x6c>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	6a1b      	ldr	r3, [r3, #32]
 800fbb6:	3b08      	subs	r3, #8
 800fbb8:	60fb      	str	r3, [r7, #12]
        if (callback->funcs.encode)
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d00e      	beq.n	800fbe0 <pb_enc_submessage+0x6c>
        {
            if (!callback->funcs.encode(stream, field, &callback->arg))
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	68fa      	ldr	r2, [r7, #12]
 800fbc8:	3204      	adds	r2, #4
 800fbca:	6878      	ldr	r0, [r7, #4]
 800fbcc:	6839      	ldr	r1, [r7, #0]
 800fbce:	4798      	blx	r3
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	f083 0301 	eor.w	r3, r3, #1
 800fbd6:	b2db      	uxtb	r3, r3
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d001      	beq.n	800fbe0 <pb_enc_submessage+0x6c>
                return false;
 800fbdc:	2300      	movs	r3, #0
 800fbde:	e009      	b.n	800fbf4 <pb_enc_submessage+0x80>
        }
    }
    
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fbe4:	683b      	ldr	r3, [r7, #0]
 800fbe6:	69db      	ldr	r3, [r3, #28]
 800fbe8:	6878      	ldr	r0, [r7, #4]
 800fbea:	4611      	mov	r1, r2
 800fbec:	461a      	mov	r2, r3
 800fbee:	f7ff fd9d 	bl	800f72c <pb_encode_submessage>
 800fbf2:	4603      	mov	r3, r0
}
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	3710      	adds	r7, #16
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	bd80      	pop	{r7, pc}
 800fbfc:	080140c0 	.word	0x080140c0

0800fc00 <pb_enc_fixed_length_bytes>:

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b082      	sub	sp, #8
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
 800fc08:	6039      	str	r1, [r7, #0]
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	69da      	ldr	r2, [r3, #28]
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	8a5b      	ldrh	r3, [r3, #18]
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	4611      	mov	r1, r2
 800fc16:	461a      	mov	r2, r3
 800fc18:	f7ff fd68 	bl	800f6ec <pb_encode_string>
 800fc1c:	4603      	mov	r3, r0
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	3708      	adds	r7, #8
 800fc22:	46bd      	mov	sp, r7
 800fc24:	bd80      	pop	{r7, pc}
 800fc26:	bf00      	nop

0800fc28 <uart_debugg>:
Io_Exp_PinMap_t ELEC_HANDBRAKE_PWR_OUT_D = {IO_EXP_IC_48, PORT0, PIN2};


//#if UART_DEBUG
void uart_debugg(uint8_t uart_buff[])
{
 800fc28:	b480      	push	{r7}
 800fc2a:	b083      	sub	sp, #12
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
	            //Wait for transmit buffer interrupt to fill it again with remaining data
	            while((UART_GetTXFIFOStatus(&UART_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0);
	            UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
	   }*/
#endif
}
 800fc30:	370c      	adds	r7, #12
 800fc32:	46bd      	mov	sp, r7
 800fc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc38:	4770      	bx	lr
 800fc3a:	bf00      	nop

0800fc3c <Io_Exp_Init>:
}
//#endif


void Io_Exp_Init(void)
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b082      	sub	sp, #8
 800fc40:	af00      	add	r7, sp, #0
	/* 0 set as output, 1 as input */
	/* Initially output is high hence make 0 */

	uint8_t Io_Exp_address = 0x42, set_port0_pin_as_out_or_input = 0xbf, set_port1_pin_as_out_or_input = 0x27, port0 = 0x00, port1 = 0x01, pin_value = 0x06;
 800fc42:	2342      	movs	r3, #66	; 0x42
 800fc44:	71fb      	strb	r3, [r7, #7]
 800fc46:	23bf      	movs	r3, #191	; 0xbf
 800fc48:	71bb      	strb	r3, [r7, #6]
 800fc4a:	2327      	movs	r3, #39	; 0x27
 800fc4c:	717b      	strb	r3, [r7, #5]
 800fc4e:	2300      	movs	r3, #0
 800fc50:	713b      	strb	r3, [r7, #4]
 800fc52:	2301      	movs	r3, #1
 800fc54:	70fb      	strb	r3, [r7, #3]
 800fc56:	2306      	movs	r3, #6
 800fc58:	70bb      	strb	r3, [r7, #2]

	/* U25 I2C_0*/
	IOExp_Configure(&I2C_MASTER_0, Io_Exp_address, set_port0_pin_as_out_or_input , set_port1_pin_as_out_or_input);
 800fc5a:	79f9      	ldrb	r1, [r7, #7]
 800fc5c:	79ba      	ldrb	r2, [r7, #6]
 800fc5e:	797b      	ldrb	r3, [r7, #5]
 800fc60:	4851      	ldr	r0, [pc, #324]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fc62:	f7f5 f881 	bl	8004d68 <IOExp_Configure>
	IOExp_SetPIN_LOW(&I2C_MASTER_0,Io_Exp_address, port0, pin_value);
 800fc66:	79f9      	ldrb	r1, [r7, #7]
 800fc68:	793a      	ldrb	r2, [r7, #4]
 800fc6a:	78bb      	ldrb	r3, [r7, #2]
 800fc6c:	484e      	ldr	r0, [pc, #312]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fc6e:	f7f5 f9b7 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_0,Io_Exp_address, port1, 0x03);
 800fc72:	79fa      	ldrb	r2, [r7, #7]
 800fc74:	78fb      	ldrb	r3, [r7, #3]
 800fc76:	484c      	ldr	r0, [pc, #304]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fc78:	4611      	mov	r1, r2
 800fc7a:	461a      	mov	r2, r3
 800fc7c:	2303      	movs	r3, #3
 800fc7e:	f7f5 f9af 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_0,Io_Exp_address, port1, 0x04);
 800fc82:	79fa      	ldrb	r2, [r7, #7]
 800fc84:	78fb      	ldrb	r3, [r7, #3]
 800fc86:	4848      	ldr	r0, [pc, #288]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fc88:	4611      	mov	r1, r2
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	2304      	movs	r3, #4
 800fc8e:	f7f5 f9a7 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_0,Io_Exp_address, port1, 0x06);
 800fc92:	79fa      	ldrb	r2, [r7, #7]
 800fc94:	78fb      	ldrb	r3, [r7, #3]
 800fc96:	4844      	ldr	r0, [pc, #272]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fc98:	4611      	mov	r1, r2
 800fc9a:	461a      	mov	r2, r3
 800fc9c:	2306      	movs	r3, #6
 800fc9e:	f7f5 f99f 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_0,Io_Exp_address, port1, 0x07);
 800fca2:	79fa      	ldrb	r2, [r7, #7]
 800fca4:	78fb      	ldrb	r3, [r7, #3]
 800fca6:	4840      	ldr	r0, [pc, #256]	; (800fda8 <Io_Exp_Init+0x16c>)
 800fca8:	4611      	mov	r1, r2
 800fcaa:	461a      	mov	r2, r3
 800fcac:	2307      	movs	r3, #7
 800fcae:	f7f5 f997 	bl	8004fe0 <IOExp_SetPIN_LOW>
	//IOExp_SetPIN_HIGH(&I2C_MASTER_0,Io_Exp_address, port0, pin_value);

	/* U38 I2C_1 */
	Io_Exp_address = 0x40;
 800fcb2:	2340      	movs	r3, #64	; 0x40
 800fcb4:	71fb      	strb	r3, [r7, #7]
	set_port0_pin_as_out_or_input = 0xf0;
 800fcb6:	23f0      	movs	r3, #240	; 0xf0
 800fcb8:	71bb      	strb	r3, [r7, #6]
	set_port1_pin_as_out_or_input = 0x01;
 800fcba:	2301      	movs	r3, #1
 800fcbc:	717b      	strb	r3, [r7, #5]
	IOExp_Configure(&I2C_MASTER_1, Io_Exp_address, set_port0_pin_as_out_or_input , set_port1_pin_as_out_or_input);
 800fcbe:	79f9      	ldrb	r1, [r7, #7]
 800fcc0:	79ba      	ldrb	r2, [r7, #6]
 800fcc2:	797b      	ldrb	r3, [r7, #5]
 800fcc4:	4839      	ldr	r0, [pc, #228]	; (800fdac <Io_Exp_Init+0x170>)
 800fcc6:	f7f5 f84f 	bl	8004d68 <IOExp_Configure>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port0, 0);
 800fcca:	79fa      	ldrb	r2, [r7, #7]
 800fccc:	793b      	ldrb	r3, [r7, #4]
 800fcce:	4837      	ldr	r0, [pc, #220]	; (800fdac <Io_Exp_Init+0x170>)
 800fcd0:	4611      	mov	r1, r2
 800fcd2:	461a      	mov	r2, r3
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	f7f5 f983 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port0, 1);
 800fcda:	79fa      	ldrb	r2, [r7, #7]
 800fcdc:	793b      	ldrb	r3, [r7, #4]
 800fcde:	4833      	ldr	r0, [pc, #204]	; (800fdac <Io_Exp_Init+0x170>)
 800fce0:	4611      	mov	r1, r2
 800fce2:	461a      	mov	r2, r3
 800fce4:	2301      	movs	r3, #1
 800fce6:	f7f5 f97b 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port0, 2);
 800fcea:	79fa      	ldrb	r2, [r7, #7]
 800fcec:	793b      	ldrb	r3, [r7, #4]
 800fcee:	482f      	ldr	r0, [pc, #188]	; (800fdac <Io_Exp_Init+0x170>)
 800fcf0:	4611      	mov	r1, r2
 800fcf2:	461a      	mov	r2, r3
 800fcf4:	2302      	movs	r3, #2
 800fcf6:	f7f5 f973 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port0, 3);
 800fcfa:	79fa      	ldrb	r2, [r7, #7]
 800fcfc:	793b      	ldrb	r3, [r7, #4]
 800fcfe:	482b      	ldr	r0, [pc, #172]	; (800fdac <Io_Exp_Init+0x170>)
 800fd00:	4611      	mov	r1, r2
 800fd02:	461a      	mov	r2, r3
 800fd04:	2303      	movs	r3, #3
 800fd06:	f7f5 f96b 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x01);
 800fd0a:	79fa      	ldrb	r2, [r7, #7]
 800fd0c:	78fb      	ldrb	r3, [r7, #3]
 800fd0e:	4827      	ldr	r0, [pc, #156]	; (800fdac <Io_Exp_Init+0x170>)
 800fd10:	4611      	mov	r1, r2
 800fd12:	461a      	mov	r2, r3
 800fd14:	2301      	movs	r3, #1
 800fd16:	f7f5 f963 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x02);
 800fd1a:	79fa      	ldrb	r2, [r7, #7]
 800fd1c:	78fb      	ldrb	r3, [r7, #3]
 800fd1e:	4823      	ldr	r0, [pc, #140]	; (800fdac <Io_Exp_Init+0x170>)
 800fd20:	4611      	mov	r1, r2
 800fd22:	461a      	mov	r2, r3
 800fd24:	2302      	movs	r3, #2
 800fd26:	f7f5 f95b 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x03);
 800fd2a:	79fa      	ldrb	r2, [r7, #7]
 800fd2c:	78fb      	ldrb	r3, [r7, #3]
 800fd2e:	481f      	ldr	r0, [pc, #124]	; (800fdac <Io_Exp_Init+0x170>)
 800fd30:	4611      	mov	r1, r2
 800fd32:	461a      	mov	r2, r3
 800fd34:	2303      	movs	r3, #3
 800fd36:	f7f5 f953 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x04);
 800fd3a:	79fa      	ldrb	r2, [r7, #7]
 800fd3c:	78fb      	ldrb	r3, [r7, #3]
 800fd3e:	481b      	ldr	r0, [pc, #108]	; (800fdac <Io_Exp_Init+0x170>)
 800fd40:	4611      	mov	r1, r2
 800fd42:	461a      	mov	r2, r3
 800fd44:	2304      	movs	r3, #4
 800fd46:	f7f5 f94b 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x05);
 800fd4a:	79fa      	ldrb	r2, [r7, #7]
 800fd4c:	78fb      	ldrb	r3, [r7, #3]
 800fd4e:	4817      	ldr	r0, [pc, #92]	; (800fdac <Io_Exp_Init+0x170>)
 800fd50:	4611      	mov	r1, r2
 800fd52:	461a      	mov	r2, r3
 800fd54:	2305      	movs	r3, #5
 800fd56:	f7f5 f943 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x06);
 800fd5a:	79fa      	ldrb	r2, [r7, #7]
 800fd5c:	78fb      	ldrb	r3, [r7, #3]
 800fd5e:	4813      	ldr	r0, [pc, #76]	; (800fdac <Io_Exp_Init+0x170>)
 800fd60:	4611      	mov	r1, r2
 800fd62:	461a      	mov	r2, r3
 800fd64:	2306      	movs	r3, #6
 800fd66:	f7f5 f93b 	bl	8004fe0 <IOExp_SetPIN_LOW>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port1, 0x07);
 800fd6a:	79fa      	ldrb	r2, [r7, #7]
 800fd6c:	78fb      	ldrb	r3, [r7, #3]
 800fd6e:	480f      	ldr	r0, [pc, #60]	; (800fdac <Io_Exp_Init+0x170>)
 800fd70:	4611      	mov	r1, r2
 800fd72:	461a      	mov	r2, r3
 800fd74:	2307      	movs	r3, #7
 800fd76:	f7f5 f933 	bl	8004fe0 <IOExp_SetPIN_LOW>

	/* U48 I2C_1 */
	Io_Exp_address = 0x42;
 800fd7a:	2342      	movs	r3, #66	; 0x42
 800fd7c:	71fb      	strb	r3, [r7, #7]
	set_port0_pin_as_out_or_input =0XF7;
 800fd7e:	23f7      	movs	r3, #247	; 0xf7
 800fd80:	71bb      	strb	r3, [r7, #6]
	set_port1_pin_as_out_or_input = 0xFF;
 800fd82:	23ff      	movs	r3, #255	; 0xff
 800fd84:	717b      	strb	r3, [r7, #5]
	IOExp_Configure(&I2C_MASTER_1, Io_Exp_address, set_port0_pin_as_out_or_input , set_port1_pin_as_out_or_input);
 800fd86:	79f9      	ldrb	r1, [r7, #7]
 800fd88:	79ba      	ldrb	r2, [r7, #6]
 800fd8a:	797b      	ldrb	r3, [r7, #5]
 800fd8c:	4807      	ldr	r0, [pc, #28]	; (800fdac <Io_Exp_Init+0x170>)
 800fd8e:	f7f4 ffeb 	bl	8004d68 <IOExp_Configure>
	IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, port0, 3);
 800fd92:	79fa      	ldrb	r2, [r7, #7]
 800fd94:	793b      	ldrb	r3, [r7, #4]
 800fd96:	4805      	ldr	r0, [pc, #20]	; (800fdac <Io_Exp_Init+0x170>)
 800fd98:	4611      	mov	r1, r2
 800fd9a:	461a      	mov	r2, r3
 800fd9c:	2303      	movs	r3, #3
 800fd9e:	f7f5 f91f 	bl	8004fe0 <IOExp_SetPIN_LOW>

}
 800fda2:	3708      	adds	r7, #8
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd80      	pop	{r7, pc}
 800fda8:	1ffe8a5c 	.word	0x1ffe8a5c
 800fdac:	1ffe8a68 	.word	0x1ffe8a68

0800fdb0 <digital_io_setoutputlow>:


void digital_io_setoutputlow(Io_Exp_PinMap_t *IO_EXP_PINName_handler)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b084      	sub	sp, #16
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
	uint8_t Io_Exp_address;

	if((IO_EXP_PINName_handler ->IC_no == 24) || (IO_EXP_PINName_handler ->IC_no == 25))
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	2b18      	cmp	r3, #24
 800fdbe:	d003      	beq.n	800fdc8 <digital_io_setoutputlow+0x18>
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	781b      	ldrb	r3, [r3, #0]
 800fdc4:	2b19      	cmp	r3, #25
 800fdc6:	d110      	bne.n	800fdea <digital_io_setoutputlow+0x3a>
	{
		Io_Exp_address = 0x40;
 800fdc8:	2340      	movs	r3, #64	; 0x40
 800fdca:	73fb      	strb	r3, [r7, #15]

		if(IO_EXP_PINName_handler ->IC_no == 25)
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	781b      	ldrb	r3, [r3, #0]
 800fdd0:	2b19      	cmp	r3, #25
 800fdd2:	d101      	bne.n	800fdd8 <digital_io_setoutputlow+0x28>
			Io_Exp_address = 0x42;
 800fdd4:	2342      	movs	r3, #66	; 0x42
 800fdd6:	73fb      	strb	r3, [r7, #15]

		IOExp_SetPIN_LOW(&I2C_MASTER_0, Io_Exp_address, IO_EXP_PINName_handler ->port, IO_EXP_PINName_handler ->pin);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	785a      	ldrb	r2, [r3, #1]
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	789b      	ldrb	r3, [r3, #2]
 800fde0:	7bf9      	ldrb	r1, [r7, #15]
 800fde2:	480f      	ldr	r0, [pc, #60]	; (800fe20 <digital_io_setoutputlow+0x70>)
 800fde4:	f7f5 f8fc 	bl	8004fe0 <IOExp_SetPIN_LOW>
 800fde8:	e017      	b.n	800fe1a <digital_io_setoutputlow+0x6a>
	}
	else if((IO_EXP_PINName_handler ->IC_no == 38) || (IO_EXP_PINName_handler ->IC_no == 48))
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	2b26      	cmp	r3, #38	; 0x26
 800fdf0:	d003      	beq.n	800fdfa <digital_io_setoutputlow+0x4a>
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	781b      	ldrb	r3, [r3, #0]
 800fdf6:	2b30      	cmp	r3, #48	; 0x30
 800fdf8:	d10f      	bne.n	800fe1a <digital_io_setoutputlow+0x6a>
	{
		Io_Exp_address = 0x40;
 800fdfa:	2340      	movs	r3, #64	; 0x40
 800fdfc:	73fb      	strb	r3, [r7, #15]

		if(IO_EXP_PINName_handler ->IC_no == 48)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	781b      	ldrb	r3, [r3, #0]
 800fe02:	2b30      	cmp	r3, #48	; 0x30
 800fe04:	d101      	bne.n	800fe0a <digital_io_setoutputlow+0x5a>
			Io_Exp_address = 0x42;
 800fe06:	2342      	movs	r3, #66	; 0x42
 800fe08:	73fb      	strb	r3, [r7, #15]

		IOExp_SetPIN_LOW(&I2C_MASTER_1, Io_Exp_address, IO_EXP_PINName_handler ->port, IO_EXP_PINName_handler ->pin);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	785a      	ldrb	r2, [r3, #1]
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	789b      	ldrb	r3, [r3, #2]
 800fe12:	7bf9      	ldrb	r1, [r7, #15]
 800fe14:	4803      	ldr	r0, [pc, #12]	; (800fe24 <digital_io_setoutputlow+0x74>)
 800fe16:	f7f5 f8e3 	bl	8004fe0 <IOExp_SetPIN_LOW>
	}

}
 800fe1a:	3710      	adds	r7, #16
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}
 800fe20:	1ffe8a5c 	.word	0x1ffe8a5c
 800fe24:	1ffe8a68 	.word	0x1ffe8a68

0800fe28 <digital_io_setoutputhigh>:


void digital_io_setoutputhigh(Io_Exp_PinMap_t *IO_EXP_PINName_handler)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b084      	sub	sp, #16
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
	uint8_t Io_Exp_address;

	if((IO_EXP_PINName_handler ->IC_no == 24) || (IO_EXP_PINName_handler ->IC_no == 25))
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	781b      	ldrb	r3, [r3, #0]
 800fe34:	2b18      	cmp	r3, #24
 800fe36:	d003      	beq.n	800fe40 <digital_io_setoutputhigh+0x18>
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	781b      	ldrb	r3, [r3, #0]
 800fe3c:	2b19      	cmp	r3, #25
 800fe3e:	d110      	bne.n	800fe62 <digital_io_setoutputhigh+0x3a>
	{
		Io_Exp_address = 0x40;
 800fe40:	2340      	movs	r3, #64	; 0x40
 800fe42:	73fb      	strb	r3, [r7, #15]

		if(IO_EXP_PINName_handler ->IC_no == 25)
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	781b      	ldrb	r3, [r3, #0]
 800fe48:	2b19      	cmp	r3, #25
 800fe4a:	d101      	bne.n	800fe50 <digital_io_setoutputhigh+0x28>
			Io_Exp_address = 0x42;
 800fe4c:	2342      	movs	r3, #66	; 0x42
 800fe4e:	73fb      	strb	r3, [r7, #15]

		IOExp_SetPIN_HIGH(&I2C_MASTER_0, Io_Exp_address, IO_EXP_PINName_handler ->port, IO_EXP_PINName_handler ->pin);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	785a      	ldrb	r2, [r3, #1]
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	789b      	ldrb	r3, [r3, #2]
 800fe58:	7bf9      	ldrb	r1, [r7, #15]
 800fe5a:	480f      	ldr	r0, [pc, #60]	; (800fe98 <digital_io_setoutputhigh+0x70>)
 800fe5c:	f7f5 f8a4 	bl	8004fa8 <IOExp_SetPIN_HIGH>
 800fe60:	e017      	b.n	800fe92 <digital_io_setoutputhigh+0x6a>
	}
	else if((IO_EXP_PINName_handler ->IC_no == 38) || (IO_EXP_PINName_handler ->IC_no == 48))
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	781b      	ldrb	r3, [r3, #0]
 800fe66:	2b26      	cmp	r3, #38	; 0x26
 800fe68:	d003      	beq.n	800fe72 <digital_io_setoutputhigh+0x4a>
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	2b30      	cmp	r3, #48	; 0x30
 800fe70:	d10f      	bne.n	800fe92 <digital_io_setoutputhigh+0x6a>
	{
		Io_Exp_address = 0x40;
 800fe72:	2340      	movs	r3, #64	; 0x40
 800fe74:	73fb      	strb	r3, [r7, #15]

		if(IO_EXP_PINName_handler ->IC_no == 48)
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	781b      	ldrb	r3, [r3, #0]
 800fe7a:	2b30      	cmp	r3, #48	; 0x30
 800fe7c:	d101      	bne.n	800fe82 <digital_io_setoutputhigh+0x5a>
			Io_Exp_address = 0x42;
 800fe7e:	2342      	movs	r3, #66	; 0x42
 800fe80:	73fb      	strb	r3, [r7, #15]

		IOExp_SetPIN_HIGH(&I2C_MASTER_1, Io_Exp_address, IO_EXP_PINName_handler ->port, IO_EXP_PINName_handler ->pin);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	785a      	ldrb	r2, [r3, #1]
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	789b      	ldrb	r3, [r3, #2]
 800fe8a:	7bf9      	ldrb	r1, [r7, #15]
 800fe8c:	4803      	ldr	r0, [pc, #12]	; (800fe9c <digital_io_setoutputhigh+0x74>)
 800fe8e:	f7f5 f88b 	bl	8004fa8 <IOExp_SetPIN_HIGH>
	}

}
 800fe92:	3710      	adds	r7, #16
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}
 800fe98:	1ffe8a5c 	.word	0x1ffe8a5c
 800fe9c:	1ffe8a68 	.word	0x1ffe8a68

0800fea0 <Delay>:

void Delay(uint32_t delay_ms)
{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b084      	sub	sp, #16
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	6078      	str	r0, [r7, #4]
	uint32_t delay_cnt;

	TIMER_ClearEvent(&TIMER_0);
 800fea8:	480f      	ldr	r0, [pc, #60]	; (800fee8 <Delay+0x48>)
 800feaa:	f7f6 fa5b 	bl	8006364 <TIMER_ClearEvent>

   delay_cnt = delay_ms * 100000;//TIMER_DELAY_MUL_FACTOR;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	4a0e      	ldr	r2, [pc, #56]	; (800feec <Delay+0x4c>)
 800feb2:	fb02 f303 	mul.w	r3, r2, r3
 800feb6:	60fb      	str	r3, [r7, #12]

   TIMER_SetTimeInterval(&TIMER_0,delay_cnt);
 800feb8:	480b      	ldr	r0, [pc, #44]	; (800fee8 <Delay+0x48>)
 800feba:	68f9      	ldr	r1, [r7, #12]
 800febc:	f7f6 f930 	bl	8006120 <TIMER_SetTimeInterval>

   TIMER_Start(&TIMER_0);
 800fec0:	4809      	ldr	r0, [pc, #36]	; (800fee8 <Delay+0x48>)
 800fec2:	f7f6 f8b1 	bl	8006028 <TIMER_Start>

   while(!TIMER_GetInterruptStatus(&TIMER_0));
 800fec6:	bf00      	nop
 800fec8:	4807      	ldr	r0, [pc, #28]	; (800fee8 <Delay+0x48>)
 800feca:	f7f6 fa25 	bl	8006318 <TIMER_GetInterruptStatus>
 800fece:	4603      	mov	r3, r0
 800fed0:	f083 0301 	eor.w	r3, r3, #1
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d1f6      	bne.n	800fec8 <Delay+0x28>

   TIMER_Stop(&TIMER_0);
 800feda:	4803      	ldr	r0, [pc, #12]	; (800fee8 <Delay+0x48>)
 800fedc:	f7f6 f8cc 	bl	8006078 <TIMER_Stop>

}
 800fee0:	3710      	adds	r7, #16
 800fee2:	46bd      	mov	sp, r7
 800fee4:	bd80      	pop	{r7, pc}
 800fee6:	bf00      	nop
 800fee8:	1ffe8850 	.word	0x1ffe8850
 800feec:	000186a0 	.word	0x000186a0

0800fef0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b083      	sub	sp, #12
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	4603      	mov	r3, r0
 800fef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fefa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	db10      	blt.n	800ff24 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ff02:	490b      	ldr	r1, [pc, #44]	; (800ff30 <__NVIC_DisableIRQ+0x40>)
 800ff04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff08:	095b      	lsrs	r3, r3, #5
 800ff0a:	79fa      	ldrb	r2, [r7, #7]
 800ff0c:	f002 021f 	and.w	r2, r2, #31
 800ff10:	2001      	movs	r0, #1
 800ff12:	fa00 f202 	lsl.w	r2, r0, r2
 800ff16:	3320      	adds	r3, #32
 800ff18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800ff1c:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800ff20:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 800ff24:	370c      	adds	r7, #12
 800ff26:	46bd      	mov	sp, r7
 800ff28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2c:	4770      	bx	lr
 800ff2e:	bf00      	nop
 800ff30:	e000e100 	.word	0xe000e100

0800ff34 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800ff34:	b480      	push	{r7}
 800ff36:	b083      	sub	sp, #12
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
 800ff3c:	460b      	mov	r3, r1
 800ff3e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800ff40:	78fb      	ldrb	r3, [r7, #3]
 800ff42:	2201      	movs	r2, #1
 800ff44:	409a      	lsls	r2, r3
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	605a      	str	r2, [r3, #4]
}
 800ff4a:	370c      	adds	r7, #12
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff52:	4770      	bx	lr

0800ff54 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b082      	sub	sp, #8
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681a      	ldr	r2, [r3, #0]
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	7c1b      	ldrb	r3, [r3, #16]
 800ff64:	4610      	mov	r0, r2
 800ff66:	4619      	mov	r1, r3
 800ff68:	f7ff ffe4 	bl	800ff34 <XMC_GPIO_SetOutputHigh>
}
 800ff6c:	3708      	adds	r7, #8
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop

0800ff74 <XMC_WDT_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Init(), XMC_WDT_Stop()
 */
__STATIC_INLINE void XMC_WDT_Start(void)
{
 800ff74:	b480      	push	{r7}
 800ff76:	af00      	add	r7, sp, #0
  WDT->CTR |= (uint32_t)WDT_CTR_ENB_Msk;
 800ff78:	4a04      	ldr	r2, [pc, #16]	; (800ff8c <XMC_WDT_Start+0x18>)
 800ff7a:	4b04      	ldr	r3, [pc, #16]	; (800ff8c <XMC_WDT_Start+0x18>)
 800ff7c:	685b      	ldr	r3, [r3, #4]
 800ff7e:	f043 0301 	orr.w	r3, r3, #1
 800ff82:	6053      	str	r3, [r2, #4]
}
 800ff84:	46bd      	mov	sp, r7
 800ff86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8a:	4770      	bx	lr
 800ff8c:	50008000 	.word	0x50008000

0800ff90 <XMC_WDT_Service>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_GetCounter(), XMC_WDT_SetWindowBounds(), XMC_WDT_SetServicePulseWidth()
 */
__STATIC_INLINE void XMC_WDT_Service(void)
{
 800ff90:	b480      	push	{r7}
 800ff92:	af00      	add	r7, sp, #0
  WDT->SRV = XMC_WDT_MAGIC_WORD;
 800ff94:	4b03      	ldr	r3, [pc, #12]	; (800ffa4 <XMC_WDT_Service+0x14>)
 800ff96:	4a04      	ldr	r2, [pc, #16]	; (800ffa8 <XMC_WDT_Service+0x18>)
 800ff98:	609a      	str	r2, [r3, #8]
}
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa0:	4770      	bx	lr
 800ffa2:	bf00      	nop
 800ffa4:	50008000 	.word	0x50008000
 800ffa8:	abadcafe 	.word	0xabadcafe

0800ffac <XMC_WDT_ClearAlarm>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Service(), XMC_WDT_SetMode()
 */
__STATIC_INLINE void XMC_WDT_ClearAlarm(void)
{
 800ffac:	b480      	push	{r7}
 800ffae:	af00      	add	r7, sp, #0
  WDT->WDTCLR = WDT_WDTCLR_ALMC_Msk;
 800ffb0:	4b03      	ldr	r3, [pc, #12]	; (800ffc0 <XMC_WDT_ClearAlarm+0x14>)
 800ffb2:	2201      	movs	r2, #1
 800ffb4:	61da      	str	r2, [r3, #28]
}
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffbc:	4770      	bx	lr
 800ffbe:	bf00      	nop
 800ffc0:	50008000 	.word	0x50008000

0800ffc4 <WATCHDOG_Start>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Start(void)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	af00      	add	r7, sp, #0
  XMC_WDT_Start();
 800ffc8:	f7ff ffd4 	bl	800ff74 <XMC_WDT_Start>
}
 800ffcc:	bd80      	pop	{r7, pc}
 800ffce:	bf00      	nop

0800ffd0 <WATCHDOG_Service>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Service(void)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	af00      	add	r7, sp, #0
  XMC_WDT_Service();
 800ffd4:	f7ff ffdc 	bl	800ff90 <XMC_WDT_Service>
}
 800ffd8:	bd80      	pop	{r7, pc}
 800ffda:	bf00      	nop

0800ffdc <WATCHDOG_ClearAlarm>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_ClearAlarm(void)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	af00      	add	r7, sp, #0
  XMC_WDT_ClearAlarm();
 800ffe0:	f7ff ffe4 	bl	800ffac <XMC_WDT_ClearAlarm>
}
 800ffe4:	bd80      	pop	{r7, pc}
 800ffe6:	bf00      	nop

0800ffe8 <INTERRUPT_Disable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Disable(const INTERRUPT_t *const handler)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b082      	sub	sp, #8
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_DisableIRQ(handler->node);
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	b25b      	sxtb	r3, r3
 800fff6:	4618      	mov	r0, r3
 800fff8:	f7ff ff7a 	bl	800fef0 <__NVIC_DisableIRQ>
}
 800fffc:	3708      	adds	r7, #8
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}
 8010002:	bf00      	nop

08010004 <main>:
void reset_on(void);

uint8_t CState = 4, PreState = 0;

int main(void)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b082      	sub	sp, #8
 8010008:	af00      	add	r7, sp, #0
	en_responseRetCodes_t len_retStatus = E_RET_INPROGRESS;
 801000a:	2304      	movs	r3, #4
 801000c:	71fb      	strb	r3, [r7, #7]
	uint8_t super_count = 0;
 801000e:	2300      	movs	r3, #0
 8010010:	71bb      	strb	r3, [r7, #6]
	//jump :;
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 8010012:	f7f8 fdb3 	bl	8008b7c <DAVE_Init>
 8010016:	4603      	mov	r3, r0
 8010018:	717b      	strb	r3, [r7, #5]

  if (status != DAVE_STATUS_SUCCESS)
 801001a:	797b      	ldrb	r3, [r7, #5]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d003      	beq.n	8010028 <main+0x24>
  {
    /* Placeholder for error handler code. The while loop below can be replaced with an user error handler. */
    XMC_DEBUG("DAVE APPs initialization failed\n");
 8010020:	481c      	ldr	r0, [pc, #112]	; (8010094 <main+0x90>)
 8010022:	f001 fded 	bl	8011c00 <puts>

    while(1U)
    {

    }
 8010026:	e7fe      	b.n	8010026 <main+0x22>
  }

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */

	/*  enable here all the relays need to be HIGH at startup  */
	INTERRUPT_Disable(&INTERRUPT_0);
 8010028:	481b      	ldr	r0, [pc, #108]	; (8010098 <main+0x94>)
 801002a:	f7ff ffdd 	bl	800ffe8 <INTERRUPT_Disable>
	VCU_init_on();
 801002e:	f000 f837 	bl	80100a0 <VCU_init_on>
	reset_on();
 8010032:	f000 f88f 	bl	8010154 <reset_on>
	//initialize_sd_card_and_transmit_cid();
	len_retStatus = mod_open4gModPort();
 8010036:	f7fb fc9d 	bl	800b974 <mod_open4gModPort>
 801003a:	4603      	mov	r3, r0
 801003c:	71fb      	strb	r3, [r7, #7]
	if (E_RET_SUCCESS == len_retStatus) {
 801003e:	79fb      	ldrb	r3, [r7, #7]
 8010040:	2b00      	cmp	r3, #0
 8010042:	d10c      	bne.n	801005e <main+0x5a>
		len_retStatus = tm_setTimerCount(TM_1MS_TIMER_VAL);
 8010044:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010048:	f7f0 f96c 	bl	8000324 <tm_setTimerCount>
 801004c:	4603      	mov	r3, r0
 801004e:	71fb      	strb	r3, [r7, #7]
		if (E_RET_SUCCESS == len_retStatus) {
 8010050:	79fb      	ldrb	r3, [r7, #7]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d103      	bne.n	801005e <main+0x5a>
			len_retStatus = tm_startTimer();
 8010056:	f7f0 f985 	bl	8000364 <tm_startTimer>
 801005a:	4603      	mov	r3, r0
 801005c:	71fb      	strb	r3, [r7, #7]
			if (E_RET_SUCCESS == len_retStatus) {
			}
		}
	}

	mod_enable4gModule();
 801005e:	f7fb fc53 	bl	800b908 <mod_enable4gModule>

	while (1U) {
		//SuperLooptime_Start();

	  /* Updating the inputs*/
	  InputCapture();
 8010062:	f000 f831 	bl	80100c8 <InputCapture>


	  /* processing all inputs */
	  Process_Inputs();
 8010066:	f000 f84d 	bl	8010104 <Process_Inputs>

		/* action loop , taking the action */
	  Vcu_OutPut();
 801006a:	f000 f85f 	bl	801012c <Vcu_OutPut>

		//SuperLooptime_End();

		//SuperLooptime_Start();

		mod_receiveRsp();
 801006e:	f7fb fc8f 	bl	800b990 <mod_receiveRsp>
		if(false == gb_isMqttConnected)
 8010072:	4b0a      	ldr	r3, [pc, #40]	; (801009c <main+0x98>)
 8010074:	781b      	ldrb	r3, [r3, #0]
 8010076:	f083 0301 	eor.w	r3, r3, #1
 801007a:	b2db      	uxtb	r3, r3
 801007c:	2b00      	cmp	r3, #0
 801007e:	d002      	beq.n	8010086 <main+0x82>
		{
			mod_4gHandler();
 8010080:	f7fe f830 	bl	800e0e4 <mod_4gHandler>
 8010084:	e005      	b.n	8010092 <main+0x8e>
		}
		else if(true == gb_isMqttConnected)
 8010086:	4b05      	ldr	r3, [pc, #20]	; (801009c <main+0x98>)
 8010088:	781b      	ldrb	r3, [r3, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d001      	beq.n	8010092 <main+0x8e>
		{
//			mod_4gProcess();
			mod_pub10sPackExtractGps();
 801008e:	f7fe f981 	bl	800e394 <mod_pub10sPackExtractGps>
	 }
	  else if((!DIGITAL_IO_GetInput(&IGNI_POS1_IN_D)))
	  {
		  super_count = 0;
	  }*/
  }
 8010092:	e7e6      	b.n	8010062 <main+0x5e>
 8010094:	080140dc 	.word	0x080140dc
 8010098:	080130c8 	.word	0x080130c8
 801009c:	1fff4b8c 	.word	0x1fff4b8c

080100a0 <VCU_init_on>:
}

void VCU_init_on(void) {
 80100a0:	b580      	push	{r7, lr}
 80100a2:	af00      	add	r7, sp, #0
	/* enable here all the relays need to be HIGH at startup */

		//set_PIN(&COMM_PWR_ENB_D, HIGH);

		/* enable common power to IO */
		DIGITAL_IO_SetOutputHigh(&COMM_3V3_PWR_EN);
 80100a4:	4805      	ldr	r0, [pc, #20]	; (80100bc <VCU_init_on+0x1c>)
 80100a6:	f7ff ff55 	bl	800ff54 <DIGITAL_IO_SetOutputHigh>

		/* 3v3 enable */
		DIGITAL_IO_SetOutputHigh(&INPUTS_3V3_PWR_EN);
 80100aa:	4805      	ldr	r0, [pc, #20]	; (80100c0 <VCU_init_on+0x20>)
 80100ac:	f7ff ff52 	bl	800ff54 <DIGITAL_IO_SetOutputHigh>


		DIGITAL_IO_SetOutputHigh(&SENSOR_3V3_PWR_EN);
 80100b0:	4804      	ldr	r0, [pc, #16]	; (80100c4 <VCU_init_on+0x24>)
 80100b2:	f7ff ff4f 	bl	800ff54 <DIGITAL_IO_SetOutputHigh>

	/* comm initialization */
	Io_Exp_Init();
 80100b6:	f7ff fdc1 	bl	800fc3c <Io_Exp_Init>

}
 80100ba:	bd80      	pop	{r7, pc}
 80100bc:	080134c4 	.word	0x080134c4
 80100c0:	080134b0 	.word	0x080134b0
 80100c4:	080134d8 	.word	0x080134d8

080100c8 <InputCapture>:

void InputCapture(void) {
 80100c8:	b580      	push	{r7, lr}
 80100ca:	af00      	add	r7, sp, #0
	uart_debugg(
 80100cc:	4809      	ldr	r0, [pc, #36]	; (80100f4 <InputCapture+0x2c>)
 80100ce:	f7ff fdab 	bl	800fc28 <uart_debugg>
			"************************in input capture************************\n");
	CState = PreState = 1;
 80100d2:	4b09      	ldr	r3, [pc, #36]	; (80100f8 <InputCapture+0x30>)
 80100d4:	2201      	movs	r2, #1
 80100d6:	701a      	strb	r2, [r3, #0]
 80100d8:	4b07      	ldr	r3, [pc, #28]	; (80100f8 <InputCapture+0x30>)
 80100da:	781a      	ldrb	r2, [r3, #0]
 80100dc:	4b07      	ldr	r3, [pc, #28]	; (80100fc <InputCapture+0x34>)
 80100de:	701a      	strb	r2, [r3, #0]
	/* Updating the inputs */
	Input_Capture();
 80100e0:	f7f5 f838 	bl	8005154 <Input_Capture>
	PreState = 0;
 80100e4:	4b04      	ldr	r3, [pc, #16]	; (80100f8 <InputCapture+0x30>)
 80100e6:	2200      	movs	r2, #0
 80100e8:	701a      	strb	r2, [r3, #0]
	uart_debugg("************************exit input capture************************\n");
 80100ea:	4805      	ldr	r0, [pc, #20]	; (8010100 <InputCapture+0x38>)
 80100ec:	f7ff fd9c 	bl	800fc28 <uart_debugg>
}
 80100f0:	bd80      	pop	{r7, pc}
 80100f2:	bf00      	nop
 80100f4:	080140fc 	.word	0x080140fc
 80100f8:	1fff4853 	.word	0x1fff4853
 80100fc:	1fff42c8 	.word	0x1fff42c8
 8010100:	08014140 	.word	0x08014140

08010104 <Process_Inputs>:

void Process_Inputs(void)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	af00      	add	r7, sp, #0
	uart_debugg("************************in process input************************\n");
 8010108:	4805      	ldr	r0, [pc, #20]	; (8010120 <Process_Inputs+0x1c>)
 801010a:	f7ff fd8d 	bl	800fc28 <uart_debugg>
	CState = 2;
 801010e:	4b05      	ldr	r3, [pc, #20]	; (8010124 <Process_Inputs+0x20>)
 8010110:	2202      	movs	r2, #2
 8010112:	701a      	strb	r2, [r3, #0]
	/* Updating the outputs */
	Process_VcuOutputs_Update();
 8010114:	f7f0 fc66 	bl	80009e4 <Process_VcuOutputs_Update>
	uart_debugg("***********************exit process input**************************\n");
 8010118:	4803      	ldr	r0, [pc, #12]	; (8010128 <Process_Inputs+0x24>)
 801011a:	f7ff fd85 	bl	800fc28 <uart_debugg>
}
 801011e:	bd80      	pop	{r7, pc}
 8010120:	08014184 	.word	0x08014184
 8010124:	1fff42c8 	.word	0x1fff42c8
 8010128:	080141c8 	.word	0x080141c8

0801012c <Vcu_OutPut>:

void Vcu_OutPut(void)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	af00      	add	r7, sp, #0
	uart_debugg("***********************in vcu output*****************************\n");
 8010130:	4805      	ldr	r0, [pc, #20]	; (8010148 <Vcu_OutPut+0x1c>)
 8010132:	f7ff fd79 	bl	800fc28 <uart_debugg>
	CState = 3;
 8010136:	4b05      	ldr	r3, [pc, #20]	; (801014c <Vcu_OutPut+0x20>)
 8010138:	2203      	movs	r2, #3
 801013a:	701a      	strb	r2, [r3, #0]
	/* Taking the action */
	OutPutAction_Update();
 801013c:	f7f1 fd44 	bl	8001bc8 <OutPutAction_Update>
	uart_debugg("************************exit vcu output******************************\n");
 8010140:	4803      	ldr	r0, [pc, #12]	; (8010150 <Vcu_OutPut+0x24>)
 8010142:	f7ff fd71 	bl	800fc28 <uart_debugg>
}
 8010146:	bd80      	pop	{r7, pc}
 8010148:	08014210 	.word	0x08014210
 801014c:	1fff42c8 	.word	0x1fff42c8
 8010150:	08014254 	.word	0x08014254

08010154 <reset_on>:

void reset_on(void)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	af00      	add	r7, sp, #0
	//WATCHDOG_Stop();
	Delay(100);
 8010158:	2064      	movs	r0, #100	; 0x64
 801015a:	f7ff fea1 	bl	800fea0 <Delay>
	WATCHDOG_Start();
 801015e:	f7ff ff31 	bl	800ffc4 <WATCHDOG_Start>
}
 8010162:	bd80      	pop	{r7, pc}

08010164 <NMI_Handler>:

void NMI_Handler(void)
{
 8010164:	b580      	push	{r7, lr}
 8010166:	af00      	add	r7, sp, #0
	//if(!PreState)
	{
		//PreState = CState;
	//uart_debugg("in watchdog");
	WATCHDOG_ClearAlarm();
 8010168:	f7ff ff38 	bl	800ffdc <WATCHDOG_ClearAlarm>
	//XMC_SCU_cle
	XMC_SCU_INTERRUPT_ClearEventStatus((XMC_SCU_INTERRUPT_EVENT_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
 801016c:	2001      	movs	r0, #1
 801016e:	f7f1 fff5 	bl	800215c <XMC_SCU_INTERRUPT_ClearEventStatus>
	WATCHDOG_Service();
 8010172:	f7ff ff2d 	bl	800ffd0 <WATCHDOG_Service>
	//DIGITAL_IO_SetOutputLow(&CABIN_LIGHT_OUT_D);
	//uart_debugg("exit watchdog");
	}
}
 8010176:	bd80      	pop	{r7, pc}

08010178 <log>:
 8010178:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801017c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8010270 <log+0xf8>
 8010180:	b08b      	sub	sp, #44	; 0x2c
 8010182:	4606      	mov	r6, r0
 8010184:	460f      	mov	r7, r1
 8010186:	f000 f877 	bl	8010278 <__ieee754_log>
 801018a:	f998 3000 	ldrsb.w	r3, [r8]
 801018e:	3301      	adds	r3, #1
 8010190:	4604      	mov	r4, r0
 8010192:	460d      	mov	r5, r1
 8010194:	d00b      	beq.n	80101ae <log+0x36>
 8010196:	4630      	mov	r0, r6
 8010198:	4639      	mov	r1, r7
 801019a:	f000 fa55 	bl	8010648 <__fpclassifyd>
 801019e:	b130      	cbz	r0, 80101ae <log+0x36>
 80101a0:	4630      	mov	r0, r6
 80101a2:	4639      	mov	r1, r7
 80101a4:	2200      	movs	r2, #0
 80101a6:	2300      	movs	r3, #0
 80101a8:	f000 feca 	bl	8010f40 <__aeabi_dcmpgt>
 80101ac:	b120      	cbz	r0, 80101b8 <log+0x40>
 80101ae:	4620      	mov	r0, r4
 80101b0:	4629      	mov	r1, r5
 80101b2:	b00b      	add	sp, #44	; 0x2c
 80101b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80101b8:	f898 4000 	ldrb.w	r4, [r8]
 80101bc:	4b29      	ldr	r3, [pc, #164]	; (8010264 <log+0xec>)
 80101be:	9008      	str	r0, [sp, #32]
 80101c0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80101c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80101c8:	9301      	str	r3, [sp, #4]
 80101ca:	b99c      	cbnz	r4, 80101f4 <log+0x7c>
 80101cc:	4d26      	ldr	r5, [pc, #152]	; (8010268 <log+0xf0>)
 80101ce:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 80101d2:	4630      	mov	r0, r6
 80101d4:	4639      	mov	r1, r7
 80101d6:	2200      	movs	r2, #0
 80101d8:	2300      	movs	r3, #0
 80101da:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80101de:	f000 fe87 	bl	8010ef0 <__aeabi_dcmpeq>
 80101e2:	2800      	cmp	r0, #0
 80101e4:	d135      	bne.n	8010252 <log+0xda>
 80101e6:	2301      	movs	r3, #1
 80101e8:	9300      	str	r3, [sp, #0]
 80101ea:	4668      	mov	r0, sp
 80101ec:	f000 fa58 	bl	80106a0 <matherr>
 80101f0:	b9a8      	cbnz	r0, 801021e <log+0xa6>
 80101f2:	e010      	b.n	8010216 <log+0x9e>
 80101f4:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8010274 <log+0xfc>
 80101f8:	f04f 0800 	mov.w	r8, #0
 80101fc:	4630      	mov	r0, r6
 80101fe:	4639      	mov	r1, r7
 8010200:	2200      	movs	r2, #0
 8010202:	2300      	movs	r3, #0
 8010204:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010208:	f000 fe72 	bl	8010ef0 <__aeabi_dcmpeq>
 801020c:	b998      	cbnz	r0, 8010236 <log+0xbe>
 801020e:	2301      	movs	r3, #1
 8010210:	2c02      	cmp	r4, #2
 8010212:	9300      	str	r3, [sp, #0]
 8010214:	d1e9      	bne.n	80101ea <log+0x72>
 8010216:	f001 fa05 	bl	8011624 <__errno>
 801021a:	2321      	movs	r3, #33	; 0x21
 801021c:	6003      	str	r3, [r0, #0]
 801021e:	4813      	ldr	r0, [pc, #76]	; (801026c <log+0xf4>)
 8010220:	f000 fa40 	bl	80106a4 <nan>
 8010224:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010228:	9b08      	ldr	r3, [sp, #32]
 801022a:	b9ab      	cbnz	r3, 8010258 <log+0xe0>
 801022c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010230:	b00b      	add	sp, #44	; 0x2c
 8010232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010236:	2302      	movs	r3, #2
 8010238:	429c      	cmp	r4, r3
 801023a:	9300      	str	r3, [sp, #0]
 801023c:	d004      	beq.n	8010248 <log+0xd0>
 801023e:	4668      	mov	r0, sp
 8010240:	f000 fa2e 	bl	80106a0 <matherr>
 8010244:	2800      	cmp	r0, #0
 8010246:	d1ef      	bne.n	8010228 <log+0xb0>
 8010248:	f001 f9ec 	bl	8011624 <__errno>
 801024c:	2322      	movs	r3, #34	; 0x22
 801024e:	6003      	str	r3, [r0, #0]
 8010250:	e7ea      	b.n	8010228 <log+0xb0>
 8010252:	2302      	movs	r3, #2
 8010254:	9300      	str	r3, [sp, #0]
 8010256:	e7f2      	b.n	801023e <log+0xc6>
 8010258:	f001 f9e4 	bl	8011624 <__errno>
 801025c:	9b08      	ldr	r3, [sp, #32]
 801025e:	6003      	str	r3, [r0, #0]
 8010260:	e7e4      	b.n	801022c <log+0xb4>
 8010262:	bf00      	nop
 8010264:	0801429c 	.word	0x0801429c
 8010268:	c7efffff 	.word	0xc7efffff
 801026c:	080142a0 	.word	0x080142a0
 8010270:	1fff42c9 	.word	0x1fff42c9
 8010274:	fff00000 	.word	0xfff00000

08010278 <__ieee754_log>:
 8010278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801027c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010280:	b085      	sub	sp, #20
 8010282:	4606      	mov	r6, r0
 8010284:	460f      	mov	r7, r1
 8010286:	460b      	mov	r3, r1
 8010288:	da5a      	bge.n	8010340 <__ieee754_log+0xc8>
 801028a:	4602      	mov	r2, r0
 801028c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8010290:	4322      	orrs	r2, r4
 8010292:	f000 80f6 	beq.w	8010482 <__ieee754_log+0x20a>
 8010296:	2900      	cmp	r1, #0
 8010298:	f2c0 8172 	blt.w	8010580 <__ieee754_log+0x308>
 801029c:	2200      	movs	r2, #0
 801029e:	4bde      	ldr	r3, [pc, #888]	; (8010618 <__ieee754_log+0x3a0>)
 80102a0:	f000 fbbe 	bl	8010a20 <__aeabi_dmul>
 80102a4:	460b      	mov	r3, r1
 80102a6:	460f      	mov	r7, r1
 80102a8:	49dc      	ldr	r1, [pc, #880]	; (801061c <__ieee754_log+0x3a4>)
 80102aa:	428b      	cmp	r3, r1
 80102ac:	4606      	mov	r6, r0
 80102ae:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80102b2:	dc4a      	bgt.n	801034a <__ieee754_log+0xd2>
 80102b4:	f3c3 0513 	ubfx	r5, r3, #0, #20
 80102b8:	f505 2415 	add.w	r4, r5, #610304	; 0x95000
 80102bc:	f604 7464 	addw	r4, r4, #3940	; 0xf64
 80102c0:	f404 1e80 	and.w	lr, r4, #1048576	; 0x100000
 80102c4:	f08e 517f 	eor.w	r1, lr, #1069547520	; 0x3fc00000
 80102c8:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 80102cc:	151b      	asrs	r3, r3, #20
 80102ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80102d2:	ea41 0705 	orr.w	r7, r1, r5
 80102d6:	189c      	adds	r4, r3, r2
 80102d8:	4630      	mov	r0, r6
 80102da:	2200      	movs	r2, #0
 80102dc:	4bd0      	ldr	r3, [pc, #832]	; (8010620 <__ieee754_log+0x3a8>)
 80102de:	4639      	mov	r1, r7
 80102e0:	eb04 541e 	add.w	r4, r4, lr, lsr #20
 80102e4:	f000 f9e8 	bl	80106b8 <__aeabi_dsub>
 80102e8:	1cab      	adds	r3, r5, #2
 80102ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80102ee:	2b02      	cmp	r3, #2
 80102f0:	4682      	mov	sl, r0
 80102f2:	468b      	mov	fp, r1
 80102f4:	f04f 0200 	mov.w	r2, #0
 80102f8:	dc30      	bgt.n	801035c <__ieee754_log+0xe4>
 80102fa:	2300      	movs	r3, #0
 80102fc:	f000 fdf8 	bl	8010ef0 <__aeabi_dcmpeq>
 8010300:	2800      	cmp	r0, #0
 8010302:	f000 80c7 	beq.w	8010494 <__ieee754_log+0x21c>
 8010306:	2c00      	cmp	r4, #0
 8010308:	f000 8143 	beq.w	8010592 <__ieee754_log+0x31a>
 801030c:	4620      	mov	r0, r4
 801030e:	f000 fb21 	bl	8010954 <__aeabi_i2d>
 8010312:	a3ad      	add	r3, pc, #692	; (adr r3, 80105c8 <__ieee754_log+0x350>)
 8010314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010318:	4606      	mov	r6, r0
 801031a:	460f      	mov	r7, r1
 801031c:	f000 fb80 	bl	8010a20 <__aeabi_dmul>
 8010320:	a3ab      	add	r3, pc, #684	; (adr r3, 80105d0 <__ieee754_log+0x358>)
 8010322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010326:	4604      	mov	r4, r0
 8010328:	460d      	mov	r5, r1
 801032a:	4630      	mov	r0, r6
 801032c:	4639      	mov	r1, r7
 801032e:	f000 fb77 	bl	8010a20 <__aeabi_dmul>
 8010332:	4602      	mov	r2, r0
 8010334:	460b      	mov	r3, r1
 8010336:	4620      	mov	r0, r4
 8010338:	4629      	mov	r1, r5
 801033a:	f000 f9bf 	bl	80106bc <__adddf3>
 801033e:	e00a      	b.n	8010356 <__ieee754_log+0xde>
 8010340:	49b6      	ldr	r1, [pc, #728]	; (801061c <__ieee754_log+0x3a4>)
 8010342:	428b      	cmp	r3, r1
 8010344:	f04f 0200 	mov.w	r2, #0
 8010348:	ddb4      	ble.n	80102b4 <__ieee754_log+0x3c>
 801034a:	4630      	mov	r0, r6
 801034c:	4639      	mov	r1, r7
 801034e:	4632      	mov	r2, r6
 8010350:	463b      	mov	r3, r7
 8010352:	f000 f9b3 	bl	80106bc <__adddf3>
 8010356:	b005      	add	sp, #20
 8010358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801035c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010360:	f000 f9ac 	bl	80106bc <__adddf3>
 8010364:	4602      	mov	r2, r0
 8010366:	460b      	mov	r3, r1
 8010368:	4650      	mov	r0, sl
 801036a:	4659      	mov	r1, fp
 801036c:	f000 fc82 	bl	8010c74 <__aeabi_ddiv>
 8010370:	4606      	mov	r6, r0
 8010372:	460f      	mov	r7, r1
 8010374:	4620      	mov	r0, r4
 8010376:	e9cd 6700 	strd	r6, r7, [sp]
 801037a:	f000 faeb 	bl	8010954 <__aeabi_i2d>
 801037e:	4632      	mov	r2, r6
 8010380:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010384:	463b      	mov	r3, r7
 8010386:	4630      	mov	r0, r6
 8010388:	4639      	mov	r1, r7
 801038a:	f000 fb49 	bl	8010a20 <__aeabi_dmul>
 801038e:	4602      	mov	r2, r0
 8010390:	460b      	mov	r3, r1
 8010392:	4680      	mov	r8, r0
 8010394:	4689      	mov	r9, r1
 8010396:	f000 fb43 	bl	8010a20 <__aeabi_dmul>
 801039a:	a38f      	add	r3, pc, #572	; (adr r3, 80105d8 <__ieee754_log+0x360>)
 801039c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a0:	4606      	mov	r6, r0
 80103a2:	460f      	mov	r7, r1
 80103a4:	f000 fb3c 	bl	8010a20 <__aeabi_dmul>
 80103a8:	a38d      	add	r3, pc, #564	; (adr r3, 80105e0 <__ieee754_log+0x368>)
 80103aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ae:	f000 f985 	bl	80106bc <__adddf3>
 80103b2:	4632      	mov	r2, r6
 80103b4:	463b      	mov	r3, r7
 80103b6:	f000 fb33 	bl	8010a20 <__aeabi_dmul>
 80103ba:	a38b      	add	r3, pc, #556	; (adr r3, 80105e8 <__ieee754_log+0x370>)
 80103bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c0:	f000 f97c 	bl	80106bc <__adddf3>
 80103c4:	4632      	mov	r2, r6
 80103c6:	463b      	mov	r3, r7
 80103c8:	f000 fb2a 	bl	8010a20 <__aeabi_dmul>
 80103cc:	a388      	add	r3, pc, #544	; (adr r3, 80105f0 <__ieee754_log+0x378>)
 80103ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d2:	f000 f973 	bl	80106bc <__adddf3>
 80103d6:	4642      	mov	r2, r8
 80103d8:	464b      	mov	r3, r9
 80103da:	f000 fb21 	bl	8010a20 <__aeabi_dmul>
 80103de:	a386      	add	r3, pc, #536	; (adr r3, 80105f8 <__ieee754_log+0x380>)
 80103e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103e4:	4680      	mov	r8, r0
 80103e6:	4689      	mov	r9, r1
 80103e8:	4630      	mov	r0, r6
 80103ea:	4639      	mov	r1, r7
 80103ec:	f000 fb18 	bl	8010a20 <__aeabi_dmul>
 80103f0:	a383      	add	r3, pc, #524	; (adr r3, 8010600 <__ieee754_log+0x388>)
 80103f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103f6:	f000 f961 	bl	80106bc <__adddf3>
 80103fa:	4632      	mov	r2, r6
 80103fc:	463b      	mov	r3, r7
 80103fe:	f000 fb0f 	bl	8010a20 <__aeabi_dmul>
 8010402:	a381      	add	r3, pc, #516	; (adr r3, 8010608 <__ieee754_log+0x390>)
 8010404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010408:	f000 f958 	bl	80106bc <__adddf3>
 801040c:	4632      	mov	r2, r6
 801040e:	463b      	mov	r3, r7
 8010410:	f000 fb06 	bl	8010a20 <__aeabi_dmul>
 8010414:	460b      	mov	r3, r1
 8010416:	4602      	mov	r2, r0
 8010418:	4649      	mov	r1, r9
 801041a:	4640      	mov	r0, r8
 801041c:	f000 f94e 	bl	80106bc <__adddf3>
 8010420:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8010424:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8010428:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 801042c:	3551      	adds	r5, #81	; 0x51
 801042e:	431d      	orrs	r5, r3
 8010430:	2d00      	cmp	r5, #0
 8010432:	4606      	mov	r6, r0
 8010434:	460f      	mov	r7, r1
 8010436:	dd53      	ble.n	80104e0 <__ieee754_log+0x268>
 8010438:	2200      	movs	r2, #0
 801043a:	4b7a      	ldr	r3, [pc, #488]	; (8010624 <__ieee754_log+0x3ac>)
 801043c:	4650      	mov	r0, sl
 801043e:	4659      	mov	r1, fp
 8010440:	f000 faee 	bl	8010a20 <__aeabi_dmul>
 8010444:	4652      	mov	r2, sl
 8010446:	465b      	mov	r3, fp
 8010448:	f000 faea 	bl	8010a20 <__aeabi_dmul>
 801044c:	4680      	mov	r8, r0
 801044e:	4689      	mov	r9, r1
 8010450:	2c00      	cmp	r4, #0
 8010452:	d160      	bne.n	8010516 <__ieee754_log+0x29e>
 8010454:	4632      	mov	r2, r6
 8010456:	463b      	mov	r3, r7
 8010458:	f000 f930 	bl	80106bc <__adddf3>
 801045c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010460:	f000 fade 	bl	8010a20 <__aeabi_dmul>
 8010464:	4602      	mov	r2, r0
 8010466:	460b      	mov	r3, r1
 8010468:	4640      	mov	r0, r8
 801046a:	4649      	mov	r1, r9
 801046c:	f000 f924 	bl	80106b8 <__aeabi_dsub>
 8010470:	4602      	mov	r2, r0
 8010472:	460b      	mov	r3, r1
 8010474:	4650      	mov	r0, sl
 8010476:	4659      	mov	r1, fp
 8010478:	f000 f91e 	bl	80106b8 <__aeabi_dsub>
 801047c:	b005      	add	sp, #20
 801047e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010482:	2200      	movs	r2, #0
 8010484:	2300      	movs	r3, #0
 8010486:	2000      	movs	r0, #0
 8010488:	4967      	ldr	r1, [pc, #412]	; (8010628 <__ieee754_log+0x3b0>)
 801048a:	f000 fbf3 	bl	8010c74 <__aeabi_ddiv>
 801048e:	b005      	add	sp, #20
 8010490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010494:	4652      	mov	r2, sl
 8010496:	465b      	mov	r3, fp
 8010498:	4650      	mov	r0, sl
 801049a:	4659      	mov	r1, fp
 801049c:	f000 fac0 	bl	8010a20 <__aeabi_dmul>
 80104a0:	a35b      	add	r3, pc, #364	; (adr r3, 8010610 <__ieee754_log+0x398>)
 80104a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104a6:	4606      	mov	r6, r0
 80104a8:	460f      	mov	r7, r1
 80104aa:	4650      	mov	r0, sl
 80104ac:	4659      	mov	r1, fp
 80104ae:	f000 fab7 	bl	8010a20 <__aeabi_dmul>
 80104b2:	4602      	mov	r2, r0
 80104b4:	460b      	mov	r3, r1
 80104b6:	2000      	movs	r0, #0
 80104b8:	495a      	ldr	r1, [pc, #360]	; (8010624 <__ieee754_log+0x3ac>)
 80104ba:	f000 f8fd 	bl	80106b8 <__aeabi_dsub>
 80104be:	4602      	mov	r2, r0
 80104c0:	460b      	mov	r3, r1
 80104c2:	4630      	mov	r0, r6
 80104c4:	4639      	mov	r1, r7
 80104c6:	f000 faab 	bl	8010a20 <__aeabi_dmul>
 80104ca:	4606      	mov	r6, r0
 80104cc:	460f      	mov	r7, r1
 80104ce:	2c00      	cmp	r4, #0
 80104d0:	d162      	bne.n	8010598 <__ieee754_log+0x320>
 80104d2:	4650      	mov	r0, sl
 80104d4:	4659      	mov	r1, fp
 80104d6:	4632      	mov	r2, r6
 80104d8:	463b      	mov	r3, r7
 80104da:	f000 f8ed 	bl	80106b8 <__aeabi_dsub>
 80104de:	e73a      	b.n	8010356 <__ieee754_log+0xde>
 80104e0:	2c00      	cmp	r4, #0
 80104e2:	f000 80a3 	beq.w	801062c <__ieee754_log+0x3b4>
 80104e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80104ea:	a337      	add	r3, pc, #220	; (adr r3, 80105c8 <__ieee754_log+0x350>)
 80104ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104f0:	4640      	mov	r0, r8
 80104f2:	4649      	mov	r1, r9
 80104f4:	f000 fa94 	bl	8010a20 <__aeabi_dmul>
 80104f8:	4632      	mov	r2, r6
 80104fa:	463b      	mov	r3, r7
 80104fc:	4604      	mov	r4, r0
 80104fe:	460d      	mov	r5, r1
 8010500:	4650      	mov	r0, sl
 8010502:	4659      	mov	r1, fp
 8010504:	f000 f8d8 	bl	80106b8 <__aeabi_dsub>
 8010508:	e9dd 2300 	ldrd	r2, r3, [sp]
 801050c:	f000 fa88 	bl	8010a20 <__aeabi_dmul>
 8010510:	4606      	mov	r6, r0
 8010512:	460f      	mov	r7, r1
 8010514:	e04c      	b.n	80105b0 <__ieee754_log+0x338>
 8010516:	a32c      	add	r3, pc, #176	; (adr r3, 80105c8 <__ieee754_log+0x350>)
 8010518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801051c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010520:	f000 fa7e 	bl	8010a20 <__aeabi_dmul>
 8010524:	4632      	mov	r2, r6
 8010526:	463b      	mov	r3, r7
 8010528:	4604      	mov	r4, r0
 801052a:	460d      	mov	r5, r1
 801052c:	4640      	mov	r0, r8
 801052e:	4649      	mov	r1, r9
 8010530:	f000 f8c4 	bl	80106bc <__adddf3>
 8010534:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010538:	f000 fa72 	bl	8010a20 <__aeabi_dmul>
 801053c:	a324      	add	r3, pc, #144	; (adr r3, 80105d0 <__ieee754_log+0x358>)
 801053e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010542:	4606      	mov	r6, r0
 8010544:	460f      	mov	r7, r1
 8010546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801054a:	f000 fa69 	bl	8010a20 <__aeabi_dmul>
 801054e:	4602      	mov	r2, r0
 8010550:	460b      	mov	r3, r1
 8010552:	4630      	mov	r0, r6
 8010554:	4639      	mov	r1, r7
 8010556:	f000 f8b1 	bl	80106bc <__adddf3>
 801055a:	4602      	mov	r2, r0
 801055c:	460b      	mov	r3, r1
 801055e:	4640      	mov	r0, r8
 8010560:	4649      	mov	r1, r9
 8010562:	f000 f8a9 	bl	80106b8 <__aeabi_dsub>
 8010566:	4652      	mov	r2, sl
 8010568:	465b      	mov	r3, fp
 801056a:	f000 f8a5 	bl	80106b8 <__aeabi_dsub>
 801056e:	4602      	mov	r2, r0
 8010570:	460b      	mov	r3, r1
 8010572:	4620      	mov	r0, r4
 8010574:	4629      	mov	r1, r5
 8010576:	f000 f89f 	bl	80106b8 <__aeabi_dsub>
 801057a:	b005      	add	sp, #20
 801057c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010580:	4602      	mov	r2, r0
 8010582:	460b      	mov	r3, r1
 8010584:	f000 f898 	bl	80106b8 <__aeabi_dsub>
 8010588:	2200      	movs	r2, #0
 801058a:	2300      	movs	r3, #0
 801058c:	f000 fb72 	bl	8010c74 <__aeabi_ddiv>
 8010590:	e6e1      	b.n	8010356 <__ieee754_log+0xde>
 8010592:	2000      	movs	r0, #0
 8010594:	2100      	movs	r1, #0
 8010596:	e6de      	b.n	8010356 <__ieee754_log+0xde>
 8010598:	4620      	mov	r0, r4
 801059a:	f000 f9db 	bl	8010954 <__aeabi_i2d>
 801059e:	a30a      	add	r3, pc, #40	; (adr r3, 80105c8 <__ieee754_log+0x350>)
 80105a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105a4:	4680      	mov	r8, r0
 80105a6:	4689      	mov	r9, r1
 80105a8:	f000 fa3a 	bl	8010a20 <__aeabi_dmul>
 80105ac:	4604      	mov	r4, r0
 80105ae:	460d      	mov	r5, r1
 80105b0:	a307      	add	r3, pc, #28	; (adr r3, 80105d0 <__ieee754_log+0x358>)
 80105b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b6:	4640      	mov	r0, r8
 80105b8:	4649      	mov	r1, r9
 80105ba:	f000 fa31 	bl	8010a20 <__aeabi_dmul>
 80105be:	4602      	mov	r2, r0
 80105c0:	460b      	mov	r3, r1
 80105c2:	4630      	mov	r0, r6
 80105c4:	4639      	mov	r1, r7
 80105c6:	e7cc      	b.n	8010562 <__ieee754_log+0x2ea>
 80105c8:	fee00000 	.word	0xfee00000
 80105cc:	3fe62e42 	.word	0x3fe62e42
 80105d0:	35793c76 	.word	0x35793c76
 80105d4:	3dea39ef 	.word	0x3dea39ef
 80105d8:	df3e5244 	.word	0xdf3e5244
 80105dc:	3fc2f112 	.word	0x3fc2f112
 80105e0:	96cb03de 	.word	0x96cb03de
 80105e4:	3fc74664 	.word	0x3fc74664
 80105e8:	94229359 	.word	0x94229359
 80105ec:	3fd24924 	.word	0x3fd24924
 80105f0:	55555593 	.word	0x55555593
 80105f4:	3fe55555 	.word	0x3fe55555
 80105f8:	d078c69f 	.word	0xd078c69f
 80105fc:	3fc39a09 	.word	0x3fc39a09
 8010600:	1d8e78af 	.word	0x1d8e78af
 8010604:	3fcc71c5 	.word	0x3fcc71c5
 8010608:	9997fa04 	.word	0x9997fa04
 801060c:	3fd99999 	.word	0x3fd99999
 8010610:	55555555 	.word	0x55555555
 8010614:	3fd55555 	.word	0x3fd55555
 8010618:	43500000 	.word	0x43500000
 801061c:	7fefffff 	.word	0x7fefffff
 8010620:	3ff00000 	.word	0x3ff00000
 8010624:	3fe00000 	.word	0x3fe00000
 8010628:	c3500000 	.word	0xc3500000
 801062c:	4602      	mov	r2, r0
 801062e:	460b      	mov	r3, r1
 8010630:	4650      	mov	r0, sl
 8010632:	4659      	mov	r1, fp
 8010634:	f000 f840 	bl	80106b8 <__aeabi_dsub>
 8010638:	e9dd 2300 	ldrd	r2, r3, [sp]
 801063c:	f000 f9f0 	bl	8010a20 <__aeabi_dmul>
 8010640:	e716      	b.n	8010470 <__ieee754_log+0x1f8>
 8010642:	bf00      	nop
 8010644:	f3af 8000 	nop.w

08010648 <__fpclassifyd>:
 8010648:	b410      	push	{r4}
 801064a:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 801064e:	460b      	mov	r3, r1
 8010650:	d008      	beq.n	8010664 <__fpclassifyd+0x1c>
 8010652:	4a11      	ldr	r2, [pc, #68]	; (8010698 <__fpclassifyd+0x50>)
 8010654:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010658:	4291      	cmp	r1, r2
 801065a:	d808      	bhi.n	801066e <__fpclassifyd+0x26>
 801065c:	2004      	movs	r0, #4
 801065e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010662:	4770      	bx	lr
 8010664:	b918      	cbnz	r0, 801066e <__fpclassifyd+0x26>
 8010666:	2002      	movs	r0, #2
 8010668:	f85d 4b04 	ldr.w	r4, [sp], #4
 801066c:	4770      	bx	lr
 801066e:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8010672:	4a09      	ldr	r2, [pc, #36]	; (8010698 <__fpclassifyd+0x50>)
 8010674:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010678:	4293      	cmp	r3, r2
 801067a:	d9ef      	bls.n	801065c <__fpclassifyd+0x14>
 801067c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010680:	d201      	bcs.n	8010686 <__fpclassifyd+0x3e>
 8010682:	2003      	movs	r0, #3
 8010684:	e7eb      	b.n	801065e <__fpclassifyd+0x16>
 8010686:	4b05      	ldr	r3, [pc, #20]	; (801069c <__fpclassifyd+0x54>)
 8010688:	429c      	cmp	r4, r3
 801068a:	d001      	beq.n	8010690 <__fpclassifyd+0x48>
 801068c:	2000      	movs	r0, #0
 801068e:	e7e6      	b.n	801065e <__fpclassifyd+0x16>
 8010690:	fab0 f080 	clz	r0, r0
 8010694:	0940      	lsrs	r0, r0, #5
 8010696:	e7e2      	b.n	801065e <__fpclassifyd+0x16>
 8010698:	7fdfffff 	.word	0x7fdfffff
 801069c:	7ff00000 	.word	0x7ff00000

080106a0 <matherr>:
 80106a0:	2000      	movs	r0, #0
 80106a2:	4770      	bx	lr

080106a4 <nan>:
 80106a4:	2000      	movs	r0, #0
 80106a6:	4901      	ldr	r1, [pc, #4]	; (80106ac <nan+0x8>)
 80106a8:	4770      	bx	lr
 80106aa:	bf00      	nop
 80106ac:	7ff80000 	.word	0x7ff80000

080106b0 <__aeabi_drsub>:
 80106b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80106b4:	e002      	b.n	80106bc <__adddf3>
 80106b6:	bf00      	nop

080106b8 <__aeabi_dsub>:
 80106b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080106bc <__adddf3>:
 80106bc:	b530      	push	{r4, r5, lr}
 80106be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80106c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80106c6:	ea94 0f05 	teq	r4, r5
 80106ca:	bf08      	it	eq
 80106cc:	ea90 0f02 	teqeq	r0, r2
 80106d0:	bf1f      	itttt	ne
 80106d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80106d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80106da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80106de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80106e2:	f000 80e2 	beq.w	80108aa <__adddf3+0x1ee>
 80106e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80106ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80106ee:	bfb8      	it	lt
 80106f0:	426d      	neglt	r5, r5
 80106f2:	dd0c      	ble.n	801070e <__adddf3+0x52>
 80106f4:	442c      	add	r4, r5
 80106f6:	ea80 0202 	eor.w	r2, r0, r2
 80106fa:	ea81 0303 	eor.w	r3, r1, r3
 80106fe:	ea82 0000 	eor.w	r0, r2, r0
 8010702:	ea83 0101 	eor.w	r1, r3, r1
 8010706:	ea80 0202 	eor.w	r2, r0, r2
 801070a:	ea81 0303 	eor.w	r3, r1, r3
 801070e:	2d36      	cmp	r5, #54	; 0x36
 8010710:	bf88      	it	hi
 8010712:	bd30      	pophi	{r4, r5, pc}
 8010714:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8010718:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801071c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8010720:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010724:	d002      	beq.n	801072c <__adddf3+0x70>
 8010726:	4240      	negs	r0, r0
 8010728:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801072c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8010730:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010734:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8010738:	d002      	beq.n	8010740 <__adddf3+0x84>
 801073a:	4252      	negs	r2, r2
 801073c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8010740:	ea94 0f05 	teq	r4, r5
 8010744:	f000 80a7 	beq.w	8010896 <__adddf3+0x1da>
 8010748:	f1a4 0401 	sub.w	r4, r4, #1
 801074c:	f1d5 0e20 	rsbs	lr, r5, #32
 8010750:	db0d      	blt.n	801076e <__adddf3+0xb2>
 8010752:	fa02 fc0e 	lsl.w	ip, r2, lr
 8010756:	fa22 f205 	lsr.w	r2, r2, r5
 801075a:	1880      	adds	r0, r0, r2
 801075c:	f141 0100 	adc.w	r1, r1, #0
 8010760:	fa03 f20e 	lsl.w	r2, r3, lr
 8010764:	1880      	adds	r0, r0, r2
 8010766:	fa43 f305 	asr.w	r3, r3, r5
 801076a:	4159      	adcs	r1, r3
 801076c:	e00e      	b.n	801078c <__adddf3+0xd0>
 801076e:	f1a5 0520 	sub.w	r5, r5, #32
 8010772:	f10e 0e20 	add.w	lr, lr, #32
 8010776:	2a01      	cmp	r2, #1
 8010778:	fa03 fc0e 	lsl.w	ip, r3, lr
 801077c:	bf28      	it	cs
 801077e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8010782:	fa43 f305 	asr.w	r3, r3, r5
 8010786:	18c0      	adds	r0, r0, r3
 8010788:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 801078c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010790:	d507      	bpl.n	80107a2 <__adddf3+0xe6>
 8010792:	f04f 0e00 	mov.w	lr, #0
 8010796:	f1dc 0c00 	rsbs	ip, ip, #0
 801079a:	eb7e 0000 	sbcs.w	r0, lr, r0
 801079e:	eb6e 0101 	sbc.w	r1, lr, r1
 80107a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80107a6:	d31b      	bcc.n	80107e0 <__adddf3+0x124>
 80107a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80107ac:	d30c      	bcc.n	80107c8 <__adddf3+0x10c>
 80107ae:	0849      	lsrs	r1, r1, #1
 80107b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80107b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80107b8:	f104 0401 	add.w	r4, r4, #1
 80107bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80107c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80107c4:	f080 809a 	bcs.w	80108fc <__adddf3+0x240>
 80107c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80107cc:	bf08      	it	eq
 80107ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80107d2:	f150 0000 	adcs.w	r0, r0, #0
 80107d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80107da:	ea41 0105 	orr.w	r1, r1, r5
 80107de:	bd30      	pop	{r4, r5, pc}
 80107e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80107e4:	4140      	adcs	r0, r0
 80107e6:	eb41 0101 	adc.w	r1, r1, r1
 80107ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80107ee:	f1a4 0401 	sub.w	r4, r4, #1
 80107f2:	d1e9      	bne.n	80107c8 <__adddf3+0x10c>
 80107f4:	f091 0f00 	teq	r1, #0
 80107f8:	bf04      	itt	eq
 80107fa:	4601      	moveq	r1, r0
 80107fc:	2000      	moveq	r0, #0
 80107fe:	fab1 f381 	clz	r3, r1
 8010802:	bf08      	it	eq
 8010804:	3320      	addeq	r3, #32
 8010806:	f1a3 030b 	sub.w	r3, r3, #11
 801080a:	f1b3 0220 	subs.w	r2, r3, #32
 801080e:	da0c      	bge.n	801082a <__adddf3+0x16e>
 8010810:	320c      	adds	r2, #12
 8010812:	dd08      	ble.n	8010826 <__adddf3+0x16a>
 8010814:	f102 0c14 	add.w	ip, r2, #20
 8010818:	f1c2 020c 	rsb	r2, r2, #12
 801081c:	fa01 f00c 	lsl.w	r0, r1, ip
 8010820:	fa21 f102 	lsr.w	r1, r1, r2
 8010824:	e00c      	b.n	8010840 <__adddf3+0x184>
 8010826:	f102 0214 	add.w	r2, r2, #20
 801082a:	bfd8      	it	le
 801082c:	f1c2 0c20 	rsble	ip, r2, #32
 8010830:	fa01 f102 	lsl.w	r1, r1, r2
 8010834:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010838:	bfdc      	itt	le
 801083a:	ea41 010c 	orrle.w	r1, r1, ip
 801083e:	4090      	lslle	r0, r2
 8010840:	1ae4      	subs	r4, r4, r3
 8010842:	bfa2      	ittt	ge
 8010844:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8010848:	4329      	orrge	r1, r5
 801084a:	bd30      	popge	{r4, r5, pc}
 801084c:	ea6f 0404 	mvn.w	r4, r4
 8010850:	3c1f      	subs	r4, #31
 8010852:	da1c      	bge.n	801088e <__adddf3+0x1d2>
 8010854:	340c      	adds	r4, #12
 8010856:	dc0e      	bgt.n	8010876 <__adddf3+0x1ba>
 8010858:	f104 0414 	add.w	r4, r4, #20
 801085c:	f1c4 0220 	rsb	r2, r4, #32
 8010860:	fa20 f004 	lsr.w	r0, r0, r4
 8010864:	fa01 f302 	lsl.w	r3, r1, r2
 8010868:	ea40 0003 	orr.w	r0, r0, r3
 801086c:	fa21 f304 	lsr.w	r3, r1, r4
 8010870:	ea45 0103 	orr.w	r1, r5, r3
 8010874:	bd30      	pop	{r4, r5, pc}
 8010876:	f1c4 040c 	rsb	r4, r4, #12
 801087a:	f1c4 0220 	rsb	r2, r4, #32
 801087e:	fa20 f002 	lsr.w	r0, r0, r2
 8010882:	fa01 f304 	lsl.w	r3, r1, r4
 8010886:	ea40 0003 	orr.w	r0, r0, r3
 801088a:	4629      	mov	r1, r5
 801088c:	bd30      	pop	{r4, r5, pc}
 801088e:	fa21 f004 	lsr.w	r0, r1, r4
 8010892:	4629      	mov	r1, r5
 8010894:	bd30      	pop	{r4, r5, pc}
 8010896:	f094 0f00 	teq	r4, #0
 801089a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 801089e:	bf06      	itte	eq
 80108a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80108a4:	3401      	addeq	r4, #1
 80108a6:	3d01      	subne	r5, #1
 80108a8:	e74e      	b.n	8010748 <__adddf3+0x8c>
 80108aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80108ae:	bf18      	it	ne
 80108b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80108b4:	d029      	beq.n	801090a <__adddf3+0x24e>
 80108b6:	ea94 0f05 	teq	r4, r5
 80108ba:	bf08      	it	eq
 80108bc:	ea90 0f02 	teqeq	r0, r2
 80108c0:	d005      	beq.n	80108ce <__adddf3+0x212>
 80108c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80108c6:	bf04      	itt	eq
 80108c8:	4619      	moveq	r1, r3
 80108ca:	4610      	moveq	r0, r2
 80108cc:	bd30      	pop	{r4, r5, pc}
 80108ce:	ea91 0f03 	teq	r1, r3
 80108d2:	bf1e      	ittt	ne
 80108d4:	2100      	movne	r1, #0
 80108d6:	2000      	movne	r0, #0
 80108d8:	bd30      	popne	{r4, r5, pc}
 80108da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80108de:	d105      	bne.n	80108ec <__adddf3+0x230>
 80108e0:	0040      	lsls	r0, r0, #1
 80108e2:	4149      	adcs	r1, r1
 80108e4:	bf28      	it	cs
 80108e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80108ea:	bd30      	pop	{r4, r5, pc}
 80108ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80108f0:	bf3c      	itt	cc
 80108f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80108f6:	bd30      	popcc	{r4, r5, pc}
 80108f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80108fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8010900:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010904:	f04f 0000 	mov.w	r0, #0
 8010908:	bd30      	pop	{r4, r5, pc}
 801090a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801090e:	bf1a      	itte	ne
 8010910:	4619      	movne	r1, r3
 8010912:	4610      	movne	r0, r2
 8010914:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010918:	bf1c      	itt	ne
 801091a:	460b      	movne	r3, r1
 801091c:	4602      	movne	r2, r0
 801091e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010922:	bf06      	itte	eq
 8010924:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010928:	ea91 0f03 	teqeq	r1, r3
 801092c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8010930:	bd30      	pop	{r4, r5, pc}
 8010932:	bf00      	nop

08010934 <__aeabi_ui2d>:
 8010934:	f090 0f00 	teq	r0, #0
 8010938:	bf04      	itt	eq
 801093a:	2100      	moveq	r1, #0
 801093c:	4770      	bxeq	lr
 801093e:	b530      	push	{r4, r5, lr}
 8010940:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010944:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010948:	f04f 0500 	mov.w	r5, #0
 801094c:	f04f 0100 	mov.w	r1, #0
 8010950:	e750      	b.n	80107f4 <__adddf3+0x138>
 8010952:	bf00      	nop

08010954 <__aeabi_i2d>:
 8010954:	f090 0f00 	teq	r0, #0
 8010958:	bf04      	itt	eq
 801095a:	2100      	moveq	r1, #0
 801095c:	4770      	bxeq	lr
 801095e:	b530      	push	{r4, r5, lr}
 8010960:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010964:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010968:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 801096c:	bf48      	it	mi
 801096e:	4240      	negmi	r0, r0
 8010970:	f04f 0100 	mov.w	r1, #0
 8010974:	e73e      	b.n	80107f4 <__adddf3+0x138>
 8010976:	bf00      	nop

08010978 <__aeabi_f2d>:
 8010978:	0042      	lsls	r2, r0, #1
 801097a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 801097e:	ea4f 0131 	mov.w	r1, r1, rrx
 8010982:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8010986:	bf1f      	itttt	ne
 8010988:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 801098c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8010990:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8010994:	4770      	bxne	lr
 8010996:	f092 0f00 	teq	r2, #0
 801099a:	bf14      	ite	ne
 801099c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80109a0:	4770      	bxeq	lr
 80109a2:	b530      	push	{r4, r5, lr}
 80109a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80109a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80109ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80109b0:	e720      	b.n	80107f4 <__adddf3+0x138>
 80109b2:	bf00      	nop

080109b4 <__aeabi_ul2d>:
 80109b4:	ea50 0201 	orrs.w	r2, r0, r1
 80109b8:	bf08      	it	eq
 80109ba:	4770      	bxeq	lr
 80109bc:	b530      	push	{r4, r5, lr}
 80109be:	f04f 0500 	mov.w	r5, #0
 80109c2:	e00a      	b.n	80109da <__aeabi_l2d+0x16>

080109c4 <__aeabi_l2d>:
 80109c4:	ea50 0201 	orrs.w	r2, r0, r1
 80109c8:	bf08      	it	eq
 80109ca:	4770      	bxeq	lr
 80109cc:	b530      	push	{r4, r5, lr}
 80109ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80109d2:	d502      	bpl.n	80109da <__aeabi_l2d+0x16>
 80109d4:	4240      	negs	r0, r0
 80109d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80109da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80109de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80109e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80109e6:	f43f aedc 	beq.w	80107a2 <__adddf3+0xe6>
 80109ea:	f04f 0203 	mov.w	r2, #3
 80109ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80109f2:	bf18      	it	ne
 80109f4:	3203      	addne	r2, #3
 80109f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80109fa:	bf18      	it	ne
 80109fc:	3203      	addne	r2, #3
 80109fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8010a02:	f1c2 0320 	rsb	r3, r2, #32
 8010a06:	fa00 fc03 	lsl.w	ip, r0, r3
 8010a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8010a0e:	fa01 fe03 	lsl.w	lr, r1, r3
 8010a12:	ea40 000e 	orr.w	r0, r0, lr
 8010a16:	fa21 f102 	lsr.w	r1, r1, r2
 8010a1a:	4414      	add	r4, r2
 8010a1c:	e6c1      	b.n	80107a2 <__adddf3+0xe6>
 8010a1e:	bf00      	nop

08010a20 <__aeabi_dmul>:
 8010a20:	b570      	push	{r4, r5, r6, lr}
 8010a22:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010a26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010a2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010a2e:	bf1d      	ittte	ne
 8010a30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010a34:	ea94 0f0c 	teqne	r4, ip
 8010a38:	ea95 0f0c 	teqne	r5, ip
 8010a3c:	f000 f8de 	bleq	8010bfc <__aeabi_dmul+0x1dc>
 8010a40:	442c      	add	r4, r5
 8010a42:	ea81 0603 	eor.w	r6, r1, r3
 8010a46:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8010a4a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8010a4e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8010a52:	bf18      	it	ne
 8010a54:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8010a58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010a5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a60:	d038      	beq.n	8010ad4 <__aeabi_dmul+0xb4>
 8010a62:	fba0 ce02 	umull	ip, lr, r0, r2
 8010a66:	f04f 0500 	mov.w	r5, #0
 8010a6a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8010a6e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8010a72:	fbe0 e503 	umlal	lr, r5, r0, r3
 8010a76:	f04f 0600 	mov.w	r6, #0
 8010a7a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8010a7e:	f09c 0f00 	teq	ip, #0
 8010a82:	bf18      	it	ne
 8010a84:	f04e 0e01 	orrne.w	lr, lr, #1
 8010a88:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8010a8c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8010a90:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8010a94:	d204      	bcs.n	8010aa0 <__aeabi_dmul+0x80>
 8010a96:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8010a9a:	416d      	adcs	r5, r5
 8010a9c:	eb46 0606 	adc.w	r6, r6, r6
 8010aa0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8010aa4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8010aa8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8010aac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8010ab0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8010ab4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010ab8:	bf88      	it	hi
 8010aba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8010abe:	d81e      	bhi.n	8010afe <__aeabi_dmul+0xde>
 8010ac0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8010ac4:	bf08      	it	eq
 8010ac6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8010aca:	f150 0000 	adcs.w	r0, r0, #0
 8010ace:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010ad2:	bd70      	pop	{r4, r5, r6, pc}
 8010ad4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8010ad8:	ea46 0101 	orr.w	r1, r6, r1
 8010adc:	ea40 0002 	orr.w	r0, r0, r2
 8010ae0:	ea81 0103 	eor.w	r1, r1, r3
 8010ae4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010ae8:	bfc2      	ittt	gt
 8010aea:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010aee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010af2:	bd70      	popgt	{r4, r5, r6, pc}
 8010af4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010af8:	f04f 0e00 	mov.w	lr, #0
 8010afc:	3c01      	subs	r4, #1
 8010afe:	f300 80ab 	bgt.w	8010c58 <__aeabi_dmul+0x238>
 8010b02:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8010b06:	bfde      	ittt	le
 8010b08:	2000      	movle	r0, #0
 8010b0a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8010b0e:	bd70      	pople	{r4, r5, r6, pc}
 8010b10:	f1c4 0400 	rsb	r4, r4, #0
 8010b14:	3c20      	subs	r4, #32
 8010b16:	da35      	bge.n	8010b84 <__aeabi_dmul+0x164>
 8010b18:	340c      	adds	r4, #12
 8010b1a:	dc1b      	bgt.n	8010b54 <__aeabi_dmul+0x134>
 8010b1c:	f104 0414 	add.w	r4, r4, #20
 8010b20:	f1c4 0520 	rsb	r5, r4, #32
 8010b24:	fa00 f305 	lsl.w	r3, r0, r5
 8010b28:	fa20 f004 	lsr.w	r0, r0, r4
 8010b2c:	fa01 f205 	lsl.w	r2, r1, r5
 8010b30:	ea40 0002 	orr.w	r0, r0, r2
 8010b34:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8010b38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010b3c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010b40:	fa21 f604 	lsr.w	r6, r1, r4
 8010b44:	eb42 0106 	adc.w	r1, r2, r6
 8010b48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010b4c:	bf08      	it	eq
 8010b4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010b52:	bd70      	pop	{r4, r5, r6, pc}
 8010b54:	f1c4 040c 	rsb	r4, r4, #12
 8010b58:	f1c4 0520 	rsb	r5, r4, #32
 8010b5c:	fa00 f304 	lsl.w	r3, r0, r4
 8010b60:	fa20 f005 	lsr.w	r0, r0, r5
 8010b64:	fa01 f204 	lsl.w	r2, r1, r4
 8010b68:	ea40 0002 	orr.w	r0, r0, r2
 8010b6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010b74:	f141 0100 	adc.w	r1, r1, #0
 8010b78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010b7c:	bf08      	it	eq
 8010b7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010b82:	bd70      	pop	{r4, r5, r6, pc}
 8010b84:	f1c4 0520 	rsb	r5, r4, #32
 8010b88:	fa00 f205 	lsl.w	r2, r0, r5
 8010b8c:	ea4e 0e02 	orr.w	lr, lr, r2
 8010b90:	fa20 f304 	lsr.w	r3, r0, r4
 8010b94:	fa01 f205 	lsl.w	r2, r1, r5
 8010b98:	ea43 0302 	orr.w	r3, r3, r2
 8010b9c:	fa21 f004 	lsr.w	r0, r1, r4
 8010ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010ba4:	fa21 f204 	lsr.w	r2, r1, r4
 8010ba8:	ea20 0002 	bic.w	r0, r0, r2
 8010bac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8010bb0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010bb4:	bf08      	it	eq
 8010bb6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010bba:	bd70      	pop	{r4, r5, r6, pc}
 8010bbc:	f094 0f00 	teq	r4, #0
 8010bc0:	d10f      	bne.n	8010be2 <__aeabi_dmul+0x1c2>
 8010bc2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8010bc6:	0040      	lsls	r0, r0, #1
 8010bc8:	eb41 0101 	adc.w	r1, r1, r1
 8010bcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010bd0:	bf08      	it	eq
 8010bd2:	3c01      	subeq	r4, #1
 8010bd4:	d0f7      	beq.n	8010bc6 <__aeabi_dmul+0x1a6>
 8010bd6:	ea41 0106 	orr.w	r1, r1, r6
 8010bda:	f095 0f00 	teq	r5, #0
 8010bde:	bf18      	it	ne
 8010be0:	4770      	bxne	lr
 8010be2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8010be6:	0052      	lsls	r2, r2, #1
 8010be8:	eb43 0303 	adc.w	r3, r3, r3
 8010bec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8010bf0:	bf08      	it	eq
 8010bf2:	3d01      	subeq	r5, #1
 8010bf4:	d0f7      	beq.n	8010be6 <__aeabi_dmul+0x1c6>
 8010bf6:	ea43 0306 	orr.w	r3, r3, r6
 8010bfa:	4770      	bx	lr
 8010bfc:	ea94 0f0c 	teq	r4, ip
 8010c00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010c04:	bf18      	it	ne
 8010c06:	ea95 0f0c 	teqne	r5, ip
 8010c0a:	d00c      	beq.n	8010c26 <__aeabi_dmul+0x206>
 8010c0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010c10:	bf18      	it	ne
 8010c12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010c16:	d1d1      	bne.n	8010bbc <__aeabi_dmul+0x19c>
 8010c18:	ea81 0103 	eor.w	r1, r1, r3
 8010c1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010c20:	f04f 0000 	mov.w	r0, #0
 8010c24:	bd70      	pop	{r4, r5, r6, pc}
 8010c26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010c2a:	bf06      	itte	eq
 8010c2c:	4610      	moveq	r0, r2
 8010c2e:	4619      	moveq	r1, r3
 8010c30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010c34:	d019      	beq.n	8010c6a <__aeabi_dmul+0x24a>
 8010c36:	ea94 0f0c 	teq	r4, ip
 8010c3a:	d102      	bne.n	8010c42 <__aeabi_dmul+0x222>
 8010c3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8010c40:	d113      	bne.n	8010c6a <__aeabi_dmul+0x24a>
 8010c42:	ea95 0f0c 	teq	r5, ip
 8010c46:	d105      	bne.n	8010c54 <__aeabi_dmul+0x234>
 8010c48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8010c4c:	bf1c      	itt	ne
 8010c4e:	4610      	movne	r0, r2
 8010c50:	4619      	movne	r1, r3
 8010c52:	d10a      	bne.n	8010c6a <__aeabi_dmul+0x24a>
 8010c54:	ea81 0103 	eor.w	r1, r1, r3
 8010c58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010c5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010c60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010c64:	f04f 0000 	mov.w	r0, #0
 8010c68:	bd70      	pop	{r4, r5, r6, pc}
 8010c6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010c6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8010c72:	bd70      	pop	{r4, r5, r6, pc}

08010c74 <__aeabi_ddiv>:
 8010c74:	b570      	push	{r4, r5, r6, lr}
 8010c76:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010c7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010c7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010c82:	bf1d      	ittte	ne
 8010c84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010c88:	ea94 0f0c 	teqne	r4, ip
 8010c8c:	ea95 0f0c 	teqne	r5, ip
 8010c90:	f000 f8a7 	bleq	8010de2 <__aeabi_ddiv+0x16e>
 8010c94:	eba4 0405 	sub.w	r4, r4, r5
 8010c98:	ea81 0e03 	eor.w	lr, r1, r3
 8010c9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010ca0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010ca4:	f000 8088 	beq.w	8010db8 <__aeabi_ddiv+0x144>
 8010ca8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010cac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8010cb0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8010cb4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8010cb8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8010cbc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8010cc0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8010cc4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8010cc8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8010ccc:	429d      	cmp	r5, r3
 8010cce:	bf08      	it	eq
 8010cd0:	4296      	cmpeq	r6, r2
 8010cd2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8010cd6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8010cda:	d202      	bcs.n	8010ce2 <__aeabi_ddiv+0x6e>
 8010cdc:	085b      	lsrs	r3, r3, #1
 8010cde:	ea4f 0232 	mov.w	r2, r2, rrx
 8010ce2:	1ab6      	subs	r6, r6, r2
 8010ce4:	eb65 0503 	sbc.w	r5, r5, r3
 8010ce8:	085b      	lsrs	r3, r3, #1
 8010cea:	ea4f 0232 	mov.w	r2, r2, rrx
 8010cee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010cf2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8010cf6:	ebb6 0e02 	subs.w	lr, r6, r2
 8010cfa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010cfe:	bf22      	ittt	cs
 8010d00:	1ab6      	subcs	r6, r6, r2
 8010d02:	4675      	movcs	r5, lr
 8010d04:	ea40 000c 	orrcs.w	r0, r0, ip
 8010d08:	085b      	lsrs	r3, r3, #1
 8010d0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8010d0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010d12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010d16:	bf22      	ittt	cs
 8010d18:	1ab6      	subcs	r6, r6, r2
 8010d1a:	4675      	movcs	r5, lr
 8010d1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8010d20:	085b      	lsrs	r3, r3, #1
 8010d22:	ea4f 0232 	mov.w	r2, r2, rrx
 8010d26:	ebb6 0e02 	subs.w	lr, r6, r2
 8010d2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010d2e:	bf22      	ittt	cs
 8010d30:	1ab6      	subcs	r6, r6, r2
 8010d32:	4675      	movcs	r5, lr
 8010d34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8010d38:	085b      	lsrs	r3, r3, #1
 8010d3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8010d3e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010d42:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010d46:	bf22      	ittt	cs
 8010d48:	1ab6      	subcs	r6, r6, r2
 8010d4a:	4675      	movcs	r5, lr
 8010d4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8010d50:	ea55 0e06 	orrs.w	lr, r5, r6
 8010d54:	d018      	beq.n	8010d88 <__aeabi_ddiv+0x114>
 8010d56:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8010d5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8010d5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8010d62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8010d66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8010d6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8010d6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8010d72:	d1c0      	bne.n	8010cf6 <__aeabi_ddiv+0x82>
 8010d74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010d78:	d10b      	bne.n	8010d92 <__aeabi_ddiv+0x11e>
 8010d7a:	ea41 0100 	orr.w	r1, r1, r0
 8010d7e:	f04f 0000 	mov.w	r0, #0
 8010d82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8010d86:	e7b6      	b.n	8010cf6 <__aeabi_ddiv+0x82>
 8010d88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010d8c:	bf04      	itt	eq
 8010d8e:	4301      	orreq	r1, r0
 8010d90:	2000      	moveq	r0, #0
 8010d92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010d96:	bf88      	it	hi
 8010d98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8010d9c:	f63f aeaf 	bhi.w	8010afe <__aeabi_dmul+0xde>
 8010da0:	ebb5 0c03 	subs.w	ip, r5, r3
 8010da4:	bf04      	itt	eq
 8010da6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8010daa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010dae:	f150 0000 	adcs.w	r0, r0, #0
 8010db2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010db6:	bd70      	pop	{r4, r5, r6, pc}
 8010db8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8010dbc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8010dc0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8010dc4:	bfc2      	ittt	gt
 8010dc6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010dca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010dce:	bd70      	popgt	{r4, r5, r6, pc}
 8010dd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010dd4:	f04f 0e00 	mov.w	lr, #0
 8010dd8:	3c01      	subs	r4, #1
 8010dda:	e690      	b.n	8010afe <__aeabi_dmul+0xde>
 8010ddc:	ea45 0e06 	orr.w	lr, r5, r6
 8010de0:	e68d      	b.n	8010afe <__aeabi_dmul+0xde>
 8010de2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010de6:	ea94 0f0c 	teq	r4, ip
 8010dea:	bf08      	it	eq
 8010dec:	ea95 0f0c 	teqeq	r5, ip
 8010df0:	f43f af3b 	beq.w	8010c6a <__aeabi_dmul+0x24a>
 8010df4:	ea94 0f0c 	teq	r4, ip
 8010df8:	d10a      	bne.n	8010e10 <__aeabi_ddiv+0x19c>
 8010dfa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010dfe:	f47f af34 	bne.w	8010c6a <__aeabi_dmul+0x24a>
 8010e02:	ea95 0f0c 	teq	r5, ip
 8010e06:	f47f af25 	bne.w	8010c54 <__aeabi_dmul+0x234>
 8010e0a:	4610      	mov	r0, r2
 8010e0c:	4619      	mov	r1, r3
 8010e0e:	e72c      	b.n	8010c6a <__aeabi_dmul+0x24a>
 8010e10:	ea95 0f0c 	teq	r5, ip
 8010e14:	d106      	bne.n	8010e24 <__aeabi_ddiv+0x1b0>
 8010e16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010e1a:	f43f aefd 	beq.w	8010c18 <__aeabi_dmul+0x1f8>
 8010e1e:	4610      	mov	r0, r2
 8010e20:	4619      	mov	r1, r3
 8010e22:	e722      	b.n	8010c6a <__aeabi_dmul+0x24a>
 8010e24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010e28:	bf18      	it	ne
 8010e2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010e2e:	f47f aec5 	bne.w	8010bbc <__aeabi_dmul+0x19c>
 8010e32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8010e36:	f47f af0d 	bne.w	8010c54 <__aeabi_dmul+0x234>
 8010e3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8010e3e:	f47f aeeb 	bne.w	8010c18 <__aeabi_dmul+0x1f8>
 8010e42:	e712      	b.n	8010c6a <__aeabi_dmul+0x24a>

08010e44 <__gedf2>:
 8010e44:	f04f 3cff 	mov.w	ip, #4294967295
 8010e48:	e006      	b.n	8010e58 <__cmpdf2+0x4>
 8010e4a:	bf00      	nop

08010e4c <__ledf2>:
 8010e4c:	f04f 0c01 	mov.w	ip, #1
 8010e50:	e002      	b.n	8010e58 <__cmpdf2+0x4>
 8010e52:	bf00      	nop

08010e54 <__cmpdf2>:
 8010e54:	f04f 0c01 	mov.w	ip, #1
 8010e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8010e5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8010e60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8010e64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8010e68:	bf18      	it	ne
 8010e6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8010e6e:	d01b      	beq.n	8010ea8 <__cmpdf2+0x54>
 8010e70:	b001      	add	sp, #4
 8010e72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8010e76:	bf0c      	ite	eq
 8010e78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8010e7c:	ea91 0f03 	teqne	r1, r3
 8010e80:	bf02      	ittt	eq
 8010e82:	ea90 0f02 	teqeq	r0, r2
 8010e86:	2000      	moveq	r0, #0
 8010e88:	4770      	bxeq	lr
 8010e8a:	f110 0f00 	cmn.w	r0, #0
 8010e8e:	ea91 0f03 	teq	r1, r3
 8010e92:	bf58      	it	pl
 8010e94:	4299      	cmppl	r1, r3
 8010e96:	bf08      	it	eq
 8010e98:	4290      	cmpeq	r0, r2
 8010e9a:	bf2c      	ite	cs
 8010e9c:	17d8      	asrcs	r0, r3, #31
 8010e9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8010ea2:	f040 0001 	orr.w	r0, r0, #1
 8010ea6:	4770      	bx	lr
 8010ea8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8010eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8010eb0:	d102      	bne.n	8010eb8 <__cmpdf2+0x64>
 8010eb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8010eb6:	d107      	bne.n	8010ec8 <__cmpdf2+0x74>
 8010eb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8010ebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8010ec0:	d1d6      	bne.n	8010e70 <__cmpdf2+0x1c>
 8010ec2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8010ec6:	d0d3      	beq.n	8010e70 <__cmpdf2+0x1c>
 8010ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop

08010ed0 <__aeabi_cdrcmple>:
 8010ed0:	4684      	mov	ip, r0
 8010ed2:	4610      	mov	r0, r2
 8010ed4:	4662      	mov	r2, ip
 8010ed6:	468c      	mov	ip, r1
 8010ed8:	4619      	mov	r1, r3
 8010eda:	4663      	mov	r3, ip
 8010edc:	e000      	b.n	8010ee0 <__aeabi_cdcmpeq>
 8010ede:	bf00      	nop

08010ee0 <__aeabi_cdcmpeq>:
 8010ee0:	b501      	push	{r0, lr}
 8010ee2:	f7ff ffb7 	bl	8010e54 <__cmpdf2>
 8010ee6:	2800      	cmp	r0, #0
 8010ee8:	bf48      	it	mi
 8010eea:	f110 0f00 	cmnmi.w	r0, #0
 8010eee:	bd01      	pop	{r0, pc}

08010ef0 <__aeabi_dcmpeq>:
 8010ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8010ef4:	f7ff fff4 	bl	8010ee0 <__aeabi_cdcmpeq>
 8010ef8:	bf0c      	ite	eq
 8010efa:	2001      	moveq	r0, #1
 8010efc:	2000      	movne	r0, #0
 8010efe:	f85d fb08 	ldr.w	pc, [sp], #8
 8010f02:	bf00      	nop

08010f04 <__aeabi_dcmplt>:
 8010f04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8010f08:	f7ff ffea 	bl	8010ee0 <__aeabi_cdcmpeq>
 8010f0c:	bf34      	ite	cc
 8010f0e:	2001      	movcc	r0, #1
 8010f10:	2000      	movcs	r0, #0
 8010f12:	f85d fb08 	ldr.w	pc, [sp], #8
 8010f16:	bf00      	nop

08010f18 <__aeabi_dcmple>:
 8010f18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8010f1c:	f7ff ffe0 	bl	8010ee0 <__aeabi_cdcmpeq>
 8010f20:	bf94      	ite	ls
 8010f22:	2001      	movls	r0, #1
 8010f24:	2000      	movhi	r0, #0
 8010f26:	f85d fb08 	ldr.w	pc, [sp], #8
 8010f2a:	bf00      	nop

08010f2c <__aeabi_dcmpge>:
 8010f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8010f30:	f7ff ffce 	bl	8010ed0 <__aeabi_cdrcmple>
 8010f34:	bf94      	ite	ls
 8010f36:	2001      	movls	r0, #1
 8010f38:	2000      	movhi	r0, #0
 8010f3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8010f3e:	bf00      	nop

08010f40 <__aeabi_dcmpgt>:
 8010f40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8010f44:	f7ff ffc4 	bl	8010ed0 <__aeabi_cdrcmple>
 8010f48:	bf34      	ite	cc
 8010f4a:	2001      	movcc	r0, #1
 8010f4c:	2000      	movcs	r0, #0
 8010f4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8010f52:	bf00      	nop

08010f54 <__aeabi_d2iz>:
 8010f54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8010f58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8010f5c:	d215      	bcs.n	8010f8a <__aeabi_d2iz+0x36>
 8010f5e:	d511      	bpl.n	8010f84 <__aeabi_d2iz+0x30>
 8010f60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8010f64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8010f68:	d912      	bls.n	8010f90 <__aeabi_d2iz+0x3c>
 8010f6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8010f6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010f72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8010f76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8010f7a:	fa23 f002 	lsr.w	r0, r3, r2
 8010f7e:	bf18      	it	ne
 8010f80:	4240      	negne	r0, r0
 8010f82:	4770      	bx	lr
 8010f84:	f04f 0000 	mov.w	r0, #0
 8010f88:	4770      	bx	lr
 8010f8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8010f8e:	d105      	bne.n	8010f9c <__aeabi_d2iz+0x48>
 8010f90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8010f94:	bf08      	it	eq
 8010f96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8010f9a:	4770      	bx	lr
 8010f9c:	f04f 0000 	mov.w	r0, #0
 8010fa0:	4770      	bx	lr
 8010fa2:	bf00      	nop

08010fa4 <__aeabi_d2uiz>:
 8010fa4:	004a      	lsls	r2, r1, #1
 8010fa6:	d211      	bcs.n	8010fcc <__aeabi_d2uiz+0x28>
 8010fa8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8010fac:	d211      	bcs.n	8010fd2 <__aeabi_d2uiz+0x2e>
 8010fae:	d50d      	bpl.n	8010fcc <__aeabi_d2uiz+0x28>
 8010fb0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8010fb4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8010fb8:	d40e      	bmi.n	8010fd8 <__aeabi_d2uiz+0x34>
 8010fba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8010fbe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010fc2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8010fc6:	fa23 f002 	lsr.w	r0, r3, r2
 8010fca:	4770      	bx	lr
 8010fcc:	f04f 0000 	mov.w	r0, #0
 8010fd0:	4770      	bx	lr
 8010fd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8010fd6:	d102      	bne.n	8010fde <__aeabi_d2uiz+0x3a>
 8010fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8010fdc:	4770      	bx	lr
 8010fde:	f04f 0000 	mov.w	r0, #0
 8010fe2:	4770      	bx	lr

08010fe4 <__aeabi_d2f>:
 8010fe4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8010fe8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8010fec:	bf24      	itt	cs
 8010fee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8010ff2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8010ff6:	d90d      	bls.n	8011014 <__aeabi_d2f+0x30>
 8010ff8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8010ffc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8011000:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8011004:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8011008:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 801100c:	bf08      	it	eq
 801100e:	f020 0001 	biceq.w	r0, r0, #1
 8011012:	4770      	bx	lr
 8011014:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8011018:	d121      	bne.n	801105e <__aeabi_d2f+0x7a>
 801101a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 801101e:	bfbc      	itt	lt
 8011020:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8011024:	4770      	bxlt	lr
 8011026:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801102a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 801102e:	f1c2 0218 	rsb	r2, r2, #24
 8011032:	f1c2 0c20 	rsb	ip, r2, #32
 8011036:	fa10 f30c 	lsls.w	r3, r0, ip
 801103a:	fa20 f002 	lsr.w	r0, r0, r2
 801103e:	bf18      	it	ne
 8011040:	f040 0001 	orrne.w	r0, r0, #1
 8011044:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011048:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 801104c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8011050:	ea40 000c 	orr.w	r0, r0, ip
 8011054:	fa23 f302 	lsr.w	r3, r3, r2
 8011058:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801105c:	e7cc      	b.n	8010ff8 <__aeabi_d2f+0x14>
 801105e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8011062:	d107      	bne.n	8011074 <__aeabi_d2f+0x90>
 8011064:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8011068:	bf1e      	ittt	ne
 801106a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 801106e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8011072:	4770      	bxne	lr
 8011074:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8011078:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 801107c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011080:	4770      	bx	lr
 8011082:	bf00      	nop

08011084 <__aeabi_uldivmod>:
 8011084:	b94b      	cbnz	r3, 801109a <__aeabi_uldivmod+0x16>
 8011086:	b942      	cbnz	r2, 801109a <__aeabi_uldivmod+0x16>
 8011088:	2900      	cmp	r1, #0
 801108a:	bf08      	it	eq
 801108c:	2800      	cmpeq	r0, #0
 801108e:	d002      	beq.n	8011096 <__aeabi_uldivmod+0x12>
 8011090:	f04f 31ff 	mov.w	r1, #4294967295
 8011094:	4608      	mov	r0, r1
 8011096:	f000 b83b 	b.w	8011110 <__aeabi_idiv0>
 801109a:	b082      	sub	sp, #8
 801109c:	46ec      	mov	ip, sp
 801109e:	e92d 5000 	stmdb	sp!, {ip, lr}
 80110a2:	f000 f81d 	bl	80110e0 <__gnu_uldivmod_helper>
 80110a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80110aa:	b002      	add	sp, #8
 80110ac:	bc0c      	pop	{r2, r3}
 80110ae:	4770      	bx	lr

080110b0 <__gnu_ldivmod_helper>:
 80110b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110b4:	9c06      	ldr	r4, [sp, #24]
 80110b6:	4615      	mov	r5, r2
 80110b8:	4606      	mov	r6, r0
 80110ba:	460f      	mov	r7, r1
 80110bc:	4698      	mov	r8, r3
 80110be:	f000 f829 	bl	8011114 <__divdi3>
 80110c2:	fb05 f301 	mul.w	r3, r5, r1
 80110c6:	fb00 3808 	mla	r8, r0, r8, r3
 80110ca:	fba5 2300 	umull	r2, r3, r5, r0
 80110ce:	1ab2      	subs	r2, r6, r2
 80110d0:	4443      	add	r3, r8
 80110d2:	eb67 0303 	sbc.w	r3, r7, r3
 80110d6:	e9c4 2300 	strd	r2, r3, [r4]
 80110da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110de:	bf00      	nop

080110e0 <__gnu_uldivmod_helper>:
 80110e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110e4:	9c06      	ldr	r4, [sp, #24]
 80110e6:	4690      	mov	r8, r2
 80110e8:	4606      	mov	r6, r0
 80110ea:	460f      	mov	r7, r1
 80110ec:	461d      	mov	r5, r3
 80110ee:	f000 f95f 	bl	80113b0 <__udivdi3>
 80110f2:	fb00 f505 	mul.w	r5, r0, r5
 80110f6:	fba0 2308 	umull	r2, r3, r0, r8
 80110fa:	fb08 5501 	mla	r5, r8, r1, r5
 80110fe:	1ab2      	subs	r2, r6, r2
 8011100:	442b      	add	r3, r5
 8011102:	eb67 0303 	sbc.w	r3, r7, r3
 8011106:	e9c4 2300 	strd	r2, r3, [r4]
 801110a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801110e:	bf00      	nop

08011110 <__aeabi_idiv0>:
 8011110:	4770      	bx	lr
 8011112:	bf00      	nop

08011114 <__divdi3>:
 8011114:	2900      	cmp	r1, #0
 8011116:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801111a:	f2c0 80a6 	blt.w	801126a <__divdi3+0x156>
 801111e:	2600      	movs	r6, #0
 8011120:	2b00      	cmp	r3, #0
 8011122:	f2c0 809c 	blt.w	801125e <__divdi3+0x14a>
 8011126:	4688      	mov	r8, r1
 8011128:	4694      	mov	ip, r2
 801112a:	469e      	mov	lr, r3
 801112c:	4615      	mov	r5, r2
 801112e:	4604      	mov	r4, r0
 8011130:	460f      	mov	r7, r1
 8011132:	2b00      	cmp	r3, #0
 8011134:	d13d      	bne.n	80111b2 <__divdi3+0x9e>
 8011136:	428a      	cmp	r2, r1
 8011138:	d959      	bls.n	80111ee <__divdi3+0xda>
 801113a:	fab2 f382 	clz	r3, r2
 801113e:	b13b      	cbz	r3, 8011150 <__divdi3+0x3c>
 8011140:	f1c3 0220 	rsb	r2, r3, #32
 8011144:	409f      	lsls	r7, r3
 8011146:	fa20 f202 	lsr.w	r2, r0, r2
 801114a:	409d      	lsls	r5, r3
 801114c:	4317      	orrs	r7, r2
 801114e:	409c      	lsls	r4, r3
 8011150:	0c29      	lsrs	r1, r5, #16
 8011152:	0c22      	lsrs	r2, r4, #16
 8011154:	fbb7 fef1 	udiv	lr, r7, r1
 8011158:	b2a8      	uxth	r0, r5
 801115a:	fb01 771e 	mls	r7, r1, lr, r7
 801115e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8011162:	fb00 f30e 	mul.w	r3, r0, lr
 8011166:	42bb      	cmp	r3, r7
 8011168:	d90a      	bls.n	8011180 <__divdi3+0x6c>
 801116a:	197f      	adds	r7, r7, r5
 801116c:	f10e 32ff 	add.w	r2, lr, #4294967295
 8011170:	f080 8105 	bcs.w	801137e <__divdi3+0x26a>
 8011174:	42bb      	cmp	r3, r7
 8011176:	f240 8102 	bls.w	801137e <__divdi3+0x26a>
 801117a:	f1ae 0e02 	sub.w	lr, lr, #2
 801117e:	442f      	add	r7, r5
 8011180:	1aff      	subs	r7, r7, r3
 8011182:	b2a4      	uxth	r4, r4
 8011184:	fbb7 f3f1 	udiv	r3, r7, r1
 8011188:	fb01 7713 	mls	r7, r1, r3, r7
 801118c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8011190:	fb00 f003 	mul.w	r0, r0, r3
 8011194:	42b8      	cmp	r0, r7
 8011196:	d908      	bls.n	80111aa <__divdi3+0x96>
 8011198:	197f      	adds	r7, r7, r5
 801119a:	f103 32ff 	add.w	r2, r3, #4294967295
 801119e:	f080 80f0 	bcs.w	8011382 <__divdi3+0x26e>
 80111a2:	42b8      	cmp	r0, r7
 80111a4:	f240 80ed 	bls.w	8011382 <__divdi3+0x26e>
 80111a8:	3b02      	subs	r3, #2
 80111aa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80111ae:	2200      	movs	r2, #0
 80111b0:	e003      	b.n	80111ba <__divdi3+0xa6>
 80111b2:	428b      	cmp	r3, r1
 80111b4:	d90f      	bls.n	80111d6 <__divdi3+0xc2>
 80111b6:	2200      	movs	r2, #0
 80111b8:	4613      	mov	r3, r2
 80111ba:	1c34      	adds	r4, r6, #0
 80111bc:	bf18      	it	ne
 80111be:	2401      	movne	r4, #1
 80111c0:	4260      	negs	r0, r4
 80111c2:	f04f 0500 	mov.w	r5, #0
 80111c6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 80111ca:	4058      	eors	r0, r3
 80111cc:	4051      	eors	r1, r2
 80111ce:	1900      	adds	r0, r0, r4
 80111d0:	4169      	adcs	r1, r5
 80111d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111d6:	fab3 f283 	clz	r2, r3
 80111da:	2a00      	cmp	r2, #0
 80111dc:	f040 8086 	bne.w	80112ec <__divdi3+0x1d8>
 80111e0:	428b      	cmp	r3, r1
 80111e2:	d302      	bcc.n	80111ea <__divdi3+0xd6>
 80111e4:	4584      	cmp	ip, r0
 80111e6:	f200 80db 	bhi.w	80113a0 <__divdi3+0x28c>
 80111ea:	2301      	movs	r3, #1
 80111ec:	e7e5      	b.n	80111ba <__divdi3+0xa6>
 80111ee:	b912      	cbnz	r2, 80111f6 <__divdi3+0xe2>
 80111f0:	2301      	movs	r3, #1
 80111f2:	fbb3 f5f2 	udiv	r5, r3, r2
 80111f6:	fab5 f085 	clz	r0, r5
 80111fa:	2800      	cmp	r0, #0
 80111fc:	d13b      	bne.n	8011276 <__divdi3+0x162>
 80111fe:	1b78      	subs	r0, r7, r5
 8011200:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8011204:	fa1f fc85 	uxth.w	ip, r5
 8011208:	2201      	movs	r2, #1
 801120a:	fbb0 f8fe 	udiv	r8, r0, lr
 801120e:	0c21      	lsrs	r1, r4, #16
 8011210:	fb0e 0718 	mls	r7, lr, r8, r0
 8011214:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8011218:	fb0c f308 	mul.w	r3, ip, r8
 801121c:	42bb      	cmp	r3, r7
 801121e:	d907      	bls.n	8011230 <__divdi3+0x11c>
 8011220:	197f      	adds	r7, r7, r5
 8011222:	f108 31ff 	add.w	r1, r8, #4294967295
 8011226:	d202      	bcs.n	801122e <__divdi3+0x11a>
 8011228:	42bb      	cmp	r3, r7
 801122a:	f200 80bd 	bhi.w	80113a8 <__divdi3+0x294>
 801122e:	4688      	mov	r8, r1
 8011230:	1aff      	subs	r7, r7, r3
 8011232:	b2a4      	uxth	r4, r4
 8011234:	fbb7 f3fe 	udiv	r3, r7, lr
 8011238:	fb0e 7713 	mls	r7, lr, r3, r7
 801123c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8011240:	fb0c fc03 	mul.w	ip, ip, r3
 8011244:	45bc      	cmp	ip, r7
 8011246:	d907      	bls.n	8011258 <__divdi3+0x144>
 8011248:	197f      	adds	r7, r7, r5
 801124a:	f103 31ff 	add.w	r1, r3, #4294967295
 801124e:	d202      	bcs.n	8011256 <__divdi3+0x142>
 8011250:	45bc      	cmp	ip, r7
 8011252:	f200 80a7 	bhi.w	80113a4 <__divdi3+0x290>
 8011256:	460b      	mov	r3, r1
 8011258:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 801125c:	e7ad      	b.n	80111ba <__divdi3+0xa6>
 801125e:	4252      	negs	r2, r2
 8011260:	ea6f 0606 	mvn.w	r6, r6
 8011264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8011268:	e75d      	b.n	8011126 <__divdi3+0x12>
 801126a:	4240      	negs	r0, r0
 801126c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8011270:	f04f 36ff 	mov.w	r6, #4294967295
 8011274:	e754      	b.n	8011120 <__divdi3+0xc>
 8011276:	f1c0 0220 	rsb	r2, r0, #32
 801127a:	fa24 f102 	lsr.w	r1, r4, r2
 801127e:	fa07 f300 	lsl.w	r3, r7, r0
 8011282:	4085      	lsls	r5, r0
 8011284:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8011288:	40d7      	lsrs	r7, r2
 801128a:	4319      	orrs	r1, r3
 801128c:	fbb7 f2fe 	udiv	r2, r7, lr
 8011290:	0c0b      	lsrs	r3, r1, #16
 8011292:	fb0e 7712 	mls	r7, lr, r2, r7
 8011296:	fa1f fc85 	uxth.w	ip, r5
 801129a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801129e:	fb0c f702 	mul.w	r7, ip, r2
 80112a2:	429f      	cmp	r7, r3
 80112a4:	fa04 f400 	lsl.w	r4, r4, r0
 80112a8:	d907      	bls.n	80112ba <__divdi3+0x1a6>
 80112aa:	195b      	adds	r3, r3, r5
 80112ac:	f102 30ff 	add.w	r0, r2, #4294967295
 80112b0:	d274      	bcs.n	801139c <__divdi3+0x288>
 80112b2:	429f      	cmp	r7, r3
 80112b4:	d972      	bls.n	801139c <__divdi3+0x288>
 80112b6:	3a02      	subs	r2, #2
 80112b8:	442b      	add	r3, r5
 80112ba:	1bdf      	subs	r7, r3, r7
 80112bc:	b289      	uxth	r1, r1
 80112be:	fbb7 f8fe 	udiv	r8, r7, lr
 80112c2:	fb0e 7318 	mls	r3, lr, r8, r7
 80112c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80112ca:	fb0c f708 	mul.w	r7, ip, r8
 80112ce:	429f      	cmp	r7, r3
 80112d0:	d908      	bls.n	80112e4 <__divdi3+0x1d0>
 80112d2:	195b      	adds	r3, r3, r5
 80112d4:	f108 31ff 	add.w	r1, r8, #4294967295
 80112d8:	d25c      	bcs.n	8011394 <__divdi3+0x280>
 80112da:	429f      	cmp	r7, r3
 80112dc:	d95a      	bls.n	8011394 <__divdi3+0x280>
 80112de:	f1a8 0802 	sub.w	r8, r8, #2
 80112e2:	442b      	add	r3, r5
 80112e4:	1bd8      	subs	r0, r3, r7
 80112e6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 80112ea:	e78e      	b.n	801120a <__divdi3+0xf6>
 80112ec:	f1c2 0320 	rsb	r3, r2, #32
 80112f0:	fa2c f103 	lsr.w	r1, ip, r3
 80112f4:	fa0e fe02 	lsl.w	lr, lr, r2
 80112f8:	fa20 f703 	lsr.w	r7, r0, r3
 80112fc:	ea41 0e0e 	orr.w	lr, r1, lr
 8011300:	fa08 f002 	lsl.w	r0, r8, r2
 8011304:	fa28 f103 	lsr.w	r1, r8, r3
 8011308:	ea4f 451e 	mov.w	r5, lr, lsr #16
 801130c:	4338      	orrs	r0, r7
 801130e:	fbb1 f8f5 	udiv	r8, r1, r5
 8011312:	0c03      	lsrs	r3, r0, #16
 8011314:	fb05 1118 	mls	r1, r5, r8, r1
 8011318:	fa1f f78e 	uxth.w	r7, lr
 801131c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8011320:	fb07 f308 	mul.w	r3, r7, r8
 8011324:	428b      	cmp	r3, r1
 8011326:	fa0c fc02 	lsl.w	ip, ip, r2
 801132a:	d909      	bls.n	8011340 <__divdi3+0x22c>
 801132c:	eb11 010e 	adds.w	r1, r1, lr
 8011330:	f108 39ff 	add.w	r9, r8, #4294967295
 8011334:	d230      	bcs.n	8011398 <__divdi3+0x284>
 8011336:	428b      	cmp	r3, r1
 8011338:	d92e      	bls.n	8011398 <__divdi3+0x284>
 801133a:	f1a8 0802 	sub.w	r8, r8, #2
 801133e:	4471      	add	r1, lr
 8011340:	1ac9      	subs	r1, r1, r3
 8011342:	b280      	uxth	r0, r0
 8011344:	fbb1 f3f5 	udiv	r3, r1, r5
 8011348:	fb05 1113 	mls	r1, r5, r3, r1
 801134c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8011350:	fb07 f703 	mul.w	r7, r7, r3
 8011354:	428f      	cmp	r7, r1
 8011356:	d908      	bls.n	801136a <__divdi3+0x256>
 8011358:	eb11 010e 	adds.w	r1, r1, lr
 801135c:	f103 30ff 	add.w	r0, r3, #4294967295
 8011360:	d216      	bcs.n	8011390 <__divdi3+0x27c>
 8011362:	428f      	cmp	r7, r1
 8011364:	d914      	bls.n	8011390 <__divdi3+0x27c>
 8011366:	3b02      	subs	r3, #2
 8011368:	4471      	add	r1, lr
 801136a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 801136e:	1bc9      	subs	r1, r1, r7
 8011370:	fba3 890c 	umull	r8, r9, r3, ip
 8011374:	4549      	cmp	r1, r9
 8011376:	d309      	bcc.n	801138c <__divdi3+0x278>
 8011378:	d005      	beq.n	8011386 <__divdi3+0x272>
 801137a:	2200      	movs	r2, #0
 801137c:	e71d      	b.n	80111ba <__divdi3+0xa6>
 801137e:	4696      	mov	lr, r2
 8011380:	e6fe      	b.n	8011180 <__divdi3+0x6c>
 8011382:	4613      	mov	r3, r2
 8011384:	e711      	b.n	80111aa <__divdi3+0x96>
 8011386:	4094      	lsls	r4, r2
 8011388:	4544      	cmp	r4, r8
 801138a:	d2f6      	bcs.n	801137a <__divdi3+0x266>
 801138c:	3b01      	subs	r3, #1
 801138e:	e7f4      	b.n	801137a <__divdi3+0x266>
 8011390:	4603      	mov	r3, r0
 8011392:	e7ea      	b.n	801136a <__divdi3+0x256>
 8011394:	4688      	mov	r8, r1
 8011396:	e7a5      	b.n	80112e4 <__divdi3+0x1d0>
 8011398:	46c8      	mov	r8, r9
 801139a:	e7d1      	b.n	8011340 <__divdi3+0x22c>
 801139c:	4602      	mov	r2, r0
 801139e:	e78c      	b.n	80112ba <__divdi3+0x1a6>
 80113a0:	4613      	mov	r3, r2
 80113a2:	e70a      	b.n	80111ba <__divdi3+0xa6>
 80113a4:	3b02      	subs	r3, #2
 80113a6:	e757      	b.n	8011258 <__divdi3+0x144>
 80113a8:	f1a8 0802 	sub.w	r8, r8, #2
 80113ac:	442f      	add	r7, r5
 80113ae:	e73f      	b.n	8011230 <__divdi3+0x11c>

080113b0 <__udivdi3>:
 80113b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d144      	bne.n	8011442 <__udivdi3+0x92>
 80113b8:	428a      	cmp	r2, r1
 80113ba:	4615      	mov	r5, r2
 80113bc:	4604      	mov	r4, r0
 80113be:	d94f      	bls.n	8011460 <__udivdi3+0xb0>
 80113c0:	fab2 f782 	clz	r7, r2
 80113c4:	460e      	mov	r6, r1
 80113c6:	b14f      	cbz	r7, 80113dc <__udivdi3+0x2c>
 80113c8:	f1c7 0320 	rsb	r3, r7, #32
 80113cc:	40b9      	lsls	r1, r7
 80113ce:	fa20 f603 	lsr.w	r6, r0, r3
 80113d2:	fa02 f507 	lsl.w	r5, r2, r7
 80113d6:	430e      	orrs	r6, r1
 80113d8:	fa00 f407 	lsl.w	r4, r0, r7
 80113dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80113e0:	0c23      	lsrs	r3, r4, #16
 80113e2:	fbb6 f0fe 	udiv	r0, r6, lr
 80113e6:	b2af      	uxth	r7, r5
 80113e8:	fb0e 6110 	mls	r1, lr, r0, r6
 80113ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80113f0:	fb07 f100 	mul.w	r1, r7, r0
 80113f4:	4299      	cmp	r1, r3
 80113f6:	d909      	bls.n	801140c <__udivdi3+0x5c>
 80113f8:	195b      	adds	r3, r3, r5
 80113fa:	f100 32ff 	add.w	r2, r0, #4294967295
 80113fe:	f080 80ec 	bcs.w	80115da <__udivdi3+0x22a>
 8011402:	4299      	cmp	r1, r3
 8011404:	f240 80e9 	bls.w	80115da <__udivdi3+0x22a>
 8011408:	3802      	subs	r0, #2
 801140a:	442b      	add	r3, r5
 801140c:	1a5a      	subs	r2, r3, r1
 801140e:	b2a4      	uxth	r4, r4
 8011410:	fbb2 f3fe 	udiv	r3, r2, lr
 8011414:	fb0e 2213 	mls	r2, lr, r3, r2
 8011418:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 801141c:	fb07 f703 	mul.w	r7, r7, r3
 8011420:	4297      	cmp	r7, r2
 8011422:	d908      	bls.n	8011436 <__udivdi3+0x86>
 8011424:	1952      	adds	r2, r2, r5
 8011426:	f103 31ff 	add.w	r1, r3, #4294967295
 801142a:	f080 80d8 	bcs.w	80115de <__udivdi3+0x22e>
 801142e:	4297      	cmp	r7, r2
 8011430:	f240 80d5 	bls.w	80115de <__udivdi3+0x22e>
 8011434:	3b02      	subs	r3, #2
 8011436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 801143a:	2600      	movs	r6, #0
 801143c:	4631      	mov	r1, r6
 801143e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011442:	428b      	cmp	r3, r1
 8011444:	d847      	bhi.n	80114d6 <__udivdi3+0x126>
 8011446:	fab3 f683 	clz	r6, r3
 801144a:	2e00      	cmp	r6, #0
 801144c:	d148      	bne.n	80114e0 <__udivdi3+0x130>
 801144e:	428b      	cmp	r3, r1
 8011450:	d302      	bcc.n	8011458 <__udivdi3+0xa8>
 8011452:	4282      	cmp	r2, r0
 8011454:	f200 80cd 	bhi.w	80115f2 <__udivdi3+0x242>
 8011458:	2001      	movs	r0, #1
 801145a:	4631      	mov	r1, r6
 801145c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011460:	b912      	cbnz	r2, 8011468 <__udivdi3+0xb8>
 8011462:	2501      	movs	r5, #1
 8011464:	fbb5 f5f2 	udiv	r5, r5, r2
 8011468:	fab5 f885 	clz	r8, r5
 801146c:	f1b8 0f00 	cmp.w	r8, #0
 8011470:	d177      	bne.n	8011562 <__udivdi3+0x1b2>
 8011472:	1b4a      	subs	r2, r1, r5
 8011474:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8011478:	b2af      	uxth	r7, r5
 801147a:	2601      	movs	r6, #1
 801147c:	fbb2 f0fe 	udiv	r0, r2, lr
 8011480:	0c23      	lsrs	r3, r4, #16
 8011482:	fb0e 2110 	mls	r1, lr, r0, r2
 8011486:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 801148a:	fb07 f300 	mul.w	r3, r7, r0
 801148e:	428b      	cmp	r3, r1
 8011490:	d907      	bls.n	80114a2 <__udivdi3+0xf2>
 8011492:	1949      	adds	r1, r1, r5
 8011494:	f100 32ff 	add.w	r2, r0, #4294967295
 8011498:	d202      	bcs.n	80114a0 <__udivdi3+0xf0>
 801149a:	428b      	cmp	r3, r1
 801149c:	f200 80ba 	bhi.w	8011614 <__udivdi3+0x264>
 80114a0:	4610      	mov	r0, r2
 80114a2:	1ac9      	subs	r1, r1, r3
 80114a4:	b2a4      	uxth	r4, r4
 80114a6:	fbb1 f3fe 	udiv	r3, r1, lr
 80114aa:	fb0e 1113 	mls	r1, lr, r3, r1
 80114ae:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80114b2:	fb07 f703 	mul.w	r7, r7, r3
 80114b6:	42a7      	cmp	r7, r4
 80114b8:	d908      	bls.n	80114cc <__udivdi3+0x11c>
 80114ba:	1964      	adds	r4, r4, r5
 80114bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80114c0:	f080 808f 	bcs.w	80115e2 <__udivdi3+0x232>
 80114c4:	42a7      	cmp	r7, r4
 80114c6:	f240 808c 	bls.w	80115e2 <__udivdi3+0x232>
 80114ca:	3b02      	subs	r3, #2
 80114cc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80114d0:	4631      	mov	r1, r6
 80114d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114d6:	2600      	movs	r6, #0
 80114d8:	4630      	mov	r0, r6
 80114da:	4631      	mov	r1, r6
 80114dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114e0:	f1c6 0420 	rsb	r4, r6, #32
 80114e4:	fa22 f504 	lsr.w	r5, r2, r4
 80114e8:	40b3      	lsls	r3, r6
 80114ea:	432b      	orrs	r3, r5
 80114ec:	fa20 fc04 	lsr.w	ip, r0, r4
 80114f0:	fa01 f706 	lsl.w	r7, r1, r6
 80114f4:	fa21 f504 	lsr.w	r5, r1, r4
 80114f8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80114fc:	ea4c 0707 	orr.w	r7, ip, r7
 8011500:	fbb5 f8fe 	udiv	r8, r5, lr
 8011504:	0c39      	lsrs	r1, r7, #16
 8011506:	fb0e 5518 	mls	r5, lr, r8, r5
 801150a:	fa1f fc83 	uxth.w	ip, r3
 801150e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8011512:	fb0c f108 	mul.w	r1, ip, r8
 8011516:	42a9      	cmp	r1, r5
 8011518:	fa02 f206 	lsl.w	r2, r2, r6
 801151c:	d904      	bls.n	8011528 <__udivdi3+0x178>
 801151e:	18ed      	adds	r5, r5, r3
 8011520:	f108 34ff 	add.w	r4, r8, #4294967295
 8011524:	d367      	bcc.n	80115f6 <__udivdi3+0x246>
 8011526:	46a0      	mov	r8, r4
 8011528:	1a6d      	subs	r5, r5, r1
 801152a:	b2bf      	uxth	r7, r7
 801152c:	fbb5 f4fe 	udiv	r4, r5, lr
 8011530:	fb0e 5514 	mls	r5, lr, r4, r5
 8011534:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 8011538:	fb0c fc04 	mul.w	ip, ip, r4
 801153c:	458c      	cmp	ip, r1
 801153e:	d904      	bls.n	801154a <__udivdi3+0x19a>
 8011540:	18c9      	adds	r1, r1, r3
 8011542:	f104 35ff 	add.w	r5, r4, #4294967295
 8011546:	d35c      	bcc.n	8011602 <__udivdi3+0x252>
 8011548:	462c      	mov	r4, r5
 801154a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 801154e:	ebcc 0101 	rsb	r1, ip, r1
 8011552:	fba4 2302 	umull	r2, r3, r4, r2
 8011556:	4299      	cmp	r1, r3
 8011558:	d348      	bcc.n	80115ec <__udivdi3+0x23c>
 801155a:	d044      	beq.n	80115e6 <__udivdi3+0x236>
 801155c:	4620      	mov	r0, r4
 801155e:	2600      	movs	r6, #0
 8011560:	e76c      	b.n	801143c <__udivdi3+0x8c>
 8011562:	f1c8 0420 	rsb	r4, r8, #32
 8011566:	fa01 f308 	lsl.w	r3, r1, r8
 801156a:	fa05 f508 	lsl.w	r5, r5, r8
 801156e:	fa20 f704 	lsr.w	r7, r0, r4
 8011572:	40e1      	lsrs	r1, r4
 8011574:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8011578:	431f      	orrs	r7, r3
 801157a:	fbb1 f6fe 	udiv	r6, r1, lr
 801157e:	0c3a      	lsrs	r2, r7, #16
 8011580:	fb0e 1116 	mls	r1, lr, r6, r1
 8011584:	fa1f fc85 	uxth.w	ip, r5
 8011588:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 801158c:	fb0c f206 	mul.w	r2, ip, r6
 8011590:	429a      	cmp	r2, r3
 8011592:	fa00 f408 	lsl.w	r4, r0, r8
 8011596:	d907      	bls.n	80115a8 <__udivdi3+0x1f8>
 8011598:	195b      	adds	r3, r3, r5
 801159a:	f106 31ff 	add.w	r1, r6, #4294967295
 801159e:	d237      	bcs.n	8011610 <__udivdi3+0x260>
 80115a0:	429a      	cmp	r2, r3
 80115a2:	d935      	bls.n	8011610 <__udivdi3+0x260>
 80115a4:	3e02      	subs	r6, #2
 80115a6:	442b      	add	r3, r5
 80115a8:	1a9b      	subs	r3, r3, r2
 80115aa:	b2bf      	uxth	r7, r7
 80115ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80115b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80115b4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80115b8:	fb0c f100 	mul.w	r1, ip, r0
 80115bc:	4299      	cmp	r1, r3
 80115be:	d907      	bls.n	80115d0 <__udivdi3+0x220>
 80115c0:	195b      	adds	r3, r3, r5
 80115c2:	f100 32ff 	add.w	r2, r0, #4294967295
 80115c6:	d221      	bcs.n	801160c <__udivdi3+0x25c>
 80115c8:	4299      	cmp	r1, r3
 80115ca:	d91f      	bls.n	801160c <__udivdi3+0x25c>
 80115cc:	3802      	subs	r0, #2
 80115ce:	442b      	add	r3, r5
 80115d0:	1a5a      	subs	r2, r3, r1
 80115d2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80115d6:	4667      	mov	r7, ip
 80115d8:	e750      	b.n	801147c <__udivdi3+0xcc>
 80115da:	4610      	mov	r0, r2
 80115dc:	e716      	b.n	801140c <__udivdi3+0x5c>
 80115de:	460b      	mov	r3, r1
 80115e0:	e729      	b.n	8011436 <__udivdi3+0x86>
 80115e2:	4613      	mov	r3, r2
 80115e4:	e772      	b.n	80114cc <__udivdi3+0x11c>
 80115e6:	40b0      	lsls	r0, r6
 80115e8:	4290      	cmp	r0, r2
 80115ea:	d2b7      	bcs.n	801155c <__udivdi3+0x1ac>
 80115ec:	1e60      	subs	r0, r4, #1
 80115ee:	2600      	movs	r6, #0
 80115f0:	e724      	b.n	801143c <__udivdi3+0x8c>
 80115f2:	4630      	mov	r0, r6
 80115f4:	e722      	b.n	801143c <__udivdi3+0x8c>
 80115f6:	42a9      	cmp	r1, r5
 80115f8:	d995      	bls.n	8011526 <__udivdi3+0x176>
 80115fa:	f1a8 0802 	sub.w	r8, r8, #2
 80115fe:	441d      	add	r5, r3
 8011600:	e792      	b.n	8011528 <__udivdi3+0x178>
 8011602:	458c      	cmp	ip, r1
 8011604:	d9a0      	bls.n	8011548 <__udivdi3+0x198>
 8011606:	3c02      	subs	r4, #2
 8011608:	4419      	add	r1, r3
 801160a:	e79e      	b.n	801154a <__udivdi3+0x19a>
 801160c:	4610      	mov	r0, r2
 801160e:	e7df      	b.n	80115d0 <__udivdi3+0x220>
 8011610:	460e      	mov	r6, r1
 8011612:	e7c9      	b.n	80115a8 <__udivdi3+0x1f8>
 8011614:	3802      	subs	r0, #2
 8011616:	4429      	add	r1, r5
 8011618:	e743      	b.n	80114a2 <__udivdi3+0xf2>
 801161a:	bf00      	nop

0801161c <atoi>:
 801161c:	2100      	movs	r1, #0
 801161e:	220a      	movs	r2, #10
 8011620:	f000 bc58 	b.w	8011ed4 <strtol>

08011624 <__errno>:
 8011624:	4b01      	ldr	r3, [pc, #4]	; (801162c <__errno+0x8>)
 8011626:	6818      	ldr	r0, [r3, #0]
 8011628:	4770      	bx	lr
 801162a:	bf00      	nop
 801162c:	1fff432c 	.word	0x1fff432c

08011630 <__libc_init_array>:
 8011630:	b570      	push	{r4, r5, r6, lr}
 8011632:	4b0e      	ldr	r3, [pc, #56]	; (801166c <__libc_init_array+0x3c>)
 8011634:	4c0e      	ldr	r4, [pc, #56]	; (8011670 <__libc_init_array+0x40>)
 8011636:	1ae4      	subs	r4, r4, r3
 8011638:	10a4      	asrs	r4, r4, #2
 801163a:	2500      	movs	r5, #0
 801163c:	461e      	mov	r6, r3
 801163e:	42a5      	cmp	r5, r4
 8011640:	d004      	beq.n	801164c <__libc_init_array+0x1c>
 8011642:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011646:	4798      	blx	r3
 8011648:	3501      	adds	r5, #1
 801164a:	e7f8      	b.n	801163e <__libc_init_array+0xe>
 801164c:	f7f3 fb86 	bl	8004d5c <_init>
 8011650:	4c08      	ldr	r4, [pc, #32]	; (8011674 <__libc_init_array+0x44>)
 8011652:	4b09      	ldr	r3, [pc, #36]	; (8011678 <__libc_init_array+0x48>)
 8011654:	1ae4      	subs	r4, r4, r3
 8011656:	10a4      	asrs	r4, r4, #2
 8011658:	2500      	movs	r5, #0
 801165a:	461e      	mov	r6, r3
 801165c:	42a5      	cmp	r5, r4
 801165e:	d004      	beq.n	801166a <__libc_init_array+0x3a>
 8011660:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011664:	4798      	blx	r3
 8011666:	3501      	adds	r5, #1
 8011668:	e7f8      	b.n	801165c <__libc_init_array+0x2c>
 801166a:	bd70      	pop	{r4, r5, r6, pc}
 801166c:	1fff4374 	.word	0x1fff4374
 8011670:	1fff4374 	.word	0x1fff4374
 8011674:	1fff4374 	.word	0x1fff4374
 8011678:	1fff4374 	.word	0x1fff4374

0801167c <memcpy>:
 801167c:	b510      	push	{r4, lr}
 801167e:	1e43      	subs	r3, r0, #1
 8011680:	440a      	add	r2, r1
 8011682:	4291      	cmp	r1, r2
 8011684:	d004      	beq.n	8011690 <memcpy+0x14>
 8011686:	f811 4b01 	ldrb.w	r4, [r1], #1
 801168a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801168e:	e7f8      	b.n	8011682 <memcpy+0x6>
 8011690:	bd10      	pop	{r4, pc}

08011692 <memset>:
 8011692:	4402      	add	r2, r0
 8011694:	4603      	mov	r3, r0
 8011696:	4293      	cmp	r3, r2
 8011698:	d002      	beq.n	80116a0 <memset+0xe>
 801169a:	f803 1b01 	strb.w	r1, [r3], #1
 801169e:	e7fa      	b.n	8011696 <memset+0x4>
 80116a0:	4770      	bx	lr
	...

080116a4 <validate_structure>:
 80116a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80116a6:	6801      	ldr	r1, [r0, #0]
 80116a8:	293b      	cmp	r1, #59	; 0x3b
 80116aa:	4604      	mov	r4, r0
 80116ac:	d911      	bls.n	80116d2 <validate_structure+0x2e>
 80116ae:	223c      	movs	r2, #60	; 0x3c
 80116b0:	4668      	mov	r0, sp
 80116b2:	f000 fd85 	bl	80121c0 <div>
 80116b6:	9a01      	ldr	r2, [sp, #4]
 80116b8:	6861      	ldr	r1, [r4, #4]
 80116ba:	9b00      	ldr	r3, [sp, #0]
 80116bc:	2a00      	cmp	r2, #0
 80116be:	440b      	add	r3, r1
 80116c0:	6063      	str	r3, [r4, #4]
 80116c2:	bfbb      	ittet	lt
 80116c4:	323c      	addlt	r2, #60	; 0x3c
 80116c6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80116ca:	6022      	strge	r2, [r4, #0]
 80116cc:	6022      	strlt	r2, [r4, #0]
 80116ce:	bfb8      	it	lt
 80116d0:	6063      	strlt	r3, [r4, #4]
 80116d2:	6861      	ldr	r1, [r4, #4]
 80116d4:	293b      	cmp	r1, #59	; 0x3b
 80116d6:	d911      	bls.n	80116fc <validate_structure+0x58>
 80116d8:	223c      	movs	r2, #60	; 0x3c
 80116da:	4668      	mov	r0, sp
 80116dc:	f000 fd70 	bl	80121c0 <div>
 80116e0:	9a01      	ldr	r2, [sp, #4]
 80116e2:	68a1      	ldr	r1, [r4, #8]
 80116e4:	9b00      	ldr	r3, [sp, #0]
 80116e6:	2a00      	cmp	r2, #0
 80116e8:	440b      	add	r3, r1
 80116ea:	60a3      	str	r3, [r4, #8]
 80116ec:	bfbb      	ittet	lt
 80116ee:	323c      	addlt	r2, #60	; 0x3c
 80116f0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80116f4:	6062      	strge	r2, [r4, #4]
 80116f6:	6062      	strlt	r2, [r4, #4]
 80116f8:	bfb8      	it	lt
 80116fa:	60a3      	strlt	r3, [r4, #8]
 80116fc:	68a1      	ldr	r1, [r4, #8]
 80116fe:	2917      	cmp	r1, #23
 8011700:	d911      	bls.n	8011726 <validate_structure+0x82>
 8011702:	2218      	movs	r2, #24
 8011704:	4668      	mov	r0, sp
 8011706:	f000 fd5b 	bl	80121c0 <div>
 801170a:	9a01      	ldr	r2, [sp, #4]
 801170c:	68e1      	ldr	r1, [r4, #12]
 801170e:	9b00      	ldr	r3, [sp, #0]
 8011710:	2a00      	cmp	r2, #0
 8011712:	440b      	add	r3, r1
 8011714:	60e3      	str	r3, [r4, #12]
 8011716:	bfbb      	ittet	lt
 8011718:	3218      	addlt	r2, #24
 801171a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801171e:	60a2      	strge	r2, [r4, #8]
 8011720:	60a2      	strlt	r2, [r4, #8]
 8011722:	bfb8      	it	lt
 8011724:	60e3      	strlt	r3, [r4, #12]
 8011726:	6921      	ldr	r1, [r4, #16]
 8011728:	290b      	cmp	r1, #11
 801172a:	d911      	bls.n	8011750 <validate_structure+0xac>
 801172c:	220c      	movs	r2, #12
 801172e:	4668      	mov	r0, sp
 8011730:	f000 fd46 	bl	80121c0 <div>
 8011734:	9a01      	ldr	r2, [sp, #4]
 8011736:	6961      	ldr	r1, [r4, #20]
 8011738:	9b00      	ldr	r3, [sp, #0]
 801173a:	2a00      	cmp	r2, #0
 801173c:	440b      	add	r3, r1
 801173e:	6163      	str	r3, [r4, #20]
 8011740:	bfbb      	ittet	lt
 8011742:	320c      	addlt	r2, #12
 8011744:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8011748:	6122      	strge	r2, [r4, #16]
 801174a:	6122      	strlt	r2, [r4, #16]
 801174c:	bfb8      	it	lt
 801174e:	6163      	strlt	r3, [r4, #20]
 8011750:	6963      	ldr	r3, [r4, #20]
 8011752:	079d      	lsls	r5, r3, #30
 8011754:	d112      	bne.n	801177c <validate_structure+0xd8>
 8011756:	2164      	movs	r1, #100	; 0x64
 8011758:	fb93 f2f1 	sdiv	r2, r3, r1
 801175c:	fb01 3212 	mls	r2, r1, r2, r3
 8011760:	b972      	cbnz	r2, 8011780 <validate_structure+0xdc>
 8011762:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8011766:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801176a:	fb93 f2f1 	sdiv	r2, r3, r1
 801176e:	fb01 3312 	mls	r3, r1, r2, r3
 8011772:	2b00      	cmp	r3, #0
 8011774:	bf14      	ite	ne
 8011776:	231c      	movne	r3, #28
 8011778:	231d      	moveq	r3, #29
 801177a:	e002      	b.n	8011782 <validate_structure+0xde>
 801177c:	231c      	movs	r3, #28
 801177e:	e000      	b.n	8011782 <validate_structure+0xde>
 8011780:	231d      	movs	r3, #29
 8011782:	68e2      	ldr	r2, [r4, #12]
 8011784:	2a00      	cmp	r2, #0
 8011786:	dc37      	bgt.n	80117f8 <validate_structure+0x154>
 8011788:	68e5      	ldr	r5, [r4, #12]
 801178a:	2d00      	cmp	r5, #0
 801178c:	dc5c      	bgt.n	8011848 <validate_structure+0x1a4>
 801178e:	6921      	ldr	r1, [r4, #16]
 8011790:	3901      	subs	r1, #1
 8011792:	6121      	str	r1, [r4, #16]
 8011794:	3101      	adds	r1, #1
 8011796:	d11c      	bne.n	80117d2 <validate_structure+0x12e>
 8011798:	6963      	ldr	r3, [r4, #20]
 801179a:	1e59      	subs	r1, r3, #1
 801179c:	220b      	movs	r2, #11
 801179e:	0788      	lsls	r0, r1, #30
 80117a0:	6161      	str	r1, [r4, #20]
 80117a2:	6122      	str	r2, [r4, #16]
 80117a4:	d112      	bne.n	80117cc <validate_structure+0x128>
 80117a6:	2264      	movs	r2, #100	; 0x64
 80117a8:	fb91 f0f2 	sdiv	r0, r1, r2
 80117ac:	fb02 1110 	mls	r1, r2, r0, r1
 80117b0:	b971      	cbnz	r1, 80117d0 <validate_structure+0x12c>
 80117b2:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80117b6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80117ba:	fb93 f1f2 	sdiv	r1, r3, r2
 80117be:	fb02 3311 	mls	r3, r2, r1, r3
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	bf14      	ite	ne
 80117c6:	231c      	movne	r3, #28
 80117c8:	231d      	moveq	r3, #29
 80117ca:	e002      	b.n	80117d2 <validate_structure+0x12e>
 80117cc:	231c      	movs	r3, #28
 80117ce:	e000      	b.n	80117d2 <validate_structure+0x12e>
 80117d0:	231d      	movs	r3, #29
 80117d2:	6922      	ldr	r2, [r4, #16]
 80117d4:	2a01      	cmp	r2, #1
 80117d6:	bf1a      	itte	ne
 80117d8:	491c      	ldrne	r1, [pc, #112]	; (801184c <validate_structure+0x1a8>)
 80117da:	f851 2022 	ldrne.w	r2, [r1, r2, lsl #2]
 80117de:	461a      	moveq	r2, r3
 80117e0:	442a      	add	r2, r5
 80117e2:	60e2      	str	r2, [r4, #12]
 80117e4:	e7d0      	b.n	8011788 <validate_structure+0xe4>
 80117e6:	4299      	cmp	r1, r3
 80117e8:	dd2e      	ble.n	8011848 <validate_structure+0x1a4>
 80117ea:	4618      	mov	r0, r3
 80117ec:	3201      	adds	r2, #1
 80117ee:	1a09      	subs	r1, r1, r0
 80117f0:	2a0c      	cmp	r2, #12
 80117f2:	60e1      	str	r1, [r4, #12]
 80117f4:	6122      	str	r2, [r4, #16]
 80117f6:	d009      	beq.n	801180c <validate_structure+0x168>
 80117f8:	6922      	ldr	r2, [r4, #16]
 80117fa:	68e1      	ldr	r1, [r4, #12]
 80117fc:	2a01      	cmp	r2, #1
 80117fe:	d0f2      	beq.n	80117e6 <validate_structure+0x142>
 8011800:	4812      	ldr	r0, [pc, #72]	; (801184c <validate_structure+0x1a8>)
 8011802:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8011806:	4281      	cmp	r1, r0
 8011808:	dcf0      	bgt.n	80117ec <validate_structure+0x148>
 801180a:	e01d      	b.n	8011848 <validate_structure+0x1a4>
 801180c:	6963      	ldr	r3, [r4, #20]
 801180e:	2100      	movs	r1, #0
 8011810:	1c5a      	adds	r2, r3, #1
 8011812:	6121      	str	r1, [r4, #16]
 8011814:	0791      	lsls	r1, r2, #30
 8011816:	6162      	str	r2, [r4, #20]
 8011818:	d112      	bne.n	8011840 <validate_structure+0x19c>
 801181a:	2064      	movs	r0, #100	; 0x64
 801181c:	fb92 f1f0 	sdiv	r1, r2, r0
 8011820:	fb00 2211 	mls	r2, r0, r1, r2
 8011824:	b972      	cbnz	r2, 8011844 <validate_structure+0x1a0>
 8011826:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801182a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801182e:	fb93 f2f1 	sdiv	r2, r3, r1
 8011832:	fb01 3312 	mls	r3, r1, r2, r3
 8011836:	2b00      	cmp	r3, #0
 8011838:	bf14      	ite	ne
 801183a:	231c      	movne	r3, #28
 801183c:	231d      	moveq	r3, #29
 801183e:	e7db      	b.n	80117f8 <validate_structure+0x154>
 8011840:	231c      	movs	r3, #28
 8011842:	e7d9      	b.n	80117f8 <validate_structure+0x154>
 8011844:	231d      	movs	r3, #29
 8011846:	e7d7      	b.n	80117f8 <validate_structure+0x154>
 8011848:	b003      	add	sp, #12
 801184a:	bd30      	pop	{r4, r5, pc}
 801184c:	080142dc 	.word	0x080142dc

08011850 <mktime>:
 8011850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011854:	4680      	mov	r8, r0
 8011856:	f000 fe3d 	bl	80124d4 <__gettzinfo>
 801185a:	4681      	mov	r9, r0
 801185c:	4640      	mov	r0, r8
 801185e:	f7ff ff21 	bl	80116a4 <validate_structure>
 8011862:	e898 000c 	ldmia.w	r8, {r2, r3}
 8011866:	203c      	movs	r0, #60	; 0x3c
 8011868:	fb00 2303 	mla	r3, r0, r3, r2
 801186c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8011870:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8011874:	f44f 6761 	mov.w	r7, #3600	; 0xe10
 8011878:	fb07 3002 	mla	r0, r7, r2, r3
 801187c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011880:	4aad      	ldr	r2, [pc, #692]	; (8011b38 <mktime+0x2e8>)
 8011882:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8011886:	3c01      	subs	r4, #1
 8011888:	2b01      	cmp	r3, #1
 801188a:	4414      	add	r4, r2
 801188c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011890:	dd11      	ble.n	80118b6 <mktime+0x66>
 8011892:	079a      	lsls	r2, r3, #30
 8011894:	d10f      	bne.n	80118b6 <mktime+0x66>
 8011896:	2164      	movs	r1, #100	; 0x64
 8011898:	fb93 f2f1 	sdiv	r2, r3, r1
 801189c:	fb01 3212 	mls	r2, r1, r2, r3
 80118a0:	b942      	cbnz	r2, 80118b4 <mktime+0x64>
 80118a2:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 80118a6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80118aa:	fb95 f1f2 	sdiv	r1, r5, r2
 80118ae:	fb02 5211 	mls	r2, r2, r1, r5
 80118b2:	b902      	cbnz	r2, 80118b6 <mktime+0x66>
 80118b4:	3401      	adds	r4, #1
 80118b6:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 80118ba:	3210      	adds	r2, #16
 80118bc:	f644 6120 	movw	r1, #20000	; 0x4e20
 80118c0:	428a      	cmp	r2, r1
 80118c2:	f8c8 401c 	str.w	r4, [r8, #28]
 80118c6:	461e      	mov	r6, r3
 80118c8:	f200 8131 	bhi.w	8011b2e <mktime+0x2de>
 80118cc:	2b46      	cmp	r3, #70	; 0x46
 80118ce:	dd21      	ble.n	8011914 <mktime+0xc4>
 80118d0:	2146      	movs	r1, #70	; 0x46
 80118d2:	078f      	lsls	r7, r1, #30
 80118d4:	d114      	bne.n	8011900 <mktime+0xb0>
 80118d6:	2564      	movs	r5, #100	; 0x64
 80118d8:	fb91 f2f5 	sdiv	r2, r1, r5
 80118dc:	fb05 1212 	mls	r2, r5, r2, r1
 80118e0:	b98a      	cbnz	r2, 8011906 <mktime+0xb6>
 80118e2:	f201 776c 	addw	r7, r1, #1900	; 0x76c
 80118e6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80118ea:	fb97 f5f2 	sdiv	r5, r7, r2
 80118ee:	fb02 7215 	mls	r2, r2, r5, r7
 80118f2:	2a00      	cmp	r2, #0
 80118f4:	f240 126d 	movw	r2, #365	; 0x16d
 80118f8:	bf08      	it	eq
 80118fa:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80118fe:	e004      	b.n	801190a <mktime+0xba>
 8011900:	f240 126d 	movw	r2, #365	; 0x16d
 8011904:	e001      	b.n	801190a <mktime+0xba>
 8011906:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801190a:	3101      	adds	r1, #1
 801190c:	4299      	cmp	r1, r3
 801190e:	4414      	add	r4, r2
 8011910:	d1df      	bne.n	80118d2 <mktime+0x82>
 8011912:	e043      	b.n	801199c <mktime+0x14c>
 8011914:	d042      	beq.n	801199c <mktime+0x14c>
 8011916:	2145      	movs	r1, #69	; 0x45
 8011918:	4299      	cmp	r1, r3
 801191a:	dd1e      	ble.n	801195a <mktime+0x10a>
 801191c:	078e      	lsls	r6, r1, #30
 801191e:	d114      	bne.n	801194a <mktime+0xfa>
 8011920:	2564      	movs	r5, #100	; 0x64
 8011922:	fb91 f2f5 	sdiv	r2, r1, r5
 8011926:	fb05 1212 	mls	r2, r5, r2, r1
 801192a:	b98a      	cbnz	r2, 8011950 <mktime+0x100>
 801192c:	f201 766c 	addw	r6, r1, #1900	; 0x76c
 8011930:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011934:	fb96 f5f2 	sdiv	r5, r6, r2
 8011938:	fb02 6215 	mls	r2, r2, r5, r6
 801193c:	2a00      	cmp	r2, #0
 801193e:	f240 126d 	movw	r2, #365	; 0x16d
 8011942:	bf08      	it	eq
 8011944:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011948:	e004      	b.n	8011954 <mktime+0x104>
 801194a:	f240 126d 	movw	r2, #365	; 0x16d
 801194e:	e001      	b.n	8011954 <mktime+0x104>
 8011950:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8011954:	1aa4      	subs	r4, r4, r2
 8011956:	3901      	subs	r1, #1
 8011958:	e7de      	b.n	8011918 <mktime+0xc8>
 801195a:	2b45      	cmp	r3, #69	; 0x45
 801195c:	bfa8      	it	ge
 801195e:	2345      	movge	r3, #69	; 0x45
 8011960:	079d      	lsls	r5, r3, #30
 8011962:	461e      	mov	r6, r3
 8011964:	d114      	bne.n	8011990 <mktime+0x140>
 8011966:	2264      	movs	r2, #100	; 0x64
 8011968:	fb93 f3f2 	sdiv	r3, r3, r2
 801196c:	fb02 6313 	mls	r3, r2, r3, r6
 8011970:	b98b      	cbnz	r3, 8011996 <mktime+0x146>
 8011972:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8011976:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801197a:	fb91 f2f3 	sdiv	r2, r1, r3
 801197e:	fb03 1312 	mls	r3, r3, r2, r1
 8011982:	2b00      	cmp	r3, #0
 8011984:	f240 136d 	movw	r3, #365	; 0x16d
 8011988:	bf08      	it	eq
 801198a:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801198e:	e004      	b.n	801199a <mktime+0x14a>
 8011990:	f240 136d 	movw	r3, #365	; 0x16d
 8011994:	e001      	b.n	801199a <mktime+0x14a>
 8011996:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801199a:	1ae4      	subs	r4, r4, r3
 801199c:	4f67      	ldr	r7, [pc, #412]	; (8011b3c <mktime+0x2ec>)
 801199e:	fb07 0704 	mla	r7, r7, r4, r0
 80119a2:	f000 fb4b 	bl	801203c <__tz_lock>
 80119a6:	4b66      	ldr	r3, [pc, #408]	; (8011b40 <mktime+0x2f0>)
 80119a8:	681d      	ldr	r5, [r3, #0]
 80119aa:	2d00      	cmp	r5, #0
 80119ac:	f000 80aa 	beq.w	8011b04 <mktime+0x2b4>
 80119b0:	f8d8 3020 	ldr.w	r3, [r8, #32]
 80119b4:	f8d8 0014 	ldr.w	r0, [r8, #20]
 80119b8:	2b01      	cmp	r3, #1
 80119ba:	bfa8      	it	ge
 80119bc:	2301      	movge	r3, #1
 80119be:	469a      	mov	sl, r3
 80119c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80119c4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80119c8:	4298      	cmp	r0, r3
 80119ca:	d10d      	bne.n	80119e8 <mktime+0x198>
 80119cc:	f8d9 2038 	ldr.w	r2, [r9, #56]	; 0x38
 80119d0:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80119d4:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
 80119d8:	f8d9 101c 	ldr.w	r1, [r9, #28]
 80119dc:	1ad5      	subs	r5, r2, r3
 80119de:	42af      	cmp	r7, r5
 80119e0:	eba1 0100 	sub.w	r1, r1, r0
 80119e4:	da05      	bge.n	80119f2 <mktime+0x1a2>
 80119e6:	e007      	b.n	80119f8 <mktime+0x1a8>
 80119e8:	f000 fa82 	bl	8011ef0 <__tzcalc_limits>
 80119ec:	2800      	cmp	r0, #0
 80119ee:	d1ed      	bne.n	80119cc <mktime+0x17c>
 80119f0:	e07b      	b.n	8011aea <mktime+0x29a>
 80119f2:	1a12      	subs	r2, r2, r0
 80119f4:	4297      	cmp	r7, r2
 80119f6:	db78      	blt.n	8011aea <mktime+0x29a>
 80119f8:	f8d9 2000 	ldr.w	r2, [r9]
 80119fc:	b112      	cbz	r2, 8011a04 <mktime+0x1b4>
 80119fe:	428f      	cmp	r7, r1
 8011a00:	db7b      	blt.n	8011afa <mktime+0x2aa>
 8011a02:	e001      	b.n	8011a08 <mktime+0x1b8>
 8011a04:	428f      	cmp	r7, r1
 8011a06:	da07      	bge.n	8011a18 <mktime+0x1c8>
 8011a08:	42af      	cmp	r7, r5
 8011a0a:	bfac      	ite	ge
 8011a0c:	2500      	movge	r5, #0
 8011a0e:	2501      	movlt	r5, #1
 8011a10:	f1ba 0f00 	cmp.w	sl, #0
 8011a14:	da04      	bge.n	8011a20 <mktime+0x1d0>
 8011a16:	e069      	b.n	8011aec <mktime+0x29c>
 8011a18:	f1ba 0f00 	cmp.w	sl, #0
 8011a1c:	db68      	blt.n	8011af0 <mktime+0x2a0>
 8011a1e:	2501      	movs	r5, #1
 8011a20:	ea85 0a0a 	eor.w	sl, r5, sl
 8011a24:	f1ba 0f01 	cmp.w	sl, #1
 8011a28:	d160      	bne.n	8011aec <mktime+0x29c>
 8011a2a:	1a1b      	subs	r3, r3, r0
 8011a2c:	b905      	cbnz	r5, 8011a30 <mktime+0x1e0>
 8011a2e:	425b      	negs	r3, r3
 8011a30:	f8d8 2000 	ldr.w	r2, [r8]
 8011a34:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 8011a38:	441a      	add	r2, r3
 8011a3a:	f8c8 2000 	str.w	r2, [r8]
 8011a3e:	4640      	mov	r0, r8
 8011a40:	441f      	add	r7, r3
 8011a42:	f7ff fe2f 	bl	80116a4 <validate_structure>
 8011a46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a4a:	ebb3 030a 	subs.w	r3, r3, sl
 8011a4e:	d04d      	beq.n	8011aec <mktime+0x29c>
 8011a50:	2b01      	cmp	r3, #1
 8011a52:	dc03      	bgt.n	8011a5c <mktime+0x20c>
 8011a54:	1c98      	adds	r0, r3, #2
 8011a56:	bfd8      	it	le
 8011a58:	2301      	movle	r3, #1
 8011a5a:	e001      	b.n	8011a60 <mktime+0x210>
 8011a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8011a60:	f8d8 201c 	ldr.w	r2, [r8, #28]
 8011a64:	441c      	add	r4, r3
 8011a66:	189b      	adds	r3, r3, r2
 8011a68:	d51d      	bpl.n	8011aa6 <mktime+0x256>
 8011a6a:	1e73      	subs	r3, r6, #1
 8011a6c:	0799      	lsls	r1, r3, #30
 8011a6e:	d114      	bne.n	8011a9a <mktime+0x24a>
 8011a70:	2164      	movs	r1, #100	; 0x64
 8011a72:	fb93 f2f1 	sdiv	r2, r3, r1
 8011a76:	fb01 3312 	mls	r3, r1, r2, r3
 8011a7a:	b98b      	cbnz	r3, 8011aa0 <mktime+0x250>
 8011a7c:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8011a80:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011a84:	fb96 f3f2 	sdiv	r3, r6, r2
 8011a88:	fb02 6613 	mls	r6, r2, r3, r6
 8011a8c:	2e00      	cmp	r6, #0
 8011a8e:	f240 136d 	movw	r3, #365	; 0x16d
 8011a92:	bf18      	it	ne
 8011a94:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8011a98:	e024      	b.n	8011ae4 <mktime+0x294>
 8011a9a:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8011a9e:	e021      	b.n	8011ae4 <mktime+0x294>
 8011aa0:	f240 136d 	movw	r3, #365	; 0x16d
 8011aa4:	e01e      	b.n	8011ae4 <mktime+0x294>
 8011aa6:	07b2      	lsls	r2, r6, #30
 8011aa8:	d114      	bne.n	8011ad4 <mktime+0x284>
 8011aaa:	2164      	movs	r1, #100	; 0x64
 8011aac:	fb96 f2f1 	sdiv	r2, r6, r1
 8011ab0:	fb01 6212 	mls	r2, r1, r2, r6
 8011ab4:	b98a      	cbnz	r2, 8011ada <mktime+0x28a>
 8011ab6:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8011aba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8011abe:	fb96 f2f1 	sdiv	r2, r6, r1
 8011ac2:	fb01 6612 	mls	r6, r1, r2, r6
 8011ac6:	2e00      	cmp	r6, #0
 8011ac8:	f240 126d 	movw	r2, #365	; 0x16d
 8011acc:	bf08      	it	eq
 8011ace:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011ad2:	e004      	b.n	8011ade <mktime+0x28e>
 8011ad4:	f240 126d 	movw	r2, #365	; 0x16d
 8011ad8:	e001      	b.n	8011ade <mktime+0x28e>
 8011ada:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8011ade:	429a      	cmp	r2, r3
 8011ae0:	bfd8      	it	le
 8011ae2:	1a9b      	suble	r3, r3, r2
 8011ae4:	f8c8 301c 	str.w	r3, [r8, #28]
 8011ae8:	e000      	b.n	8011aec <mktime+0x29c>
 8011aea:	4655      	mov	r5, sl
 8011aec:	2d01      	cmp	r5, #1
 8011aee:	d109      	bne.n	8011b04 <mktime+0x2b4>
 8011af0:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
 8011af4:	2501      	movs	r5, #1
 8011af6:	183e      	adds	r6, r7, r0
 8011af8:	e007      	b.n	8011b0a <mktime+0x2ba>
 8011afa:	f1ba 0f00 	cmp.w	sl, #0
 8011afe:	f04f 0500 	mov.w	r5, #0
 8011b02:	da8d      	bge.n	8011a20 <mktime+0x1d0>
 8011b04:	f8d9 0020 	ldr.w	r0, [r9, #32]
 8011b08:	183e      	adds	r6, r7, r0
 8011b0a:	f000 fa98 	bl	801203e <__tz_unlock>
 8011b0e:	3404      	adds	r4, #4
 8011b10:	2307      	movs	r3, #7
 8011b12:	fb94 f3f3 	sdiv	r3, r4, r3
 8011b16:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8011b1a:	1ae4      	subs	r4, r4, r3
 8011b1c:	bf48      	it	mi
 8011b1e:	3407      	addmi	r4, #7
 8011b20:	f8c8 5020 	str.w	r5, [r8, #32]
 8011b24:	f8c8 4018 	str.w	r4, [r8, #24]
 8011b28:	4630      	mov	r0, r6
 8011b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8011b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b36:	bf00      	nop
 8011b38:	080142ac 	.word	0x080142ac
 8011b3c:	00015180 	.word	0x00015180
 8011b40:	1fff4854 	.word	0x1fff4854

08011b44 <_puts_r>:
 8011b44:	b570      	push	{r4, r5, r6, lr}
 8011b46:	460e      	mov	r6, r1
 8011b48:	4605      	mov	r5, r0
 8011b4a:	b118      	cbz	r0, 8011b54 <_puts_r+0x10>
 8011b4c:	6983      	ldr	r3, [r0, #24]
 8011b4e:	b90b      	cbnz	r3, 8011b54 <_puts_r+0x10>
 8011b50:	f000 fc38 	bl	80123c4 <__sinit>
 8011b54:	68ac      	ldr	r4, [r5, #8]
 8011b56:	89a3      	ldrh	r3, [r4, #12]
 8011b58:	0719      	lsls	r1, r3, #28
 8011b5a:	d501      	bpl.n	8011b60 <_puts_r+0x1c>
 8011b5c:	6923      	ldr	r3, [r4, #16]
 8011b5e:	b983      	cbnz	r3, 8011b82 <_puts_r+0x3e>
 8011b60:	4628      	mov	r0, r5
 8011b62:	4621      	mov	r1, r4
 8011b64:	f000 fac0 	bl	80120e8 <__swsetup_r>
 8011b68:	b158      	cbz	r0, 8011b82 <_puts_r+0x3e>
 8011b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8011b6e:	bd70      	pop	{r4, r5, r6, pc}
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	db0e      	blt.n	8011b92 <_puts_r+0x4e>
 8011b74:	6823      	ldr	r3, [r4, #0]
 8011b76:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011b7a:	701a      	strb	r2, [r3, #0]
 8011b7c:	6823      	ldr	r3, [r4, #0]
 8011b7e:	3301      	adds	r3, #1
 8011b80:	6023      	str	r3, [r4, #0]
 8011b82:	68a3      	ldr	r3, [r4, #8]
 8011b84:	f816 2b01 	ldrb.w	r2, [r6], #1
 8011b88:	3b01      	subs	r3, #1
 8011b8a:	60a3      	str	r3, [r4, #8]
 8011b8c:	2a00      	cmp	r2, #0
 8011b8e:	d1ef      	bne.n	8011b70 <_puts_r+0x2c>
 8011b90:	e016      	b.n	8011bc0 <_puts_r+0x7c>
 8011b92:	69a2      	ldr	r2, [r4, #24]
 8011b94:	4293      	cmp	r3, r2
 8011b96:	db09      	blt.n	8011bac <_puts_r+0x68>
 8011b98:	6823      	ldr	r3, [r4, #0]
 8011b9a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011b9e:	701a      	strb	r2, [r3, #0]
 8011ba0:	6823      	ldr	r3, [r4, #0]
 8011ba2:	7819      	ldrb	r1, [r3, #0]
 8011ba4:	290a      	cmp	r1, #10
 8011ba6:	d1ea      	bne.n	8011b7e <_puts_r+0x3a>
 8011ba8:	4628      	mov	r0, r5
 8011baa:	e002      	b.n	8011bb2 <_puts_r+0x6e>
 8011bac:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011bb0:	4628      	mov	r0, r5
 8011bb2:	4622      	mov	r2, r4
 8011bb4:	f000 fa44 	bl	8012040 <__swbuf_r>
 8011bb8:	1c42      	adds	r2, r0, #1
 8011bba:	4250      	negs	r0, r2
 8011bbc:	4150      	adcs	r0, r2
 8011bbe:	e7d3      	b.n	8011b68 <_puts_r+0x24>
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	da15      	bge.n	8011bf0 <_puts_r+0xac>
 8011bc4:	69a2      	ldr	r2, [r4, #24]
 8011bc6:	4293      	cmp	r3, r2
 8011bc8:	db08      	blt.n	8011bdc <_puts_r+0x98>
 8011bca:	6823      	ldr	r3, [r4, #0]
 8011bcc:	220a      	movs	r2, #10
 8011bce:	701a      	strb	r2, [r3, #0]
 8011bd0:	6823      	ldr	r3, [r4, #0]
 8011bd2:	7819      	ldrb	r1, [r3, #0]
 8011bd4:	4291      	cmp	r1, r2
 8011bd6:	d10f      	bne.n	8011bf8 <_puts_r+0xb4>
 8011bd8:	4628      	mov	r0, r5
 8011bda:	e001      	b.n	8011be0 <_puts_r+0x9c>
 8011bdc:	4628      	mov	r0, r5
 8011bde:	210a      	movs	r1, #10
 8011be0:	4622      	mov	r2, r4
 8011be2:	f000 fa2d 	bl	8012040 <__swbuf_r>
 8011be6:	1c43      	adds	r3, r0, #1
 8011be8:	4258      	negs	r0, r3
 8011bea:	4158      	adcs	r0, r3
 8011bec:	b130      	cbz	r0, 8011bfc <_puts_r+0xb8>
 8011bee:	e7bc      	b.n	8011b6a <_puts_r+0x26>
 8011bf0:	6823      	ldr	r3, [r4, #0]
 8011bf2:	220a      	movs	r2, #10
 8011bf4:	701a      	strb	r2, [r3, #0]
 8011bf6:	6823      	ldr	r3, [r4, #0]
 8011bf8:	3301      	adds	r3, #1
 8011bfa:	6023      	str	r3, [r4, #0]
 8011bfc:	200a      	movs	r0, #10
 8011bfe:	bd70      	pop	{r4, r5, r6, pc}

08011c00 <puts>:
 8011c00:	4b02      	ldr	r3, [pc, #8]	; (8011c0c <puts+0xc>)
 8011c02:	4601      	mov	r1, r0
 8011c04:	6818      	ldr	r0, [r3, #0]
 8011c06:	f7ff bf9d 	b.w	8011b44 <_puts_r>
 8011c0a:	bf00      	nop
 8011c0c:	1fff432c 	.word	0x1fff432c

08011c10 <siprintf>:
 8011c10:	b40e      	push	{r1, r2, r3}
 8011c12:	b500      	push	{lr}
 8011c14:	b09c      	sub	sp, #112	; 0x70
 8011c16:	f44f 7102 	mov.w	r1, #520	; 0x208
 8011c1a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8011c1e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011c22:	9104      	str	r1, [sp, #16]
 8011c24:	9107      	str	r1, [sp, #28]
 8011c26:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011c2a:	ab1d      	add	r3, sp, #116	; 0x74
 8011c2c:	f8ad 1016 	strh.w	r1, [sp, #22]
 8011c30:	4908      	ldr	r1, [pc, #32]	; (8011c54 <siprintf+0x44>)
 8011c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c36:	9002      	str	r0, [sp, #8]
 8011c38:	9006      	str	r0, [sp, #24]
 8011c3a:	6808      	ldr	r0, [r1, #0]
 8011c3c:	9301      	str	r3, [sp, #4]
 8011c3e:	a902      	add	r1, sp, #8
 8011c40:	f000 fd96 	bl	8012770 <_svfiprintf_r>
 8011c44:	9b02      	ldr	r3, [sp, #8]
 8011c46:	2200      	movs	r2, #0
 8011c48:	701a      	strb	r2, [r3, #0]
 8011c4a:	b01c      	add	sp, #112	; 0x70
 8011c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c50:	b003      	add	sp, #12
 8011c52:	4770      	bx	lr
 8011c54:	1fff432c 	.word	0x1fff432c

08011c58 <strcat>:
 8011c58:	b510      	push	{r4, lr}
 8011c5a:	4602      	mov	r2, r0
 8011c5c:	4613      	mov	r3, r2
 8011c5e:	3201      	adds	r2, #1
 8011c60:	781c      	ldrb	r4, [r3, #0]
 8011c62:	2c00      	cmp	r4, #0
 8011c64:	d1fa      	bne.n	8011c5c <strcat+0x4>
 8011c66:	3b01      	subs	r3, #1
 8011c68:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c6c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c70:	2a00      	cmp	r2, #0
 8011c72:	d1f9      	bne.n	8011c68 <strcat+0x10>
 8011c74:	bd10      	pop	{r4, pc}

08011c76 <strchr>:
 8011c76:	b2c9      	uxtb	r1, r1
 8011c78:	4603      	mov	r3, r0
 8011c7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c7e:	b11a      	cbz	r2, 8011c88 <strchr+0x12>
 8011c80:	428a      	cmp	r2, r1
 8011c82:	d1f9      	bne.n	8011c78 <strchr+0x2>
 8011c84:	4618      	mov	r0, r3
 8011c86:	4770      	bx	lr
 8011c88:	2900      	cmp	r1, #0
 8011c8a:	bf0c      	ite	eq
 8011c8c:	4618      	moveq	r0, r3
 8011c8e:	2000      	movne	r0, #0
 8011c90:	4770      	bx	lr

08011c92 <strcpy>:
 8011c92:	4603      	mov	r3, r0
 8011c94:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c98:	f803 2b01 	strb.w	r2, [r3], #1
 8011c9c:	2a00      	cmp	r2, #0
 8011c9e:	d1f9      	bne.n	8011c94 <strcpy+0x2>
 8011ca0:	4770      	bx	lr

08011ca2 <strlen>:
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ca8:	2a00      	cmp	r2, #0
 8011caa:	d1fb      	bne.n	8011ca4 <strlen+0x2>
 8011cac:	1a18      	subs	r0, r3, r0
 8011cae:	3801      	subs	r0, #1
 8011cb0:	4770      	bx	lr

08011cb2 <strncpy>:
 8011cb2:	b510      	push	{r4, lr}
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	b132      	cbz	r2, 8011cc6 <strncpy+0x14>
 8011cb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cbc:	f803 4b01 	strb.w	r4, [r3], #1
 8011cc0:	3a01      	subs	r2, #1
 8011cc2:	2c00      	cmp	r4, #0
 8011cc4:	d1f7      	bne.n	8011cb6 <strncpy+0x4>
 8011cc6:	441a      	add	r2, r3
 8011cc8:	4293      	cmp	r3, r2
 8011cca:	d003      	beq.n	8011cd4 <strncpy+0x22>
 8011ccc:	2100      	movs	r1, #0
 8011cce:	f803 1b01 	strb.w	r1, [r3], #1
 8011cd2:	e7f9      	b.n	8011cc8 <strncpy+0x16>
 8011cd4:	bd10      	pop	{r4, pc}

08011cd6 <strstr>:
 8011cd6:	b530      	push	{r4, r5, lr}
 8011cd8:	7803      	ldrb	r3, [r0, #0]
 8011cda:	b923      	cbnz	r3, 8011ce6 <strstr+0x10>
 8011cdc:	780b      	ldrb	r3, [r1, #0]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	bf18      	it	ne
 8011ce2:	2000      	movne	r0, #0
 8011ce4:	bd30      	pop	{r4, r5, pc}
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	3001      	adds	r0, #1
 8011cea:	781a      	ldrb	r2, [r3, #0]
 8011cec:	b13a      	cbz	r2, 8011cfe <strstr+0x28>
 8011cee:	2200      	movs	r2, #0
 8011cf0:	5c8c      	ldrb	r4, [r1, r2]
 8011cf2:	b134      	cbz	r4, 8011d02 <strstr+0x2c>
 8011cf4:	5c9d      	ldrb	r5, [r3, r2]
 8011cf6:	42a5      	cmp	r5, r4
 8011cf8:	d1f5      	bne.n	8011ce6 <strstr+0x10>
 8011cfa:	3201      	adds	r2, #1
 8011cfc:	e7f8      	b.n	8011cf0 <strstr+0x1a>
 8011cfe:	4610      	mov	r0, r2
 8011d00:	bd30      	pop	{r4, r5, pc}
 8011d02:	4618      	mov	r0, r3
 8011d04:	bd30      	pop	{r4, r5, pc}
	...

08011d08 <strtok>:
 8011d08:	4b17      	ldr	r3, [pc, #92]	; (8011d68 <strtok+0x60>)
 8011d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d0e:	681d      	ldr	r5, [r3, #0]
 8011d10:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8011d12:	4606      	mov	r6, r0
 8011d14:	460f      	mov	r7, r1
 8011d16:	b9fc      	cbnz	r4, 8011d58 <strtok+0x50>
 8011d18:	2050      	movs	r0, #80	; 0x50
 8011d1a:	f000 fc2d 	bl	8012578 <malloc>
 8011d1e:	65a8      	str	r0, [r5, #88]	; 0x58
 8011d20:	6084      	str	r4, [r0, #8]
 8011d22:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d24:	6004      	str	r4, [r0, #0]
 8011d26:	6044      	str	r4, [r0, #4]
 8011d28:	611c      	str	r4, [r3, #16]
 8011d2a:	60dc      	str	r4, [r3, #12]
 8011d2c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d2e:	619c      	str	r4, [r3, #24]
 8011d30:	615c      	str	r4, [r3, #20]
 8011d32:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d34:	62dc      	str	r4, [r3, #44]	; 0x2c
 8011d36:	629c      	str	r4, [r3, #40]	; 0x28
 8011d38:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d3a:	635c      	str	r4, [r3, #52]	; 0x34
 8011d3c:	631c      	str	r4, [r3, #48]	; 0x30
 8011d3e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d40:	63dc      	str	r4, [r3, #60]	; 0x3c
 8011d42:	639c      	str	r4, [r3, #56]	; 0x38
 8011d44:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d46:	645c      	str	r4, [r3, #68]	; 0x44
 8011d48:	641c      	str	r4, [r3, #64]	; 0x40
 8011d4a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d4c:	64dc      	str	r4, [r3, #76]	; 0x4c
 8011d4e:	649c      	str	r4, [r3, #72]	; 0x48
 8011d50:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d52:	771c      	strb	r4, [r3, #28]
 8011d54:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8011d56:	625c      	str	r4, [r3, #36]	; 0x24
 8011d58:	4630      	mov	r0, r6
 8011d5a:	4639      	mov	r1, r7
 8011d5c:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8011d5e:	2301      	movs	r3, #1
 8011d60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d64:	f000 b802 	b.w	8011d6c <__strtok_r>
 8011d68:	1fff432c 	.word	0x1fff432c

08011d6c <__strtok_r>:
 8011d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d6e:	b948      	cbnz	r0, 8011d84 <__strtok_r+0x18>
 8011d70:	6810      	ldr	r0, [r2, #0]
 8011d72:	b938      	cbnz	r0, 8011d84 <__strtok_r+0x18>
 8011d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d76:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011d7a:	b15e      	cbz	r6, 8011d94 <__strtok_r+0x28>
 8011d7c:	42b5      	cmp	r5, r6
 8011d7e:	d1fa      	bne.n	8011d76 <__strtok_r+0xa>
 8011d80:	b12b      	cbz	r3, 8011d8e <__strtok_r+0x22>
 8011d82:	4620      	mov	r0, r4
 8011d84:	4604      	mov	r4, r0
 8011d86:	460f      	mov	r7, r1
 8011d88:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011d8c:	e7f3      	b.n	8011d76 <__strtok_r+0xa>
 8011d8e:	6014      	str	r4, [r2, #0]
 8011d90:	7003      	strb	r3, [r0, #0]
 8011d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d94:	b94d      	cbnz	r5, 8011daa <__strtok_r+0x3e>
 8011d96:	6015      	str	r5, [r2, #0]
 8011d98:	4628      	mov	r0, r5
 8011d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d9c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011da0:	42ae      	cmp	r6, r5
 8011da2:	d007      	beq.n	8011db4 <__strtok_r+0x48>
 8011da4:	2e00      	cmp	r6, #0
 8011da6:	d1f9      	bne.n	8011d9c <__strtok_r+0x30>
 8011da8:	461c      	mov	r4, r3
 8011daa:	4623      	mov	r3, r4
 8011dac:	460f      	mov	r7, r1
 8011dae:	f813 5b01 	ldrb.w	r5, [r3], #1
 8011db2:	e7f3      	b.n	8011d9c <__strtok_r+0x30>
 8011db4:	b115      	cbz	r5, 8011dbc <__strtok_r+0x50>
 8011db6:	2100      	movs	r1, #0
 8011db8:	7021      	strb	r1, [r4, #0]
 8011dba:	e000      	b.n	8011dbe <__strtok_r+0x52>
 8011dbc:	462b      	mov	r3, r5
 8011dbe:	6013      	str	r3, [r2, #0]
 8011dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011dc2 <strtok_r>:
 8011dc2:	2301      	movs	r3, #1
 8011dc4:	f7ff bfd2 	b.w	8011d6c <__strtok_r>

08011dc8 <_strtol_r>:
 8011dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011dcc:	4c40      	ldr	r4, [pc, #256]	; (8011ed0 <_strtol_r+0x108>)
 8011dce:	f8d4 9000 	ldr.w	r9, [r4]
 8011dd2:	460f      	mov	r7, r1
 8011dd4:	463d      	mov	r5, r7
 8011dd6:	f815 eb01 	ldrb.w	lr, [r5], #1
 8011dda:	eb09 040e 	add.w	r4, r9, lr
 8011dde:	7866      	ldrb	r6, [r4, #1]
 8011de0:	f006 0408 	and.w	r4, r6, #8
 8011de4:	f004 06ff 	and.w	r6, r4, #255	; 0xff
 8011de8:	b10c      	cbz	r4, 8011dee <_strtol_r+0x26>
 8011dea:	462f      	mov	r7, r5
 8011dec:	e7f2      	b.n	8011dd4 <_strtol_r+0xc>
 8011dee:	4674      	mov	r4, lr
 8011df0:	2c2d      	cmp	r4, #45	; 0x2d
 8011df2:	d103      	bne.n	8011dfc <_strtol_r+0x34>
 8011df4:	1cbd      	adds	r5, r7, #2
 8011df6:	787c      	ldrb	r4, [r7, #1]
 8011df8:	2601      	movs	r6, #1
 8011dfa:	e003      	b.n	8011e04 <_strtol_r+0x3c>
 8011dfc:	2c2b      	cmp	r4, #43	; 0x2b
 8011dfe:	bf04      	itt	eq
 8011e00:	787c      	ldrbeq	r4, [r7, #1]
 8011e02:	1cbd      	addeq	r5, r7, #2
 8011e04:	b113      	cbz	r3, 8011e0c <_strtol_r+0x44>
 8011e06:	2b10      	cmp	r3, #16
 8011e08:	d10a      	bne.n	8011e20 <_strtol_r+0x58>
 8011e0a:	e05a      	b.n	8011ec2 <_strtol_r+0xfa>
 8011e0c:	2c30      	cmp	r4, #48	; 0x30
 8011e0e:	d156      	bne.n	8011ebe <_strtol_r+0xf6>
 8011e10:	782c      	ldrb	r4, [r5, #0]
 8011e12:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8011e16:	2c58      	cmp	r4, #88	; 0x58
 8011e18:	d14c      	bne.n	8011eb4 <_strtol_r+0xec>
 8011e1a:	786c      	ldrb	r4, [r5, #1]
 8011e1c:	2310      	movs	r3, #16
 8011e1e:	3502      	adds	r5, #2
 8011e20:	2e00      	cmp	r6, #0
 8011e22:	bf14      	ite	ne
 8011e24:	f04f 4800 	movne.w	r8, #2147483648	; 0x80000000
 8011e28:	f06f 4800 	mvneq.w	r8, #2147483648	; 0x80000000
 8011e2c:	2700      	movs	r7, #0
 8011e2e:	fbb8 faf3 	udiv	sl, r8, r3
 8011e32:	46be      	mov	lr, r7
 8011e34:	fb03 881a 	mls	r8, r3, sl, r8
 8011e38:	eb09 0c04 	add.w	ip, r9, r4
 8011e3c:	f89c c001 	ldrb.w	ip, [ip, #1]
 8011e40:	f01c 0f04 	tst.w	ip, #4
 8011e44:	d001      	beq.n	8011e4a <_strtol_r+0x82>
 8011e46:	3c30      	subs	r4, #48	; 0x30
 8011e48:	e00b      	b.n	8011e62 <_strtol_r+0x9a>
 8011e4a:	f01c 0c03 	ands.w	ip, ip, #3
 8011e4e:	d01b      	beq.n	8011e88 <_strtol_r+0xc0>
 8011e50:	f1bc 0f01 	cmp.w	ip, #1
 8011e54:	bf0c      	ite	eq
 8011e56:	f04f 0c37 	moveq.w	ip, #55	; 0x37
 8011e5a:	f04f 0c57 	movne.w	ip, #87	; 0x57
 8011e5e:	ebcc 0404 	rsb	r4, ip, r4
 8011e62:	429c      	cmp	r4, r3
 8011e64:	da10      	bge.n	8011e88 <_strtol_r+0xc0>
 8011e66:	f1b7 3fff 	cmp.w	r7, #4294967295
 8011e6a:	d00a      	beq.n	8011e82 <_strtol_r+0xba>
 8011e6c:	45d6      	cmp	lr, sl
 8011e6e:	d806      	bhi.n	8011e7e <_strtol_r+0xb6>
 8011e70:	d101      	bne.n	8011e76 <_strtol_r+0xae>
 8011e72:	4544      	cmp	r4, r8
 8011e74:	dc03      	bgt.n	8011e7e <_strtol_r+0xb6>
 8011e76:	fb03 4e0e 	mla	lr, r3, lr, r4
 8011e7a:	2701      	movs	r7, #1
 8011e7c:	e001      	b.n	8011e82 <_strtol_r+0xba>
 8011e7e:	f04f 37ff 	mov.w	r7, #4294967295
 8011e82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011e86:	e7d7      	b.n	8011e38 <_strtol_r+0x70>
 8011e88:	1c7c      	adds	r4, r7, #1
 8011e8a:	4673      	mov	r3, lr
 8011e8c:	d10a      	bne.n	8011ea4 <_strtol_r+0xdc>
 8011e8e:	2e00      	cmp	r6, #0
 8011e90:	f04f 0122 	mov.w	r1, #34	; 0x22
 8011e94:	bf14      	ite	ne
 8011e96:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
 8011e9a:	f06f 4300 	mvneq.w	r3, #2147483648	; 0x80000000
 8011e9e:	6001      	str	r1, [r0, #0]
 8011ea0:	b92a      	cbnz	r2, 8011eae <_strtol_r+0xe6>
 8011ea2:	e011      	b.n	8011ec8 <_strtol_r+0x100>
 8011ea4:	b10e      	cbz	r6, 8011eaa <_strtol_r+0xe2>
 8011ea6:	f1ce 0300 	rsb	r3, lr, #0
 8011eaa:	b16a      	cbz	r2, 8011ec8 <_strtol_r+0x100>
 8011eac:	b107      	cbz	r7, 8011eb0 <_strtol_r+0xe8>
 8011eae:	1e69      	subs	r1, r5, #1
 8011eb0:	6011      	str	r1, [r2, #0]
 8011eb2:	e009      	b.n	8011ec8 <_strtol_r+0x100>
 8011eb4:	2430      	movs	r4, #48	; 0x30
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d1b2      	bne.n	8011e20 <_strtol_r+0x58>
 8011eba:	2308      	movs	r3, #8
 8011ebc:	e7b0      	b.n	8011e20 <_strtol_r+0x58>
 8011ebe:	230a      	movs	r3, #10
 8011ec0:	e7ae      	b.n	8011e20 <_strtol_r+0x58>
 8011ec2:	2c30      	cmp	r4, #48	; 0x30
 8011ec4:	d1ac      	bne.n	8011e20 <_strtol_r+0x58>
 8011ec6:	e7a3      	b.n	8011e10 <_strtol_r+0x48>
 8011ec8:	4618      	mov	r0, r3
 8011eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ece:	bf00      	nop
 8011ed0:	1fff4330 	.word	0x1fff4330

08011ed4 <strtol>:
 8011ed4:	b530      	push	{r4, r5, lr}
 8011ed6:	4613      	mov	r3, r2
 8011ed8:	4a04      	ldr	r2, [pc, #16]	; (8011eec <strtol+0x18>)
 8011eda:	4605      	mov	r5, r0
 8011edc:	460c      	mov	r4, r1
 8011ede:	6810      	ldr	r0, [r2, #0]
 8011ee0:	4629      	mov	r1, r5
 8011ee2:	4622      	mov	r2, r4
 8011ee4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ee8:	f7ff bf6e 	b.w	8011dc8 <_strtol_r>
 8011eec:	1fff432c 	.word	0x1fff432c

08011ef0 <__tzcalc_limits>:
 8011ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ef4:	4604      	mov	r4, r0
 8011ef6:	f000 faed 	bl	80124d4 <__gettzinfo>
 8011efa:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8011efe:	429c      	cmp	r4, r3
 8011f00:	f340 8094 	ble.w	801202c <__tzcalc_limits+0x13c>
 8011f04:	f46f 6ef6 	mvn.w	lr, #1968	; 0x7b0
 8011f08:	eb04 030e 	add.w	r3, r4, lr
 8011f0c:	f2a4 72b2 	subw	r2, r4, #1970	; 0x7b2
 8011f10:	109b      	asrs	r3, r3, #2
 8011f12:	f240 166d 	movw	r6, #365	; 0x16d
 8011f16:	fb06 3602 	mla	r6, r6, r2, r3
 8011f1a:	f46f 6cc8 	mvn.w	ip, #1600	; 0x640
 8011f1e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8011f22:	f2a4 726d 	subw	r2, r4, #1901	; 0x76d
 8011f26:	fb92 f2f3 	sdiv	r2, r2, r3
 8011f2a:	18b3      	adds	r3, r6, r2
 8011f2c:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8011f30:	eb04 060c 	add.w	r6, r4, ip
 8011f34:	fb96 f6f5 	sdiv	r6, r6, r5
 8011f38:	441e      	add	r6, r3
 8011f3a:	2364      	movs	r3, #100	; 0x64
 8011f3c:	6044      	str	r4, [r0, #4]
 8011f3e:	fb94 fef3 	sdiv	lr, r4, r3
 8011f42:	4601      	mov	r1, r0
 8011f44:	fb03 4e1e 	mls	lr, r3, lr, r4
 8011f48:	f100 0c38 	add.w	ip, r0, #56	; 0x38
 8011f4c:	fb94 f3f5 	sdiv	r3, r4, r5
 8011f50:	fb05 4513 	mls	r5, r5, r3, r4
 8011f54:	fab5 f585 	clz	r5, r5
 8011f58:	096d      	lsrs	r5, r5, #5
 8011f5a:	7a0b      	ldrb	r3, [r1, #8]
 8011f5c:	2b4a      	cmp	r3, #74	; 0x4a
 8011f5e:	d111      	bne.n	8011f84 <__tzcalc_limits+0x94>
 8011f60:	694b      	ldr	r3, [r1, #20]
 8011f62:	07a7      	lsls	r7, r4, #30
 8011f64:	eb06 0203 	add.w	r2, r6, r3
 8011f68:	d102      	bne.n	8011f70 <__tzcalc_limits+0x80>
 8011f6a:	f1be 0f00 	cmp.w	lr, #0
 8011f6e:	d100      	bne.n	8011f72 <__tzcalc_limits+0x82>
 8011f70:	b125      	cbz	r5, 8011f7c <__tzcalc_limits+0x8c>
 8011f72:	2b3b      	cmp	r3, #59	; 0x3b
 8011f74:	bfd4      	ite	le
 8011f76:	2300      	movle	r3, #0
 8011f78:	2301      	movgt	r3, #1
 8011f7a:	e000      	b.n	8011f7e <__tzcalc_limits+0x8e>
 8011f7c:	462b      	mov	r3, r5
 8011f7e:	4413      	add	r3, r2
 8011f80:	3b01      	subs	r3, #1
 8011f82:	e03f      	b.n	8012004 <__tzcalc_limits+0x114>
 8011f84:	2b44      	cmp	r3, #68	; 0x44
 8011f86:	d102      	bne.n	8011f8e <__tzcalc_limits+0x9e>
 8011f88:	694b      	ldr	r3, [r1, #20]
 8011f8a:	4433      	add	r3, r6
 8011f8c:	e03a      	b.n	8012004 <__tzcalc_limits+0x114>
 8011f8e:	07a2      	lsls	r2, r4, #30
 8011f90:	d105      	bne.n	8011f9e <__tzcalc_limits+0xae>
 8011f92:	f1be 0f00 	cmp.w	lr, #0
 8011f96:	bf0c      	ite	eq
 8011f98:	462b      	moveq	r3, r5
 8011f9a:	2301      	movne	r3, #1
 8011f9c:	e000      	b.n	8011fa0 <__tzcalc_limits+0xb0>
 8011f9e:	462b      	mov	r3, r5
 8011fa0:	4a24      	ldr	r2, [pc, #144]	; (8012034 <__tzcalc_limits+0x144>)
 8011fa2:	f04f 0930 	mov.w	r9, #48	; 0x30
 8011fa6:	fb09 2903 	mla	r9, r9, r3, r2
 8011faa:	68ca      	ldr	r2, [r1, #12]
 8011fac:	f1a9 0704 	sub.w	r7, r9, #4
 8011fb0:	46b2      	mov	sl, r6
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	da04      	bge.n	8011fc2 <__tzcalc_limits+0xd2>
 8011fb8:	f857 8f04 	ldr.w	r8, [r7, #4]!
 8011fbc:	3301      	adds	r3, #1
 8011fbe:	44c2      	add	sl, r8
 8011fc0:	e7f8      	b.n	8011fb4 <__tzcalc_limits+0xc4>
 8011fc2:	2a01      	cmp	r2, #1
 8011fc4:	bfb8      	it	lt
 8011fc6:	2201      	movlt	r2, #1
 8011fc8:	4690      	mov	r8, r2
 8011fca:	2707      	movs	r7, #7
 8011fcc:	f10a 0204 	add.w	r2, sl, #4
 8011fd0:	fb92 f7f7 	sdiv	r7, r2, r7
 8011fd4:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8011fd8:	1bd7      	subs	r7, r2, r7
 8011fda:	694a      	ldr	r2, [r1, #20]
 8011fdc:	1bd2      	subs	r2, r2, r7
 8011fde:	690f      	ldr	r7, [r1, #16]
 8011fe0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8011fe4:	f107 37ff 	add.w	r7, r7, #4294967295
 8011fe8:	f108 38ff 	add.w	r8, r8, #4294967295
 8011fec:	bf48      	it	mi
 8011fee:	3207      	addmi	r2, #7
 8011ff0:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8011ff4:	18bb      	adds	r3, r7, r2
 8011ff6:	f859 2028 	ldr.w	r2, [r9, r8, lsl #2]
 8011ffa:	4293      	cmp	r3, r2
 8011ffc:	db01      	blt.n	8012002 <__tzcalc_limits+0x112>
 8011ffe:	3b07      	subs	r3, #7
 8012000:	e7fb      	b.n	8011ffa <__tzcalc_limits+0x10a>
 8012002:	4453      	add	r3, sl
 8012004:	698a      	ldr	r2, [r1, #24]
 8012006:	4f0c      	ldr	r7, [pc, #48]	; (8012038 <__tzcalc_limits+0x148>)
 8012008:	fb07 2303 	mla	r3, r7, r3, r2
 801200c:	6a0f      	ldr	r7, [r1, #32]
 801200e:	443b      	add	r3, r7
 8012010:	f841 3f1c 	str.w	r3, [r1, #28]!
 8012014:	4561      	cmp	r1, ip
 8012016:	d1a0      	bne.n	8011f5a <__tzcalc_limits+0x6a>
 8012018:	69c3      	ldr	r3, [r0, #28]
 801201a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 801201c:	4293      	cmp	r3, r2
 801201e:	bfac      	ite	ge
 8012020:	2300      	movge	r3, #0
 8012022:	2301      	movlt	r3, #1
 8012024:	6003      	str	r3, [r0, #0]
 8012026:	2001      	movs	r0, #1
 8012028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801202c:	2000      	movs	r0, #0
 801202e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012032:	bf00      	nop
 8012034:	08014470 	.word	0x08014470
 8012038:	00015180 	.word	0x00015180

0801203c <__tz_lock>:
 801203c:	4770      	bx	lr

0801203e <__tz_unlock>:
 801203e:	4770      	bx	lr

08012040 <__swbuf_r>:
 8012040:	b570      	push	{r4, r5, r6, lr}
 8012042:	460d      	mov	r5, r1
 8012044:	4614      	mov	r4, r2
 8012046:	4606      	mov	r6, r0
 8012048:	b118      	cbz	r0, 8012052 <__swbuf_r+0x12>
 801204a:	6983      	ldr	r3, [r0, #24]
 801204c:	b90b      	cbnz	r3, 8012052 <__swbuf_r+0x12>
 801204e:	f000 f9b9 	bl	80123c4 <__sinit>
 8012052:	4b22      	ldr	r3, [pc, #136]	; (80120dc <__swbuf_r+0x9c>)
 8012054:	429c      	cmp	r4, r3
 8012056:	d101      	bne.n	801205c <__swbuf_r+0x1c>
 8012058:	6874      	ldr	r4, [r6, #4]
 801205a:	e008      	b.n	801206e <__swbuf_r+0x2e>
 801205c:	4b20      	ldr	r3, [pc, #128]	; (80120e0 <__swbuf_r+0xa0>)
 801205e:	429c      	cmp	r4, r3
 8012060:	d101      	bne.n	8012066 <__swbuf_r+0x26>
 8012062:	68b4      	ldr	r4, [r6, #8]
 8012064:	e003      	b.n	801206e <__swbuf_r+0x2e>
 8012066:	4b1f      	ldr	r3, [pc, #124]	; (80120e4 <__swbuf_r+0xa4>)
 8012068:	429c      	cmp	r4, r3
 801206a:	bf08      	it	eq
 801206c:	68f4      	ldreq	r4, [r6, #12]
 801206e:	69a3      	ldr	r3, [r4, #24]
 8012070:	60a3      	str	r3, [r4, #8]
 8012072:	89a3      	ldrh	r3, [r4, #12]
 8012074:	071a      	lsls	r2, r3, #28
 8012076:	d509      	bpl.n	801208c <__swbuf_r+0x4c>
 8012078:	6923      	ldr	r3, [r4, #16]
 801207a:	b13b      	cbz	r3, 801208c <__swbuf_r+0x4c>
 801207c:	6823      	ldr	r3, [r4, #0]
 801207e:	6920      	ldr	r0, [r4, #16]
 8012080:	1a18      	subs	r0, r3, r0
 8012082:	6963      	ldr	r3, [r4, #20]
 8012084:	4298      	cmp	r0, r3
 8012086:	b2ed      	uxtb	r5, r5
 8012088:	db0f      	blt.n	80120aa <__swbuf_r+0x6a>
 801208a:	e008      	b.n	801209e <__swbuf_r+0x5e>
 801208c:	4630      	mov	r0, r6
 801208e:	4621      	mov	r1, r4
 8012090:	f000 f82a 	bl	80120e8 <__swsetup_r>
 8012094:	2800      	cmp	r0, #0
 8012096:	d0f1      	beq.n	801207c <__swbuf_r+0x3c>
 8012098:	f04f 30ff 	mov.w	r0, #4294967295
 801209c:	bd70      	pop	{r4, r5, r6, pc}
 801209e:	4630      	mov	r0, r6
 80120a0:	4621      	mov	r1, r4
 80120a2:	f000 f925 	bl	80122f0 <_fflush_r>
 80120a6:	2800      	cmp	r0, #0
 80120a8:	d1f6      	bne.n	8012098 <__swbuf_r+0x58>
 80120aa:	68a3      	ldr	r3, [r4, #8]
 80120ac:	3b01      	subs	r3, #1
 80120ae:	60a3      	str	r3, [r4, #8]
 80120b0:	6823      	ldr	r3, [r4, #0]
 80120b2:	1c5a      	adds	r2, r3, #1
 80120b4:	6022      	str	r2, [r4, #0]
 80120b6:	701d      	strb	r5, [r3, #0]
 80120b8:	6963      	ldr	r3, [r4, #20]
 80120ba:	3001      	adds	r0, #1
 80120bc:	4298      	cmp	r0, r3
 80120be:	d004      	beq.n	80120ca <__swbuf_r+0x8a>
 80120c0:	89a3      	ldrh	r3, [r4, #12]
 80120c2:	07db      	lsls	r3, r3, #31
 80120c4:	d507      	bpl.n	80120d6 <__swbuf_r+0x96>
 80120c6:	2d0a      	cmp	r5, #10
 80120c8:	d105      	bne.n	80120d6 <__swbuf_r+0x96>
 80120ca:	4630      	mov	r0, r6
 80120cc:	4621      	mov	r1, r4
 80120ce:	f000 f90f 	bl	80122f0 <_fflush_r>
 80120d2:	2800      	cmp	r0, #0
 80120d4:	d1e0      	bne.n	8012098 <__swbuf_r+0x58>
 80120d6:	4628      	mov	r0, r5
 80120d8:	bd70      	pop	{r4, r5, r6, pc}
 80120da:	bf00      	nop
 80120dc:	08014410 	.word	0x08014410
 80120e0:	08014430 	.word	0x08014430
 80120e4:	08014450 	.word	0x08014450

080120e8 <__swsetup_r>:
 80120e8:	4b31      	ldr	r3, [pc, #196]	; (80121b0 <__swsetup_r+0xc8>)
 80120ea:	b570      	push	{r4, r5, r6, lr}
 80120ec:	681d      	ldr	r5, [r3, #0]
 80120ee:	4606      	mov	r6, r0
 80120f0:	460c      	mov	r4, r1
 80120f2:	b125      	cbz	r5, 80120fe <__swsetup_r+0x16>
 80120f4:	69ab      	ldr	r3, [r5, #24]
 80120f6:	b913      	cbnz	r3, 80120fe <__swsetup_r+0x16>
 80120f8:	4628      	mov	r0, r5
 80120fa:	f000 f963 	bl	80123c4 <__sinit>
 80120fe:	4b2d      	ldr	r3, [pc, #180]	; (80121b4 <__swsetup_r+0xcc>)
 8012100:	429c      	cmp	r4, r3
 8012102:	d101      	bne.n	8012108 <__swsetup_r+0x20>
 8012104:	686c      	ldr	r4, [r5, #4]
 8012106:	e008      	b.n	801211a <__swsetup_r+0x32>
 8012108:	4b2b      	ldr	r3, [pc, #172]	; (80121b8 <__swsetup_r+0xd0>)
 801210a:	429c      	cmp	r4, r3
 801210c:	d101      	bne.n	8012112 <__swsetup_r+0x2a>
 801210e:	68ac      	ldr	r4, [r5, #8]
 8012110:	e003      	b.n	801211a <__swsetup_r+0x32>
 8012112:	4b2a      	ldr	r3, [pc, #168]	; (80121bc <__swsetup_r+0xd4>)
 8012114:	429c      	cmp	r4, r3
 8012116:	bf08      	it	eq
 8012118:	68ec      	ldreq	r4, [r5, #12]
 801211a:	89a3      	ldrh	r3, [r4, #12]
 801211c:	b29a      	uxth	r2, r3
 801211e:	0711      	lsls	r1, r2, #28
 8012120:	d41d      	bmi.n	801215e <__swsetup_r+0x76>
 8012122:	06d5      	lsls	r5, r2, #27
 8012124:	d402      	bmi.n	801212c <__swsetup_r+0x44>
 8012126:	2209      	movs	r2, #9
 8012128:	6032      	str	r2, [r6, #0]
 801212a:	e038      	b.n	801219e <__swsetup_r+0xb6>
 801212c:	0750      	lsls	r0, r2, #29
 801212e:	d512      	bpl.n	8012156 <__swsetup_r+0x6e>
 8012130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012132:	b141      	cbz	r1, 8012146 <__swsetup_r+0x5e>
 8012134:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012138:	4299      	cmp	r1, r3
 801213a:	d002      	beq.n	8012142 <__swsetup_r+0x5a>
 801213c:	4630      	mov	r0, r6
 801213e:	f000 fa23 	bl	8012588 <_free_r>
 8012142:	2300      	movs	r3, #0
 8012144:	6363      	str	r3, [r4, #52]	; 0x34
 8012146:	89a3      	ldrh	r3, [r4, #12]
 8012148:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801214c:	81a3      	strh	r3, [r4, #12]
 801214e:	2300      	movs	r3, #0
 8012150:	6063      	str	r3, [r4, #4]
 8012152:	6923      	ldr	r3, [r4, #16]
 8012154:	6023      	str	r3, [r4, #0]
 8012156:	89a3      	ldrh	r3, [r4, #12]
 8012158:	f043 0308 	orr.w	r3, r3, #8
 801215c:	81a3      	strh	r3, [r4, #12]
 801215e:	6923      	ldr	r3, [r4, #16]
 8012160:	b94b      	cbnz	r3, 8012176 <__swsetup_r+0x8e>
 8012162:	89a3      	ldrh	r3, [r4, #12]
 8012164:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801216c:	d003      	beq.n	8012176 <__swsetup_r+0x8e>
 801216e:	4630      	mov	r0, r6
 8012170:	4621      	mov	r1, r4
 8012172:	f000 f9b3 	bl	80124dc <__smakebuf_r>
 8012176:	89a3      	ldrh	r3, [r4, #12]
 8012178:	f013 0201 	ands.w	r2, r3, #1
 801217c:	d005      	beq.n	801218a <__swsetup_r+0xa2>
 801217e:	2200      	movs	r2, #0
 8012180:	60a2      	str	r2, [r4, #8]
 8012182:	6962      	ldr	r2, [r4, #20]
 8012184:	4252      	negs	r2, r2
 8012186:	61a2      	str	r2, [r4, #24]
 8012188:	e003      	b.n	8012192 <__swsetup_r+0xaa>
 801218a:	0799      	lsls	r1, r3, #30
 801218c:	bf58      	it	pl
 801218e:	6962      	ldrpl	r2, [r4, #20]
 8012190:	60a2      	str	r2, [r4, #8]
 8012192:	6922      	ldr	r2, [r4, #16]
 8012194:	b94a      	cbnz	r2, 80121aa <__swsetup_r+0xc2>
 8012196:	f003 0080 	and.w	r0, r3, #128	; 0x80
 801219a:	b280      	uxth	r0, r0
 801219c:	b130      	cbz	r0, 80121ac <__swsetup_r+0xc4>
 801219e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121a2:	81a3      	strh	r3, [r4, #12]
 80121a4:	f04f 30ff 	mov.w	r0, #4294967295
 80121a8:	bd70      	pop	{r4, r5, r6, pc}
 80121aa:	2000      	movs	r0, #0
 80121ac:	bd70      	pop	{r4, r5, r6, pc}
 80121ae:	bf00      	nop
 80121b0:	1fff432c 	.word	0x1fff432c
 80121b4:	08014410 	.word	0x08014410
 80121b8:	08014430 	.word	0x08014430
 80121bc:	08014450 	.word	0x08014450

080121c0 <div>:
 80121c0:	2900      	cmp	r1, #0
 80121c2:	b510      	push	{r4, lr}
 80121c4:	fb91 f4f2 	sdiv	r4, r1, r2
 80121c8:	fb02 1314 	mls	r3, r2, r4, r1
 80121cc:	db04      	blt.n	80121d8 <div+0x18>
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	da07      	bge.n	80121e2 <div+0x22>
 80121d2:	3401      	adds	r4, #1
 80121d4:	1a9b      	subs	r3, r3, r2
 80121d6:	e004      	b.n	80121e2 <div+0x22>
 80121d8:	2b00      	cmp	r3, #0
 80121da:	bfc4      	itt	gt
 80121dc:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80121e0:	189b      	addgt	r3, r3, r2
 80121e2:	6004      	str	r4, [r0, #0]
 80121e4:	6043      	str	r3, [r0, #4]
 80121e6:	bd10      	pop	{r4, pc}

080121e8 <__sflush_r>:
 80121e8:	898a      	ldrh	r2, [r1, #12]
 80121ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121ee:	4605      	mov	r5, r0
 80121f0:	0710      	lsls	r0, r2, #28
 80121f2:	460c      	mov	r4, r1
 80121f4:	d457      	bmi.n	80122a6 <__sflush_r+0xbe>
 80121f6:	684b      	ldr	r3, [r1, #4]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	dc02      	bgt.n	8012202 <__sflush_r+0x1a>
 80121fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80121fe:	2b00      	cmp	r3, #0
 8012200:	dd18      	ble.n	8012234 <__sflush_r+0x4c>
 8012202:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012204:	b1b6      	cbz	r6, 8012234 <__sflush_r+0x4c>
 8012206:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 801220a:	2300      	movs	r3, #0
 801220c:	b292      	uxth	r2, r2
 801220e:	682f      	ldr	r7, [r5, #0]
 8012210:	602b      	str	r3, [r5, #0]
 8012212:	b10a      	cbz	r2, 8012218 <__sflush_r+0x30>
 8012214:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8012216:	e010      	b.n	801223a <__sflush_r+0x52>
 8012218:	6a21      	ldr	r1, [r4, #32]
 801221a:	4628      	mov	r0, r5
 801221c:	2301      	movs	r3, #1
 801221e:	47b0      	blx	r6
 8012220:	1c41      	adds	r1, r0, #1
 8012222:	4602      	mov	r2, r0
 8012224:	d109      	bne.n	801223a <__sflush_r+0x52>
 8012226:	682b      	ldr	r3, [r5, #0]
 8012228:	b13b      	cbz	r3, 801223a <__sflush_r+0x52>
 801222a:	2b1d      	cmp	r3, #29
 801222c:	d001      	beq.n	8012232 <__sflush_r+0x4a>
 801222e:	2b16      	cmp	r3, #22
 8012230:	d147      	bne.n	80122c2 <__sflush_r+0xda>
 8012232:	602f      	str	r7, [r5, #0]
 8012234:	2000      	movs	r0, #0
 8012236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801223a:	89a3      	ldrh	r3, [r4, #12]
 801223c:	075b      	lsls	r3, r3, #29
 801223e:	d505      	bpl.n	801224c <__sflush_r+0x64>
 8012240:	6863      	ldr	r3, [r4, #4]
 8012242:	1ad2      	subs	r2, r2, r3
 8012244:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012246:	b10b      	cbz	r3, 801224c <__sflush_r+0x64>
 8012248:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801224a:	1ad2      	subs	r2, r2, r3
 801224c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801224e:	6a21      	ldr	r1, [r4, #32]
 8012250:	2300      	movs	r3, #0
 8012252:	4628      	mov	r0, r5
 8012254:	47b0      	blx	r6
 8012256:	1c46      	adds	r6, r0, #1
 8012258:	89a3      	ldrh	r3, [r4, #12]
 801225a:	d105      	bne.n	8012268 <__sflush_r+0x80>
 801225c:	682a      	ldr	r2, [r5, #0]
 801225e:	b11a      	cbz	r2, 8012268 <__sflush_r+0x80>
 8012260:	2a1d      	cmp	r2, #29
 8012262:	d001      	beq.n	8012268 <__sflush_r+0x80>
 8012264:	2a16      	cmp	r2, #22
 8012266:	d119      	bne.n	801229c <__sflush_r+0xb4>
 8012268:	2200      	movs	r2, #0
 801226a:	6062      	str	r2, [r4, #4]
 801226c:	04d9      	lsls	r1, r3, #19
 801226e:	6922      	ldr	r2, [r4, #16]
 8012270:	6022      	str	r2, [r4, #0]
 8012272:	d504      	bpl.n	801227e <__sflush_r+0x96>
 8012274:	1c42      	adds	r2, r0, #1
 8012276:	d101      	bne.n	801227c <__sflush_r+0x94>
 8012278:	682b      	ldr	r3, [r5, #0]
 801227a:	b903      	cbnz	r3, 801227e <__sflush_r+0x96>
 801227c:	6560      	str	r0, [r4, #84]	; 0x54
 801227e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012280:	602f      	str	r7, [r5, #0]
 8012282:	2900      	cmp	r1, #0
 8012284:	d0d6      	beq.n	8012234 <__sflush_r+0x4c>
 8012286:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801228a:	4299      	cmp	r1, r3
 801228c:	d002      	beq.n	8012294 <__sflush_r+0xac>
 801228e:	4628      	mov	r0, r5
 8012290:	f000 f97a 	bl	8012588 <_free_r>
 8012294:	2000      	movs	r0, #0
 8012296:	6360      	str	r0, [r4, #52]	; 0x34
 8012298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801229c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122a0:	81a3      	strh	r3, [r4, #12]
 80122a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122a6:	690f      	ldr	r7, [r1, #16]
 80122a8:	2f00      	cmp	r7, #0
 80122aa:	d0c3      	beq.n	8012234 <__sflush_r+0x4c>
 80122ac:	0793      	lsls	r3, r2, #30
 80122ae:	680e      	ldr	r6, [r1, #0]
 80122b0:	bf08      	it	eq
 80122b2:	694b      	ldreq	r3, [r1, #20]
 80122b4:	600f      	str	r7, [r1, #0]
 80122b6:	bf18      	it	ne
 80122b8:	2300      	movne	r3, #0
 80122ba:	ebc7 0806 	rsb	r8, r7, r6
 80122be:	608b      	str	r3, [r1, #8]
 80122c0:	e012      	b.n	80122e8 <__sflush_r+0x100>
 80122c2:	89a3      	ldrh	r3, [r4, #12]
 80122c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122c8:	81a3      	strh	r3, [r4, #12]
 80122ca:	f04f 30ff 	mov.w	r0, #4294967295
 80122ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122d2:	4628      	mov	r0, r5
 80122d4:	6a21      	ldr	r1, [r4, #32]
 80122d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80122d8:	463a      	mov	r2, r7
 80122da:	4643      	mov	r3, r8
 80122dc:	47b0      	blx	r6
 80122de:	2800      	cmp	r0, #0
 80122e0:	ddef      	ble.n	80122c2 <__sflush_r+0xda>
 80122e2:	4407      	add	r7, r0
 80122e4:	ebc0 0808 	rsb	r8, r0, r8
 80122e8:	f1b8 0f00 	cmp.w	r8, #0
 80122ec:	dcf1      	bgt.n	80122d2 <__sflush_r+0xea>
 80122ee:	e7a1      	b.n	8012234 <__sflush_r+0x4c>

080122f0 <_fflush_r>:
 80122f0:	b538      	push	{r3, r4, r5, lr}
 80122f2:	690b      	ldr	r3, [r1, #16]
 80122f4:	4605      	mov	r5, r0
 80122f6:	460c      	mov	r4, r1
 80122f8:	b1db      	cbz	r3, 8012332 <_fflush_r+0x42>
 80122fa:	b118      	cbz	r0, 8012304 <_fflush_r+0x14>
 80122fc:	6983      	ldr	r3, [r0, #24]
 80122fe:	b90b      	cbnz	r3, 8012304 <_fflush_r+0x14>
 8012300:	f000 f860 	bl	80123c4 <__sinit>
 8012304:	4b0c      	ldr	r3, [pc, #48]	; (8012338 <_fflush_r+0x48>)
 8012306:	429c      	cmp	r4, r3
 8012308:	d101      	bne.n	801230e <_fflush_r+0x1e>
 801230a:	686c      	ldr	r4, [r5, #4]
 801230c:	e008      	b.n	8012320 <_fflush_r+0x30>
 801230e:	4b0b      	ldr	r3, [pc, #44]	; (801233c <_fflush_r+0x4c>)
 8012310:	429c      	cmp	r4, r3
 8012312:	d101      	bne.n	8012318 <_fflush_r+0x28>
 8012314:	68ac      	ldr	r4, [r5, #8]
 8012316:	e003      	b.n	8012320 <_fflush_r+0x30>
 8012318:	4b09      	ldr	r3, [pc, #36]	; (8012340 <_fflush_r+0x50>)
 801231a:	429c      	cmp	r4, r3
 801231c:	bf08      	it	eq
 801231e:	68ec      	ldreq	r4, [r5, #12]
 8012320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012324:	b12b      	cbz	r3, 8012332 <_fflush_r+0x42>
 8012326:	4628      	mov	r0, r5
 8012328:	4621      	mov	r1, r4
 801232a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801232e:	f7ff bf5b 	b.w	80121e8 <__sflush_r>
 8012332:	2000      	movs	r0, #0
 8012334:	bd38      	pop	{r3, r4, r5, pc}
 8012336:	bf00      	nop
 8012338:	08014410 	.word	0x08014410
 801233c:	08014430 	.word	0x08014430
 8012340:	08014450 	.word	0x08014450

08012344 <_cleanup_r>:
 8012344:	4901      	ldr	r1, [pc, #4]	; (801234c <_cleanup_r+0x8>)
 8012346:	f000 b8a7 	b.w	8012498 <_fwalk_reent>
 801234a:	bf00      	nop
 801234c:	080122f1 	.word	0x080122f1

08012350 <std.isra.0>:
 8012350:	2300      	movs	r3, #0
 8012352:	b510      	push	{r4, lr}
 8012354:	4604      	mov	r4, r0
 8012356:	6003      	str	r3, [r0, #0]
 8012358:	6043      	str	r3, [r0, #4]
 801235a:	6083      	str	r3, [r0, #8]
 801235c:	8181      	strh	r1, [r0, #12]
 801235e:	6643      	str	r3, [r0, #100]	; 0x64
 8012360:	81c2      	strh	r2, [r0, #14]
 8012362:	6103      	str	r3, [r0, #16]
 8012364:	6143      	str	r3, [r0, #20]
 8012366:	6183      	str	r3, [r0, #24]
 8012368:	4619      	mov	r1, r3
 801236a:	305c      	adds	r0, #92	; 0x5c
 801236c:	2208      	movs	r2, #8
 801236e:	f7ff f990 	bl	8011692 <memset>
 8012372:	4b05      	ldr	r3, [pc, #20]	; (8012388 <std.isra.0+0x38>)
 8012374:	6263      	str	r3, [r4, #36]	; 0x24
 8012376:	4b05      	ldr	r3, [pc, #20]	; (801238c <std.isra.0+0x3c>)
 8012378:	62a3      	str	r3, [r4, #40]	; 0x28
 801237a:	4b05      	ldr	r3, [pc, #20]	; (8012390 <std.isra.0+0x40>)
 801237c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801237e:	4b05      	ldr	r3, [pc, #20]	; (8012394 <std.isra.0+0x44>)
 8012380:	6224      	str	r4, [r4, #32]
 8012382:	6323      	str	r3, [r4, #48]	; 0x30
 8012384:	bd10      	pop	{r4, pc}
 8012386:	bf00      	nop
 8012388:	08012c95 	.word	0x08012c95
 801238c:	08012cb7 	.word	0x08012cb7
 8012390:	08012cef 	.word	0x08012cef
 8012394:	08012d13 	.word	0x08012d13

08012398 <__sfmoreglue>:
 8012398:	b570      	push	{r4, r5, r6, lr}
 801239a:	2368      	movs	r3, #104	; 0x68
 801239c:	1e4d      	subs	r5, r1, #1
 801239e:	435d      	muls	r5, r3
 80123a0:	460e      	mov	r6, r1
 80123a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80123a6:	f000 f933 	bl	8012610 <_malloc_r>
 80123aa:	4604      	mov	r4, r0
 80123ac:	b140      	cbz	r0, 80123c0 <__sfmoreglue+0x28>
 80123ae:	2100      	movs	r1, #0
 80123b0:	e880 0042 	stmia.w	r0, {r1, r6}
 80123b4:	300c      	adds	r0, #12
 80123b6:	60a0      	str	r0, [r4, #8]
 80123b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80123bc:	f7ff f969 	bl	8011692 <memset>
 80123c0:	4620      	mov	r0, r4
 80123c2:	bd70      	pop	{r4, r5, r6, pc}

080123c4 <__sinit>:
 80123c4:	6983      	ldr	r3, [r0, #24]
 80123c6:	b510      	push	{r4, lr}
 80123c8:	4604      	mov	r4, r0
 80123ca:	bb33      	cbnz	r3, 801241a <__sinit+0x56>
 80123cc:	6483      	str	r3, [r0, #72]	; 0x48
 80123ce:	64c3      	str	r3, [r0, #76]	; 0x4c
 80123d0:	6503      	str	r3, [r0, #80]	; 0x50
 80123d2:	4b12      	ldr	r3, [pc, #72]	; (801241c <__sinit+0x58>)
 80123d4:	4a12      	ldr	r2, [pc, #72]	; (8012420 <__sinit+0x5c>)
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	6282      	str	r2, [r0, #40]	; 0x28
 80123da:	4298      	cmp	r0, r3
 80123dc:	bf04      	itt	eq
 80123de:	2301      	moveq	r3, #1
 80123e0:	6183      	streq	r3, [r0, #24]
 80123e2:	f000 f81f 	bl	8012424 <__sfp>
 80123e6:	6060      	str	r0, [r4, #4]
 80123e8:	4620      	mov	r0, r4
 80123ea:	f000 f81b 	bl	8012424 <__sfp>
 80123ee:	60a0      	str	r0, [r4, #8]
 80123f0:	4620      	mov	r0, r4
 80123f2:	f000 f817 	bl	8012424 <__sfp>
 80123f6:	2104      	movs	r1, #4
 80123f8:	60e0      	str	r0, [r4, #12]
 80123fa:	2200      	movs	r2, #0
 80123fc:	6860      	ldr	r0, [r4, #4]
 80123fe:	f7ff ffa7 	bl	8012350 <std.isra.0>
 8012402:	68a0      	ldr	r0, [r4, #8]
 8012404:	2109      	movs	r1, #9
 8012406:	2201      	movs	r2, #1
 8012408:	f7ff ffa2 	bl	8012350 <std.isra.0>
 801240c:	68e0      	ldr	r0, [r4, #12]
 801240e:	2112      	movs	r1, #18
 8012410:	2202      	movs	r2, #2
 8012412:	f7ff ff9d 	bl	8012350 <std.isra.0>
 8012416:	2301      	movs	r3, #1
 8012418:	61a3      	str	r3, [r4, #24]
 801241a:	bd10      	pop	{r4, pc}
 801241c:	080142a8 	.word	0x080142a8
 8012420:	08012345 	.word	0x08012345

08012424 <__sfp>:
 8012424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012426:	4b1b      	ldr	r3, [pc, #108]	; (8012494 <__sfp+0x70>)
 8012428:	681e      	ldr	r6, [r3, #0]
 801242a:	69b3      	ldr	r3, [r6, #24]
 801242c:	4607      	mov	r7, r0
 801242e:	b913      	cbnz	r3, 8012436 <__sfp+0x12>
 8012430:	4630      	mov	r0, r6
 8012432:	f7ff ffc7 	bl	80123c4 <__sinit>
 8012436:	3648      	adds	r6, #72	; 0x48
 8012438:	68b4      	ldr	r4, [r6, #8]
 801243a:	6873      	ldr	r3, [r6, #4]
 801243c:	3b01      	subs	r3, #1
 801243e:	d404      	bmi.n	801244a <__sfp+0x26>
 8012440:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012444:	b175      	cbz	r5, 8012464 <__sfp+0x40>
 8012446:	3468      	adds	r4, #104	; 0x68
 8012448:	e7f8      	b.n	801243c <__sfp+0x18>
 801244a:	6833      	ldr	r3, [r6, #0]
 801244c:	b92b      	cbnz	r3, 801245a <__sfp+0x36>
 801244e:	4638      	mov	r0, r7
 8012450:	2104      	movs	r1, #4
 8012452:	f7ff ffa1 	bl	8012398 <__sfmoreglue>
 8012456:	6030      	str	r0, [r6, #0]
 8012458:	b108      	cbz	r0, 801245e <__sfp+0x3a>
 801245a:	6836      	ldr	r6, [r6, #0]
 801245c:	e7ec      	b.n	8012438 <__sfp+0x14>
 801245e:	230c      	movs	r3, #12
 8012460:	603b      	str	r3, [r7, #0]
 8012462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012464:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012468:	81e3      	strh	r3, [r4, #14]
 801246a:	2301      	movs	r3, #1
 801246c:	81a3      	strh	r3, [r4, #12]
 801246e:	6665      	str	r5, [r4, #100]	; 0x64
 8012470:	6025      	str	r5, [r4, #0]
 8012472:	60a5      	str	r5, [r4, #8]
 8012474:	6065      	str	r5, [r4, #4]
 8012476:	6125      	str	r5, [r4, #16]
 8012478:	6165      	str	r5, [r4, #20]
 801247a:	61a5      	str	r5, [r4, #24]
 801247c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012480:	4629      	mov	r1, r5
 8012482:	2208      	movs	r2, #8
 8012484:	f7ff f905 	bl	8011692 <memset>
 8012488:	6365      	str	r5, [r4, #52]	; 0x34
 801248a:	63a5      	str	r5, [r4, #56]	; 0x38
 801248c:	64a5      	str	r5, [r4, #72]	; 0x48
 801248e:	64e5      	str	r5, [r4, #76]	; 0x4c
 8012490:	4620      	mov	r0, r4
 8012492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012494:	080142a8 	.word	0x080142a8

08012498 <_fwalk_reent>:
 8012498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801249c:	4680      	mov	r8, r0
 801249e:	4689      	mov	r9, r1
 80124a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80124a4:	2600      	movs	r6, #0
 80124a6:	b194      	cbz	r4, 80124ce <_fwalk_reent+0x36>
 80124a8:	68a5      	ldr	r5, [r4, #8]
 80124aa:	6867      	ldr	r7, [r4, #4]
 80124ac:	3f01      	subs	r7, #1
 80124ae:	d40c      	bmi.n	80124ca <_fwalk_reent+0x32>
 80124b0:	89ab      	ldrh	r3, [r5, #12]
 80124b2:	2b01      	cmp	r3, #1
 80124b4:	d907      	bls.n	80124c6 <_fwalk_reent+0x2e>
 80124b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80124ba:	3301      	adds	r3, #1
 80124bc:	d003      	beq.n	80124c6 <_fwalk_reent+0x2e>
 80124be:	4640      	mov	r0, r8
 80124c0:	4629      	mov	r1, r5
 80124c2:	47c8      	blx	r9
 80124c4:	4306      	orrs	r6, r0
 80124c6:	3568      	adds	r5, #104	; 0x68
 80124c8:	e7f0      	b.n	80124ac <_fwalk_reent+0x14>
 80124ca:	6824      	ldr	r4, [r4, #0]
 80124cc:	e7eb      	b.n	80124a6 <_fwalk_reent+0xe>
 80124ce:	4630      	mov	r0, r6
 80124d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080124d4 <__gettzinfo>:
 80124d4:	4800      	ldr	r0, [pc, #0]	; (80124d8 <__gettzinfo+0x4>)
 80124d6:	4770      	bx	lr
 80124d8:	1fff4334 	.word	0x1fff4334

080124dc <__smakebuf_r>:
 80124dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80124de:	898b      	ldrh	r3, [r1, #12]
 80124e0:	079d      	lsls	r5, r3, #30
 80124e2:	b091      	sub	sp, #68	; 0x44
 80124e4:	4606      	mov	r6, r0
 80124e6:	460c      	mov	r4, r1
 80124e8:	d426      	bmi.n	8012538 <__smakebuf_r+0x5c>
 80124ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124ee:	2900      	cmp	r1, #0
 80124f0:	da09      	bge.n	8012506 <__smakebuf_r+0x2a>
 80124f2:	89a3      	ldrh	r3, [r4, #12]
 80124f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80124f8:	f04f 0500 	mov.w	r5, #0
 80124fc:	bf14      	ite	ne
 80124fe:	2740      	movne	r7, #64	; 0x40
 8012500:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 8012504:	e00d      	b.n	8012522 <__smakebuf_r+0x46>
 8012506:	aa01      	add	r2, sp, #4
 8012508:	f000 fc2a 	bl	8012d60 <_fstat_r>
 801250c:	2800      	cmp	r0, #0
 801250e:	dbf0      	blt.n	80124f2 <__smakebuf_r+0x16>
 8012510:	9d02      	ldr	r5, [sp, #8]
 8012512:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8012516:	f5a5 5100 	sub.w	r1, r5, #8192	; 0x2000
 801251a:	424d      	negs	r5, r1
 801251c:	414d      	adcs	r5, r1
 801251e:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8012522:	4630      	mov	r0, r6
 8012524:	4639      	mov	r1, r7
 8012526:	f000 f873 	bl	8012610 <_malloc_r>
 801252a:	b960      	cbnz	r0, 8012546 <__smakebuf_r+0x6a>
 801252c:	89a3      	ldrh	r3, [r4, #12]
 801252e:	059a      	lsls	r2, r3, #22
 8012530:	d41d      	bmi.n	801256e <__smakebuf_r+0x92>
 8012532:	f043 0302 	orr.w	r3, r3, #2
 8012536:	81a3      	strh	r3, [r4, #12]
 8012538:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801253c:	6023      	str	r3, [r4, #0]
 801253e:	6123      	str	r3, [r4, #16]
 8012540:	2301      	movs	r3, #1
 8012542:	6163      	str	r3, [r4, #20]
 8012544:	e013      	b.n	801256e <__smakebuf_r+0x92>
 8012546:	4b0b      	ldr	r3, [pc, #44]	; (8012574 <__smakebuf_r+0x98>)
 8012548:	62b3      	str	r3, [r6, #40]	; 0x28
 801254a:	89a3      	ldrh	r3, [r4, #12]
 801254c:	6020      	str	r0, [r4, #0]
 801254e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012552:	81a3      	strh	r3, [r4, #12]
 8012554:	6120      	str	r0, [r4, #16]
 8012556:	6167      	str	r7, [r4, #20]
 8012558:	b14d      	cbz	r5, 801256e <__smakebuf_r+0x92>
 801255a:	4630      	mov	r0, r6
 801255c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012560:	f000 fc10 	bl	8012d84 <_isatty_r>
 8012564:	b118      	cbz	r0, 801256e <__smakebuf_r+0x92>
 8012566:	89a3      	ldrh	r3, [r4, #12]
 8012568:	f043 0301 	orr.w	r3, r3, #1
 801256c:	81a3      	strh	r3, [r4, #12]
 801256e:	b011      	add	sp, #68	; 0x44
 8012570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012572:	bf00      	nop
 8012574:	08012345 	.word	0x08012345

08012578 <malloc>:
 8012578:	4b02      	ldr	r3, [pc, #8]	; (8012584 <malloc+0xc>)
 801257a:	4601      	mov	r1, r0
 801257c:	6818      	ldr	r0, [r3, #0]
 801257e:	f000 b847 	b.w	8012610 <_malloc_r>
 8012582:	bf00      	nop
 8012584:	1fff432c 	.word	0x1fff432c

08012588 <_free_r>:
 8012588:	b530      	push	{r4, r5, lr}
 801258a:	2900      	cmp	r1, #0
 801258c:	d03d      	beq.n	801260a <_free_r+0x82>
 801258e:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8012592:	1f0b      	subs	r3, r1, #4
 8012594:	491d      	ldr	r1, [pc, #116]	; (801260c <_free_r+0x84>)
 8012596:	2a00      	cmp	r2, #0
 8012598:	bfb8      	it	lt
 801259a:	189b      	addlt	r3, r3, r2
 801259c:	680a      	ldr	r2, [r1, #0]
 801259e:	460c      	mov	r4, r1
 80125a0:	b912      	cbnz	r2, 80125a8 <_free_r+0x20>
 80125a2:	605a      	str	r2, [r3, #4]
 80125a4:	600b      	str	r3, [r1, #0]
 80125a6:	bd30      	pop	{r4, r5, pc}
 80125a8:	4293      	cmp	r3, r2
 80125aa:	d20d      	bcs.n	80125c8 <_free_r+0x40>
 80125ac:	6819      	ldr	r1, [r3, #0]
 80125ae:	1858      	adds	r0, r3, r1
 80125b0:	4290      	cmp	r0, r2
 80125b2:	bf01      	itttt	eq
 80125b4:	585a      	ldreq	r2, [r3, r1]
 80125b6:	1852      	addeq	r2, r2, r1
 80125b8:	601a      	streq	r2, [r3, #0]
 80125ba:	6842      	ldreq	r2, [r0, #4]
 80125bc:	605a      	str	r2, [r3, #4]
 80125be:	6023      	str	r3, [r4, #0]
 80125c0:	bd30      	pop	{r4, r5, pc}
 80125c2:	4299      	cmp	r1, r3
 80125c4:	d803      	bhi.n	80125ce <_free_r+0x46>
 80125c6:	460a      	mov	r2, r1
 80125c8:	6851      	ldr	r1, [r2, #4]
 80125ca:	2900      	cmp	r1, #0
 80125cc:	d1f9      	bne.n	80125c2 <_free_r+0x3a>
 80125ce:	6814      	ldr	r4, [r2, #0]
 80125d0:	1915      	adds	r5, r2, r4
 80125d2:	429d      	cmp	r5, r3
 80125d4:	d10a      	bne.n	80125ec <_free_r+0x64>
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	4423      	add	r3, r4
 80125da:	18d0      	adds	r0, r2, r3
 80125dc:	4288      	cmp	r0, r1
 80125de:	6013      	str	r3, [r2, #0]
 80125e0:	d113      	bne.n	801260a <_free_r+0x82>
 80125e2:	6808      	ldr	r0, [r1, #0]
 80125e4:	4403      	add	r3, r0
 80125e6:	6013      	str	r3, [r2, #0]
 80125e8:	684b      	ldr	r3, [r1, #4]
 80125ea:	e00d      	b.n	8012608 <_free_r+0x80>
 80125ec:	d902      	bls.n	80125f4 <_free_r+0x6c>
 80125ee:	230c      	movs	r3, #12
 80125f0:	6003      	str	r3, [r0, #0]
 80125f2:	bd30      	pop	{r4, r5, pc}
 80125f4:	681c      	ldr	r4, [r3, #0]
 80125f6:	1918      	adds	r0, r3, r4
 80125f8:	4288      	cmp	r0, r1
 80125fa:	bf04      	itt	eq
 80125fc:	6808      	ldreq	r0, [r1, #0]
 80125fe:	6849      	ldreq	r1, [r1, #4]
 8012600:	6059      	str	r1, [r3, #4]
 8012602:	bf04      	itt	eq
 8012604:	1900      	addeq	r0, r0, r4
 8012606:	6018      	streq	r0, [r3, #0]
 8012608:	6053      	str	r3, [r2, #4]
 801260a:	bd30      	pop	{r4, r5, pc}
 801260c:	1fff485c 	.word	0x1fff485c

08012610 <_malloc_r>:
 8012610:	b570      	push	{r4, r5, r6, lr}
 8012612:	1ccc      	adds	r4, r1, #3
 8012614:	f024 0403 	bic.w	r4, r4, #3
 8012618:	3408      	adds	r4, #8
 801261a:	2c0c      	cmp	r4, #12
 801261c:	bf38      	it	cc
 801261e:	240c      	movcc	r4, #12
 8012620:	2c00      	cmp	r4, #0
 8012622:	4606      	mov	r6, r0
 8012624:	da03      	bge.n	801262e <_malloc_r+0x1e>
 8012626:	230c      	movs	r3, #12
 8012628:	6033      	str	r3, [r6, #0]
 801262a:	2000      	movs	r0, #0
 801262c:	bd70      	pop	{r4, r5, r6, pc}
 801262e:	428c      	cmp	r4, r1
 8012630:	d3f9      	bcc.n	8012626 <_malloc_r+0x16>
 8012632:	4a20      	ldr	r2, [pc, #128]	; (80126b4 <_malloc_r+0xa4>)
 8012634:	6813      	ldr	r3, [r2, #0]
 8012636:	4610      	mov	r0, r2
 8012638:	4619      	mov	r1, r3
 801263a:	b1a1      	cbz	r1, 8012666 <_malloc_r+0x56>
 801263c:	680a      	ldr	r2, [r1, #0]
 801263e:	1b12      	subs	r2, r2, r4
 8012640:	d40e      	bmi.n	8012660 <_malloc_r+0x50>
 8012642:	2a0b      	cmp	r2, #11
 8012644:	d903      	bls.n	801264e <_malloc_r+0x3e>
 8012646:	600a      	str	r2, [r1, #0]
 8012648:	188b      	adds	r3, r1, r2
 801264a:	508c      	str	r4, [r1, r2]
 801264c:	e01f      	b.n	801268e <_malloc_r+0x7e>
 801264e:	428b      	cmp	r3, r1
 8012650:	bf0d      	iteet	eq
 8012652:	685a      	ldreq	r2, [r3, #4]
 8012654:	684a      	ldrne	r2, [r1, #4]
 8012656:	605a      	strne	r2, [r3, #4]
 8012658:	6002      	streq	r2, [r0, #0]
 801265a:	bf18      	it	ne
 801265c:	460b      	movne	r3, r1
 801265e:	e016      	b.n	801268e <_malloc_r+0x7e>
 8012660:	460b      	mov	r3, r1
 8012662:	6849      	ldr	r1, [r1, #4]
 8012664:	e7e9      	b.n	801263a <_malloc_r+0x2a>
 8012666:	4d14      	ldr	r5, [pc, #80]	; (80126b8 <_malloc_r+0xa8>)
 8012668:	682b      	ldr	r3, [r5, #0]
 801266a:	b91b      	cbnz	r3, 8012674 <_malloc_r+0x64>
 801266c:	4630      	mov	r0, r6
 801266e:	f000 fb01 	bl	8012c74 <_sbrk_r>
 8012672:	6028      	str	r0, [r5, #0]
 8012674:	4630      	mov	r0, r6
 8012676:	4621      	mov	r1, r4
 8012678:	f000 fafc 	bl	8012c74 <_sbrk_r>
 801267c:	1c42      	adds	r2, r0, #1
 801267e:	4603      	mov	r3, r0
 8012680:	d0d1      	beq.n	8012626 <_malloc_r+0x16>
 8012682:	1cc5      	adds	r5, r0, #3
 8012684:	f025 0503 	bic.w	r5, r5, #3
 8012688:	4285      	cmp	r5, r0
 801268a:	d10a      	bne.n	80126a2 <_malloc_r+0x92>
 801268c:	601c      	str	r4, [r3, #0]
 801268e:	f103 000b 	add.w	r0, r3, #11
 8012692:	1d1a      	adds	r2, r3, #4
 8012694:	f020 0007 	bic.w	r0, r0, #7
 8012698:	1a82      	subs	r2, r0, r2
 801269a:	d00a      	beq.n	80126b2 <_malloc_r+0xa2>
 801269c:	4251      	negs	r1, r2
 801269e:	5099      	str	r1, [r3, r2]
 80126a0:	bd70      	pop	{r4, r5, r6, pc}
 80126a2:	4630      	mov	r0, r6
 80126a4:	1ae9      	subs	r1, r5, r3
 80126a6:	f000 fae5 	bl	8012c74 <_sbrk_r>
 80126aa:	3001      	adds	r0, #1
 80126ac:	d0bb      	beq.n	8012626 <_malloc_r+0x16>
 80126ae:	462b      	mov	r3, r5
 80126b0:	e7ec      	b.n	801268c <_malloc_r+0x7c>
 80126b2:	bd70      	pop	{r4, r5, r6, pc}
 80126b4:	1fff485c 	.word	0x1fff485c
 80126b8:	1fff4858 	.word	0x1fff4858

080126bc <__ssputs_r>:
 80126bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80126c0:	688e      	ldr	r6, [r1, #8]
 80126c2:	42b3      	cmp	r3, r6
 80126c4:	4682      	mov	sl, r0
 80126c6:	460c      	mov	r4, r1
 80126c8:	4690      	mov	r8, r2
 80126ca:	4699      	mov	r9, r3
 80126cc:	d340      	bcc.n	8012750 <__ssputs_r+0x94>
 80126ce:	898a      	ldrh	r2, [r1, #12]
 80126d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80126d4:	d03a      	beq.n	801274c <__ssputs_r+0x90>
 80126d6:	6825      	ldr	r5, [r4, #0]
 80126d8:	6909      	ldr	r1, [r1, #16]
 80126da:	1a6f      	subs	r7, r5, r1
 80126dc:	6965      	ldr	r5, [r4, #20]
 80126de:	2302      	movs	r3, #2
 80126e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80126e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80126e8:	1c7b      	adds	r3, r7, #1
 80126ea:	444b      	add	r3, r9
 80126ec:	429d      	cmp	r5, r3
 80126ee:	bf38      	it	cc
 80126f0:	461d      	movcc	r5, r3
 80126f2:	0553      	lsls	r3, r2, #21
 80126f4:	d50f      	bpl.n	8012716 <__ssputs_r+0x5a>
 80126f6:	4629      	mov	r1, r5
 80126f8:	f7ff ff8a 	bl	8012610 <_malloc_r>
 80126fc:	4606      	mov	r6, r0
 80126fe:	b198      	cbz	r0, 8012728 <__ssputs_r+0x6c>
 8012700:	6921      	ldr	r1, [r4, #16]
 8012702:	463a      	mov	r2, r7
 8012704:	f7fe ffba 	bl	801167c <memcpy>
 8012708:	89a3      	ldrh	r3, [r4, #12]
 801270a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801270e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012712:	81a3      	strh	r3, [r4, #12]
 8012714:	e013      	b.n	801273e <__ssputs_r+0x82>
 8012716:	462a      	mov	r2, r5
 8012718:	f000 fb80 	bl	8012e1c <_realloc_r>
 801271c:	4606      	mov	r6, r0
 801271e:	b970      	cbnz	r0, 801273e <__ssputs_r+0x82>
 8012720:	4650      	mov	r0, sl
 8012722:	6921      	ldr	r1, [r4, #16]
 8012724:	f7ff ff30 	bl	8012588 <_free_r>
 8012728:	230c      	movs	r3, #12
 801272a:	f8ca 3000 	str.w	r3, [sl]
 801272e:	89a3      	ldrh	r3, [r4, #12]
 8012730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012734:	81a3      	strh	r3, [r4, #12]
 8012736:	f04f 30ff 	mov.w	r0, #4294967295
 801273a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801273e:	6126      	str	r6, [r4, #16]
 8012740:	6165      	str	r5, [r4, #20]
 8012742:	443e      	add	r6, r7
 8012744:	1bed      	subs	r5, r5, r7
 8012746:	6026      	str	r6, [r4, #0]
 8012748:	60a5      	str	r5, [r4, #8]
 801274a:	464e      	mov	r6, r9
 801274c:	45b1      	cmp	r9, r6
 801274e:	d200      	bcs.n	8012752 <__ssputs_r+0x96>
 8012750:	464e      	mov	r6, r9
 8012752:	4632      	mov	r2, r6
 8012754:	6820      	ldr	r0, [r4, #0]
 8012756:	4641      	mov	r1, r8
 8012758:	f000 fb45 	bl	8012de6 <memmove>
 801275c:	68a3      	ldr	r3, [r4, #8]
 801275e:	1b9b      	subs	r3, r3, r6
 8012760:	60a3      	str	r3, [r4, #8]
 8012762:	6823      	ldr	r3, [r4, #0]
 8012764:	441e      	add	r6, r3
 8012766:	6026      	str	r6, [r4, #0]
 8012768:	2000      	movs	r0, #0
 801276a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08012770 <_svfiprintf_r>:
 8012770:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012774:	b09d      	sub	sp, #116	; 0x74
 8012776:	4606      	mov	r6, r0
 8012778:	9303      	str	r3, [sp, #12]
 801277a:	898b      	ldrh	r3, [r1, #12]
 801277c:	061c      	lsls	r4, r3, #24
 801277e:	460d      	mov	r5, r1
 8012780:	4690      	mov	r8, r2
 8012782:	d50c      	bpl.n	801279e <_svfiprintf_r+0x2e>
 8012784:	690b      	ldr	r3, [r1, #16]
 8012786:	b953      	cbnz	r3, 801279e <_svfiprintf_r+0x2e>
 8012788:	2140      	movs	r1, #64	; 0x40
 801278a:	f7ff ff41 	bl	8012610 <_malloc_r>
 801278e:	6028      	str	r0, [r5, #0]
 8012790:	6128      	str	r0, [r5, #16]
 8012792:	b910      	cbnz	r0, 801279a <_svfiprintf_r+0x2a>
 8012794:	230c      	movs	r3, #12
 8012796:	6033      	str	r3, [r6, #0]
 8012798:	e0cc      	b.n	8012934 <_svfiprintf_r+0x1c4>
 801279a:	2340      	movs	r3, #64	; 0x40
 801279c:	616b      	str	r3, [r5, #20]
 801279e:	2300      	movs	r3, #0
 80127a0:	9309      	str	r3, [sp, #36]	; 0x24
 80127a2:	2320      	movs	r3, #32
 80127a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80127a8:	2330      	movs	r3, #48	; 0x30
 80127aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80127ae:	4643      	mov	r3, r8
 80127b0:	461c      	mov	r4, r3
 80127b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80127b6:	b91a      	cbnz	r2, 80127c0 <_svfiprintf_r+0x50>
 80127b8:	ebb4 0908 	subs.w	r9, r4, r8
 80127bc:	d00f      	beq.n	80127de <_svfiprintf_r+0x6e>
 80127be:	e002      	b.n	80127c6 <_svfiprintf_r+0x56>
 80127c0:	2a25      	cmp	r2, #37	; 0x25
 80127c2:	d1f5      	bne.n	80127b0 <_svfiprintf_r+0x40>
 80127c4:	e7f8      	b.n	80127b8 <_svfiprintf_r+0x48>
 80127c6:	4630      	mov	r0, r6
 80127c8:	4629      	mov	r1, r5
 80127ca:	4642      	mov	r2, r8
 80127cc:	464b      	mov	r3, r9
 80127ce:	f7ff ff75 	bl	80126bc <__ssputs_r>
 80127d2:	3001      	adds	r0, #1
 80127d4:	f000 80a9 	beq.w	801292a <_svfiprintf_r+0x1ba>
 80127d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127da:	444b      	add	r3, r9
 80127dc:	9309      	str	r3, [sp, #36]	; 0x24
 80127de:	7823      	ldrb	r3, [r4, #0]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	f000 80a2 	beq.w	801292a <_svfiprintf_r+0x1ba>
 80127e6:	2300      	movs	r3, #0
 80127e8:	f04f 32ff 	mov.w	r2, #4294967295
 80127ec:	9304      	str	r3, [sp, #16]
 80127ee:	9307      	str	r3, [sp, #28]
 80127f0:	9205      	str	r2, [sp, #20]
 80127f2:	9306      	str	r3, [sp, #24]
 80127f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80127f8:	931a      	str	r3, [sp, #104]	; 0x68
 80127fa:	f104 0801 	add.w	r8, r4, #1
 80127fe:	4644      	mov	r4, r8
 8012800:	f8df 9148 	ldr.w	r9, [pc, #328]	; 801294c <_svfiprintf_r+0x1dc>
 8012804:	7821      	ldrb	r1, [r4, #0]
 8012806:	4648      	mov	r0, r9
 8012808:	2205      	movs	r2, #5
 801280a:	f000 fadd 	bl	8012dc8 <memchr>
 801280e:	f108 0801 	add.w	r8, r8, #1
 8012812:	9b04      	ldr	r3, [sp, #16]
 8012814:	b130      	cbz	r0, 8012824 <_svfiprintf_r+0xb4>
 8012816:	ebc9 0000 	rsb	r0, r9, r0
 801281a:	2201      	movs	r2, #1
 801281c:	4082      	lsls	r2, r0
 801281e:	4313      	orrs	r3, r2
 8012820:	9304      	str	r3, [sp, #16]
 8012822:	e7ec      	b.n	80127fe <_svfiprintf_r+0x8e>
 8012824:	06d8      	lsls	r0, r3, #27
 8012826:	bf44      	itt	mi
 8012828:	2220      	movmi	r2, #32
 801282a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801282e:	0719      	lsls	r1, r3, #28
 8012830:	bf44      	itt	mi
 8012832:	222b      	movmi	r2, #43	; 0x2b
 8012834:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012838:	7822      	ldrb	r2, [r4, #0]
 801283a:	2a2a      	cmp	r2, #42	; 0x2a
 801283c:	d002      	beq.n	8012844 <_svfiprintf_r+0xd4>
 801283e:	9907      	ldr	r1, [sp, #28]
 8012840:	4623      	mov	r3, r4
 8012842:	e00e      	b.n	8012862 <_svfiprintf_r+0xf2>
 8012844:	9a03      	ldr	r2, [sp, #12]
 8012846:	1d11      	adds	r1, r2, #4
 8012848:	6812      	ldr	r2, [r2, #0]
 801284a:	9103      	str	r1, [sp, #12]
 801284c:	2a00      	cmp	r2, #0
 801284e:	bfbb      	ittet	lt
 8012850:	4252      	neglt	r2, r2
 8012852:	f043 0302 	orrlt.w	r3, r3, #2
 8012856:	9207      	strge	r2, [sp, #28]
 8012858:	9207      	strlt	r2, [sp, #28]
 801285a:	bfb8      	it	lt
 801285c:	9304      	strlt	r3, [sp, #16]
 801285e:	3401      	adds	r4, #1
 8012860:	e00a      	b.n	8012878 <_svfiprintf_r+0x108>
 8012862:	461c      	mov	r4, r3
 8012864:	3301      	adds	r3, #1
 8012866:	7822      	ldrb	r2, [r4, #0]
 8012868:	3a30      	subs	r2, #48	; 0x30
 801286a:	2a09      	cmp	r2, #9
 801286c:	d803      	bhi.n	8012876 <_svfiprintf_r+0x106>
 801286e:	200a      	movs	r0, #10
 8012870:	fb00 2101 	mla	r1, r0, r1, r2
 8012874:	e7f5      	b.n	8012862 <_svfiprintf_r+0xf2>
 8012876:	9107      	str	r1, [sp, #28]
 8012878:	7823      	ldrb	r3, [r4, #0]
 801287a:	2b2e      	cmp	r3, #46	; 0x2e
 801287c:	d11a      	bne.n	80128b4 <_svfiprintf_r+0x144>
 801287e:	7863      	ldrb	r3, [r4, #1]
 8012880:	2b2a      	cmp	r3, #42	; 0x2a
 8012882:	d10a      	bne.n	801289a <_svfiprintf_r+0x12a>
 8012884:	9b03      	ldr	r3, [sp, #12]
 8012886:	1d1a      	adds	r2, r3, #4
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	9203      	str	r2, [sp, #12]
 801288c:	2b00      	cmp	r3, #0
 801288e:	bfb8      	it	lt
 8012890:	f04f 33ff 	movlt.w	r3, #4294967295
 8012894:	3402      	adds	r4, #2
 8012896:	9305      	str	r3, [sp, #20]
 8012898:	e00c      	b.n	80128b4 <_svfiprintf_r+0x144>
 801289a:	1c61      	adds	r1, r4, #1
 801289c:	2200      	movs	r2, #0
 801289e:	460c      	mov	r4, r1
 80128a0:	3101      	adds	r1, #1
 80128a2:	7823      	ldrb	r3, [r4, #0]
 80128a4:	3b30      	subs	r3, #48	; 0x30
 80128a6:	2b09      	cmp	r3, #9
 80128a8:	d803      	bhi.n	80128b2 <_svfiprintf_r+0x142>
 80128aa:	200a      	movs	r0, #10
 80128ac:	fb00 3202 	mla	r2, r0, r2, r3
 80128b0:	e7f5      	b.n	801289e <_svfiprintf_r+0x12e>
 80128b2:	9205      	str	r2, [sp, #20]
 80128b4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8012950 <_svfiprintf_r+0x1e0>
 80128b8:	7821      	ldrb	r1, [r4, #0]
 80128ba:	4640      	mov	r0, r8
 80128bc:	2203      	movs	r2, #3
 80128be:	f000 fa83 	bl	8012dc8 <memchr>
 80128c2:	b138      	cbz	r0, 80128d4 <_svfiprintf_r+0x164>
 80128c4:	9a04      	ldr	r2, [sp, #16]
 80128c6:	ebc8 0000 	rsb	r0, r8, r0
 80128ca:	2340      	movs	r3, #64	; 0x40
 80128cc:	4083      	lsls	r3, r0
 80128ce:	4313      	orrs	r3, r2
 80128d0:	9304      	str	r3, [sp, #16]
 80128d2:	3401      	adds	r4, #1
 80128d4:	7821      	ldrb	r1, [r4, #0]
 80128d6:	481a      	ldr	r0, [pc, #104]	; (8012940 <_svfiprintf_r+0x1d0>)
 80128d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80128dc:	2206      	movs	r2, #6
 80128de:	f104 0801 	add.w	r8, r4, #1
 80128e2:	f000 fa71 	bl	8012dc8 <memchr>
 80128e6:	b188      	cbz	r0, 801290c <_svfiprintf_r+0x19c>
 80128e8:	4b16      	ldr	r3, [pc, #88]	; (8012944 <_svfiprintf_r+0x1d4>)
 80128ea:	b933      	cbnz	r3, 80128fa <_svfiprintf_r+0x18a>
 80128ec:	9b03      	ldr	r3, [sp, #12]
 80128ee:	3307      	adds	r3, #7
 80128f0:	f023 0307 	bic.w	r3, r3, #7
 80128f4:	3308      	adds	r3, #8
 80128f6:	9303      	str	r3, [sp, #12]
 80128f8:	e013      	b.n	8012922 <_svfiprintf_r+0x1b2>
 80128fa:	ab03      	add	r3, sp, #12
 80128fc:	9300      	str	r3, [sp, #0]
 80128fe:	4630      	mov	r0, r6
 8012900:	a904      	add	r1, sp, #16
 8012902:	462a      	mov	r2, r5
 8012904:	4b10      	ldr	r3, [pc, #64]	; (8012948 <_svfiprintf_r+0x1d8>)
 8012906:	f3af 8000 	nop.w
 801290a:	e007      	b.n	801291c <_svfiprintf_r+0x1ac>
 801290c:	ab03      	add	r3, sp, #12
 801290e:	9300      	str	r3, [sp, #0]
 8012910:	4630      	mov	r0, r6
 8012912:	a904      	add	r1, sp, #16
 8012914:	462a      	mov	r2, r5
 8012916:	4b0c      	ldr	r3, [pc, #48]	; (8012948 <_svfiprintf_r+0x1d8>)
 8012918:	f000 f892 	bl	8012a40 <_printf_i>
 801291c:	1c42      	adds	r2, r0, #1
 801291e:	4607      	mov	r7, r0
 8012920:	d003      	beq.n	801292a <_svfiprintf_r+0x1ba>
 8012922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012924:	443b      	add	r3, r7
 8012926:	9309      	str	r3, [sp, #36]	; 0x24
 8012928:	e741      	b.n	80127ae <_svfiprintf_r+0x3e>
 801292a:	89ab      	ldrh	r3, [r5, #12]
 801292c:	065b      	lsls	r3, r3, #25
 801292e:	d401      	bmi.n	8012934 <_svfiprintf_r+0x1c4>
 8012930:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012932:	e001      	b.n	8012938 <_svfiprintf_r+0x1c8>
 8012934:	f04f 30ff 	mov.w	r0, #4294967295
 8012938:	b01d      	add	sp, #116	; 0x74
 801293a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801293e:	bf00      	nop
 8012940:	080144da 	.word	0x080144da
 8012944:	00000000 	.word	0x00000000
 8012948:	080126bd 	.word	0x080126bd
 801294c:	080144d0 	.word	0x080144d0
 8012950:	080144d6 	.word	0x080144d6

08012954 <_printf_common>:
 8012954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012958:	4691      	mov	r9, r2
 801295a:	461f      	mov	r7, r3
 801295c:	688a      	ldr	r2, [r1, #8]
 801295e:	690b      	ldr	r3, [r1, #16]
 8012960:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012964:	4293      	cmp	r3, r2
 8012966:	bfb8      	it	lt
 8012968:	4613      	movlt	r3, r2
 801296a:	f8c9 3000 	str.w	r3, [r9]
 801296e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012972:	4606      	mov	r6, r0
 8012974:	460c      	mov	r4, r1
 8012976:	b112      	cbz	r2, 801297e <_printf_common+0x2a>
 8012978:	3301      	adds	r3, #1
 801297a:	f8c9 3000 	str.w	r3, [r9]
 801297e:	6823      	ldr	r3, [r4, #0]
 8012980:	0699      	lsls	r1, r3, #26
 8012982:	bf42      	ittt	mi
 8012984:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012988:	3302      	addmi	r3, #2
 801298a:	f8c9 3000 	strmi.w	r3, [r9]
 801298e:	6825      	ldr	r5, [r4, #0]
 8012990:	f015 0506 	ands.w	r5, r5, #6
 8012994:	d01c      	beq.n	80129d0 <_printf_common+0x7c>
 8012996:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801299a:	6822      	ldr	r2, [r4, #0]
 801299c:	3300      	adds	r3, #0
 801299e:	bf18      	it	ne
 80129a0:	2301      	movne	r3, #1
 80129a2:	0692      	lsls	r2, r2, #26
 80129a4:	d51f      	bpl.n	80129e6 <_printf_common+0x92>
 80129a6:	18e1      	adds	r1, r4, r3
 80129a8:	1c5a      	adds	r2, r3, #1
 80129aa:	2030      	movs	r0, #48	; 0x30
 80129ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80129b0:	4422      	add	r2, r4
 80129b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80129b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80129ba:	3302      	adds	r3, #2
 80129bc:	e013      	b.n	80129e6 <_printf_common+0x92>
 80129be:	4630      	mov	r0, r6
 80129c0:	4639      	mov	r1, r7
 80129c2:	f104 0219 	add.w	r2, r4, #25
 80129c6:	2301      	movs	r3, #1
 80129c8:	47c0      	blx	r8
 80129ca:	3001      	adds	r0, #1
 80129cc:	d007      	beq.n	80129de <_printf_common+0x8a>
 80129ce:	3501      	adds	r5, #1
 80129d0:	68e3      	ldr	r3, [r4, #12]
 80129d2:	f8d9 2000 	ldr.w	r2, [r9]
 80129d6:	1a9b      	subs	r3, r3, r2
 80129d8:	429d      	cmp	r5, r3
 80129da:	dbf0      	blt.n	80129be <_printf_common+0x6a>
 80129dc:	e7db      	b.n	8012996 <_printf_common+0x42>
 80129de:	f04f 30ff 	mov.w	r0, #4294967295
 80129e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129e6:	4630      	mov	r0, r6
 80129e8:	4639      	mov	r1, r7
 80129ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80129ee:	47c0      	blx	r8
 80129f0:	3001      	adds	r0, #1
 80129f2:	d0f4      	beq.n	80129de <_printf_common+0x8a>
 80129f4:	6822      	ldr	r2, [r4, #0]
 80129f6:	f8d9 5000 	ldr.w	r5, [r9]
 80129fa:	68e3      	ldr	r3, [r4, #12]
 80129fc:	f002 0206 	and.w	r2, r2, #6
 8012a00:	2a04      	cmp	r2, #4
 8012a02:	bf08      	it	eq
 8012a04:	1b5d      	subeq	r5, r3, r5
 8012a06:	6922      	ldr	r2, [r4, #16]
 8012a08:	68a3      	ldr	r3, [r4, #8]
 8012a0a:	bf0c      	ite	eq
 8012a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a10:	2500      	movne	r5, #0
 8012a12:	4293      	cmp	r3, r2
 8012a14:	bfc4      	itt	gt
 8012a16:	1a9b      	subgt	r3, r3, r2
 8012a18:	18ed      	addgt	r5, r5, r3
 8012a1a:	f04f 0900 	mov.w	r9, #0
 8012a1e:	45a9      	cmp	r9, r5
 8012a20:	da0a      	bge.n	8012a38 <_printf_common+0xe4>
 8012a22:	4630      	mov	r0, r6
 8012a24:	4639      	mov	r1, r7
 8012a26:	f104 021a 	add.w	r2, r4, #26
 8012a2a:	2301      	movs	r3, #1
 8012a2c:	47c0      	blx	r8
 8012a2e:	3001      	adds	r0, #1
 8012a30:	d0d5      	beq.n	80129de <_printf_common+0x8a>
 8012a32:	f109 0901 	add.w	r9, r9, #1
 8012a36:	e7f2      	b.n	8012a1e <_printf_common+0xca>
 8012a38:	2000      	movs	r0, #0
 8012a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08012a40 <_printf_i>:
 8012a40:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8012a44:	460c      	mov	r4, r1
 8012a46:	4617      	mov	r7, r2
 8012a48:	7e22      	ldrb	r2, [r4, #24]
 8012a4a:	2a6e      	cmp	r2, #110	; 0x6e
 8012a4c:	4698      	mov	r8, r3
 8012a4e:	4606      	mov	r6, r0
 8012a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a52:	f101 0143 	add.w	r1, r1, #67	; 0x43
 8012a56:	f000 80a9 	beq.w	8012bac <_printf_i+0x16c>
 8012a5a:	d812      	bhi.n	8012a82 <_printf_i+0x42>
 8012a5c:	2a63      	cmp	r2, #99	; 0x63
 8012a5e:	d023      	beq.n	8012aa8 <_printf_i+0x68>
 8012a60:	d80a      	bhi.n	8012a78 <_printf_i+0x38>
 8012a62:	2a00      	cmp	r2, #0
 8012a64:	f000 80b6 	beq.w	8012bd4 <_printf_i+0x194>
 8012a68:	2a58      	cmp	r2, #88	; 0x58
 8012a6a:	f040 80c5 	bne.w	8012bf8 <_printf_i+0x1b8>
 8012a6e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8012a72:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8012c6c <_printf_i+0x22c>
 8012a76:	e051      	b.n	8012b1c <_printf_i+0xdc>
 8012a78:	2a64      	cmp	r2, #100	; 0x64
 8012a7a:	d01e      	beq.n	8012aba <_printf_i+0x7a>
 8012a7c:	2a69      	cmp	r2, #105	; 0x69
 8012a7e:	d01c      	beq.n	8012aba <_printf_i+0x7a>
 8012a80:	e0ba      	b.n	8012bf8 <_printf_i+0x1b8>
 8012a82:	2a73      	cmp	r2, #115	; 0x73
 8012a84:	f000 80aa 	beq.w	8012bdc <_printf_i+0x19c>
 8012a88:	d809      	bhi.n	8012a9e <_printf_i+0x5e>
 8012a8a:	2a6f      	cmp	r2, #111	; 0x6f
 8012a8c:	d02b      	beq.n	8012ae6 <_printf_i+0xa6>
 8012a8e:	2a70      	cmp	r2, #112	; 0x70
 8012a90:	f040 80b2 	bne.w	8012bf8 <_printf_i+0x1b8>
 8012a94:	6822      	ldr	r2, [r4, #0]
 8012a96:	f042 0220 	orr.w	r2, r2, #32
 8012a9a:	6022      	str	r2, [r4, #0]
 8012a9c:	e039      	b.n	8012b12 <_printf_i+0xd2>
 8012a9e:	2a75      	cmp	r2, #117	; 0x75
 8012aa0:	d021      	beq.n	8012ae6 <_printf_i+0xa6>
 8012aa2:	2a78      	cmp	r2, #120	; 0x78
 8012aa4:	d035      	beq.n	8012b12 <_printf_i+0xd2>
 8012aa6:	e0a7      	b.n	8012bf8 <_printf_i+0x1b8>
 8012aa8:	681a      	ldr	r2, [r3, #0]
 8012aaa:	1d11      	adds	r1, r2, #4
 8012aac:	6019      	str	r1, [r3, #0]
 8012aae:	6813      	ldr	r3, [r2, #0]
 8012ab0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012ab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012ab8:	e0a2      	b.n	8012c00 <_printf_i+0x1c0>
 8012aba:	6820      	ldr	r0, [r4, #0]
 8012abc:	681a      	ldr	r2, [r3, #0]
 8012abe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8012ac2:	d003      	beq.n	8012acc <_printf_i+0x8c>
 8012ac4:	1d10      	adds	r0, r2, #4
 8012ac6:	6018      	str	r0, [r3, #0]
 8012ac8:	6813      	ldr	r3, [r2, #0]
 8012aca:	e005      	b.n	8012ad8 <_printf_i+0x98>
 8012acc:	0645      	lsls	r5, r0, #25
 8012ace:	d5f9      	bpl.n	8012ac4 <_printf_i+0x84>
 8012ad0:	1d10      	adds	r0, r2, #4
 8012ad2:	6018      	str	r0, [r3, #0]
 8012ad4:	f9b2 3000 	ldrsh.w	r3, [r2]
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	da3b      	bge.n	8012b54 <_printf_i+0x114>
 8012adc:	222d      	movs	r2, #45	; 0x2d
 8012ade:	425b      	negs	r3, r3
 8012ae0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012ae4:	e036      	b.n	8012b54 <_printf_i+0x114>
 8012ae6:	6820      	ldr	r0, [r4, #0]
 8012ae8:	681a      	ldr	r2, [r3, #0]
 8012aea:	f010 0f80 	tst.w	r0, #128	; 0x80
 8012aee:	d003      	beq.n	8012af8 <_printf_i+0xb8>
 8012af0:	1d10      	adds	r0, r2, #4
 8012af2:	6018      	str	r0, [r3, #0]
 8012af4:	6813      	ldr	r3, [r2, #0]
 8012af6:	e004      	b.n	8012b02 <_printf_i+0xc2>
 8012af8:	0640      	lsls	r0, r0, #25
 8012afa:	d5f9      	bpl.n	8012af0 <_printf_i+0xb0>
 8012afc:	1d10      	adds	r0, r2, #4
 8012afe:	6018      	str	r0, [r3, #0]
 8012b00:	8813      	ldrh	r3, [r2, #0]
 8012b02:	7e22      	ldrb	r2, [r4, #24]
 8012b04:	f8df e164 	ldr.w	lr, [pc, #356]	; 8012c6c <_printf_i+0x22c>
 8012b08:	2a6f      	cmp	r2, #111	; 0x6f
 8012b0a:	bf0c      	ite	eq
 8012b0c:	2208      	moveq	r2, #8
 8012b0e:	220a      	movne	r2, #10
 8012b10:	e01c      	b.n	8012b4c <_printf_i+0x10c>
 8012b12:	2278      	movs	r2, #120	; 0x78
 8012b14:	f8df e158 	ldr.w	lr, [pc, #344]	; 8012c70 <_printf_i+0x230>
 8012b18:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8012b1c:	6822      	ldr	r2, [r4, #0]
 8012b1e:	6818      	ldr	r0, [r3, #0]
 8012b20:	f012 0f80 	tst.w	r2, #128	; 0x80
 8012b24:	f100 0504 	add.w	r5, r0, #4
 8012b28:	601d      	str	r5, [r3, #0]
 8012b2a:	d001      	beq.n	8012b30 <_printf_i+0xf0>
 8012b2c:	6803      	ldr	r3, [r0, #0]
 8012b2e:	e002      	b.n	8012b36 <_printf_i+0xf6>
 8012b30:	0655      	lsls	r5, r2, #25
 8012b32:	d5fb      	bpl.n	8012b2c <_printf_i+0xec>
 8012b34:	8803      	ldrh	r3, [r0, #0]
 8012b36:	07d0      	lsls	r0, r2, #31
 8012b38:	bf44      	itt	mi
 8012b3a:	f042 0220 	orrmi.w	r2, r2, #32
 8012b3e:	6022      	strmi	r2, [r4, #0]
 8012b40:	b91b      	cbnz	r3, 8012b4a <_printf_i+0x10a>
 8012b42:	6822      	ldr	r2, [r4, #0]
 8012b44:	f022 0220 	bic.w	r2, r2, #32
 8012b48:	6022      	str	r2, [r4, #0]
 8012b4a:	2210      	movs	r2, #16
 8012b4c:	2000      	movs	r0, #0
 8012b4e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8012b52:	e002      	b.n	8012b5a <_printf_i+0x11a>
 8012b54:	f8df e114 	ldr.w	lr, [pc, #276]	; 8012c6c <_printf_i+0x22c>
 8012b58:	220a      	movs	r2, #10
 8012b5a:	6865      	ldr	r5, [r4, #4]
 8012b5c:	60a5      	str	r5, [r4, #8]
 8012b5e:	2d00      	cmp	r5, #0
 8012b60:	bfa2      	ittt	ge
 8012b62:	6820      	ldrge	r0, [r4, #0]
 8012b64:	f020 0004 	bicge.w	r0, r0, #4
 8012b68:	6020      	strge	r0, [r4, #0]
 8012b6a:	b903      	cbnz	r3, 8012b6e <_printf_i+0x12e>
 8012b6c:	b165      	cbz	r5, 8012b88 <_printf_i+0x148>
 8012b6e:	460d      	mov	r5, r1
 8012b70:	fbb3 f0f2 	udiv	r0, r3, r2
 8012b74:	fb02 3310 	mls	r3, r2, r0, r3
 8012b78:	f81e 3003 	ldrb.w	r3, [lr, r3]
 8012b7c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012b80:	4603      	mov	r3, r0
 8012b82:	2800      	cmp	r0, #0
 8012b84:	d1f4      	bne.n	8012b70 <_printf_i+0x130>
 8012b86:	e000      	b.n	8012b8a <_printf_i+0x14a>
 8012b88:	460d      	mov	r5, r1
 8012b8a:	2a08      	cmp	r2, #8
 8012b8c:	d10b      	bne.n	8012ba6 <_printf_i+0x166>
 8012b8e:	6823      	ldr	r3, [r4, #0]
 8012b90:	07da      	lsls	r2, r3, #31
 8012b92:	d508      	bpl.n	8012ba6 <_printf_i+0x166>
 8012b94:	6923      	ldr	r3, [r4, #16]
 8012b96:	6862      	ldr	r2, [r4, #4]
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	bfde      	ittt	le
 8012b9c:	2330      	movle	r3, #48	; 0x30
 8012b9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012ba2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012ba6:	1b49      	subs	r1, r1, r5
 8012ba8:	6121      	str	r1, [r4, #16]
 8012baa:	e02e      	b.n	8012c0a <_printf_i+0x1ca>
 8012bac:	6825      	ldr	r5, [r4, #0]
 8012bae:	681a      	ldr	r2, [r3, #0]
 8012bb0:	6960      	ldr	r0, [r4, #20]
 8012bb2:	f015 0f80 	tst.w	r5, #128	; 0x80
 8012bb6:	d003      	beq.n	8012bc0 <_printf_i+0x180>
 8012bb8:	1d15      	adds	r5, r2, #4
 8012bba:	601d      	str	r5, [r3, #0]
 8012bbc:	6813      	ldr	r3, [r2, #0]
 8012bbe:	e008      	b.n	8012bd2 <_printf_i+0x192>
 8012bc0:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012bc4:	f102 0504 	add.w	r5, r2, #4
 8012bc8:	601d      	str	r5, [r3, #0]
 8012bca:	6813      	ldr	r3, [r2, #0]
 8012bcc:	d001      	beq.n	8012bd2 <_printf_i+0x192>
 8012bce:	8018      	strh	r0, [r3, #0]
 8012bd0:	e000      	b.n	8012bd4 <_printf_i+0x194>
 8012bd2:	6018      	str	r0, [r3, #0]
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	6123      	str	r3, [r4, #16]
 8012bd8:	460d      	mov	r5, r1
 8012bda:	e016      	b.n	8012c0a <_printf_i+0x1ca>
 8012bdc:	681a      	ldr	r2, [r3, #0]
 8012bde:	1d11      	adds	r1, r2, #4
 8012be0:	6019      	str	r1, [r3, #0]
 8012be2:	6815      	ldr	r5, [r2, #0]
 8012be4:	6862      	ldr	r2, [r4, #4]
 8012be6:	4628      	mov	r0, r5
 8012be8:	2100      	movs	r1, #0
 8012bea:	f000 f8ed 	bl	8012dc8 <memchr>
 8012bee:	b108      	cbz	r0, 8012bf4 <_printf_i+0x1b4>
 8012bf0:	1b40      	subs	r0, r0, r5
 8012bf2:	6060      	str	r0, [r4, #4]
 8012bf4:	6863      	ldr	r3, [r4, #4]
 8012bf6:	e004      	b.n	8012c02 <_printf_i+0x1c2>
 8012bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012bfc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8012c00:	2301      	movs	r3, #1
 8012c02:	6123      	str	r3, [r4, #16]
 8012c04:	2300      	movs	r3, #0
 8012c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c0a:	f8cd 8000 	str.w	r8, [sp]
 8012c0e:	4630      	mov	r0, r6
 8012c10:	4621      	mov	r1, r4
 8012c12:	aa03      	add	r2, sp, #12
 8012c14:	463b      	mov	r3, r7
 8012c16:	f7ff fe9d 	bl	8012954 <_printf_common>
 8012c1a:	3001      	adds	r0, #1
 8012c1c:	d102      	bne.n	8012c24 <_printf_i+0x1e4>
 8012c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8012c22:	e01f      	b.n	8012c64 <_printf_i+0x224>
 8012c24:	4630      	mov	r0, r6
 8012c26:	4639      	mov	r1, r7
 8012c28:	462a      	mov	r2, r5
 8012c2a:	6923      	ldr	r3, [r4, #16]
 8012c2c:	47c0      	blx	r8
 8012c2e:	3001      	adds	r0, #1
 8012c30:	d0f5      	beq.n	8012c1e <_printf_i+0x1de>
 8012c32:	6823      	ldr	r3, [r4, #0]
 8012c34:	079b      	lsls	r3, r3, #30
 8012c36:	d405      	bmi.n	8012c44 <_printf_i+0x204>
 8012c38:	68e0      	ldr	r0, [r4, #12]
 8012c3a:	9b03      	ldr	r3, [sp, #12]
 8012c3c:	4298      	cmp	r0, r3
 8012c3e:	bfb8      	it	lt
 8012c40:	4618      	movlt	r0, r3
 8012c42:	e00f      	b.n	8012c64 <_printf_i+0x224>
 8012c44:	2500      	movs	r5, #0
 8012c46:	68e3      	ldr	r3, [r4, #12]
 8012c48:	9a03      	ldr	r2, [sp, #12]
 8012c4a:	1a9b      	subs	r3, r3, r2
 8012c4c:	429d      	cmp	r5, r3
 8012c4e:	daf3      	bge.n	8012c38 <_printf_i+0x1f8>
 8012c50:	4630      	mov	r0, r6
 8012c52:	4639      	mov	r1, r7
 8012c54:	f104 0219 	add.w	r2, r4, #25
 8012c58:	2301      	movs	r3, #1
 8012c5a:	47c0      	blx	r8
 8012c5c:	3001      	adds	r0, #1
 8012c5e:	d0de      	beq.n	8012c1e <_printf_i+0x1de>
 8012c60:	3501      	adds	r5, #1
 8012c62:	e7f0      	b.n	8012c46 <_printf_i+0x206>
 8012c64:	b004      	add	sp, #16
 8012c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c6a:	bf00      	nop
 8012c6c:	080144e1 	.word	0x080144e1
 8012c70:	080144f2 	.word	0x080144f2

08012c74 <_sbrk_r>:
 8012c74:	b538      	push	{r3, r4, r5, lr}
 8012c76:	4c06      	ldr	r4, [pc, #24]	; (8012c90 <_sbrk_r+0x1c>)
 8012c78:	2300      	movs	r3, #0
 8012c7a:	4605      	mov	r5, r0
 8012c7c:	4608      	mov	r0, r1
 8012c7e:	6023      	str	r3, [r4, #0]
 8012c80:	f7f2 f838 	bl	8004cf4 <_sbrk>
 8012c84:	1c43      	adds	r3, r0, #1
 8012c86:	d102      	bne.n	8012c8e <_sbrk_r+0x1a>
 8012c88:	6823      	ldr	r3, [r4, #0]
 8012c8a:	b103      	cbz	r3, 8012c8e <_sbrk_r+0x1a>
 8012c8c:	602b      	str	r3, [r5, #0]
 8012c8e:	bd38      	pop	{r3, r4, r5, pc}
 8012c90:	1fff4bf8 	.word	0x1fff4bf8

08012c94 <__sread>:
 8012c94:	b510      	push	{r4, lr}
 8012c96:	460c      	mov	r4, r1
 8012c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c9c:	f000 f8e4 	bl	8012e68 <_read_r>
 8012ca0:	2800      	cmp	r0, #0
 8012ca2:	bfab      	itete	ge
 8012ca4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012ca6:	89a3      	ldrhlt	r3, [r4, #12]
 8012ca8:	181b      	addge	r3, r3, r0
 8012caa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012cae:	bfac      	ite	ge
 8012cb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8012cb2:	81a3      	strhlt	r3, [r4, #12]
 8012cb4:	bd10      	pop	{r4, pc}

08012cb6 <__swrite>:
 8012cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cba:	461d      	mov	r5, r3
 8012cbc:	898b      	ldrh	r3, [r1, #12]
 8012cbe:	05db      	lsls	r3, r3, #23
 8012cc0:	4607      	mov	r7, r0
 8012cc2:	460c      	mov	r4, r1
 8012cc4:	4616      	mov	r6, r2
 8012cc6:	d505      	bpl.n	8012cd4 <__swrite+0x1e>
 8012cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ccc:	2200      	movs	r2, #0
 8012cce:	2302      	movs	r3, #2
 8012cd0:	f000 f868 	bl	8012da4 <_lseek_r>
 8012cd4:	89a3      	ldrh	r3, [r4, #12]
 8012cd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012cde:	81a3      	strh	r3, [r4, #12]
 8012ce0:	4638      	mov	r0, r7
 8012ce2:	4632      	mov	r2, r6
 8012ce4:	462b      	mov	r3, r5
 8012ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012cea:	f000 b817 	b.w	8012d1c <_write_r>

08012cee <__sseek>:
 8012cee:	b510      	push	{r4, lr}
 8012cf0:	460c      	mov	r4, r1
 8012cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cf6:	f000 f855 	bl	8012da4 <_lseek_r>
 8012cfa:	1c43      	adds	r3, r0, #1
 8012cfc:	89a3      	ldrh	r3, [r4, #12]
 8012cfe:	bf15      	itete	ne
 8012d00:	6560      	strne	r0, [r4, #84]	; 0x54
 8012d02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012d06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012d0a:	81a3      	strheq	r3, [r4, #12]
 8012d0c:	bf18      	it	ne
 8012d0e:	81a3      	strhne	r3, [r4, #12]
 8012d10:	bd10      	pop	{r4, pc}

08012d12 <__sclose>:
 8012d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d16:	f000 b813 	b.w	8012d40 <_close_r>
	...

08012d1c <_write_r>:
 8012d1c:	b538      	push	{r3, r4, r5, lr}
 8012d1e:	4c07      	ldr	r4, [pc, #28]	; (8012d3c <_write_r+0x20>)
 8012d20:	4605      	mov	r5, r0
 8012d22:	2000      	movs	r0, #0
 8012d24:	6020      	str	r0, [r4, #0]
 8012d26:	4608      	mov	r0, r1
 8012d28:	4611      	mov	r1, r2
 8012d2a:	461a      	mov	r2, r3
 8012d2c:	f000 f8e0 	bl	8012ef0 <_write>
 8012d30:	1c43      	adds	r3, r0, #1
 8012d32:	d102      	bne.n	8012d3a <_write_r+0x1e>
 8012d34:	6823      	ldr	r3, [r4, #0]
 8012d36:	b103      	cbz	r3, 8012d3a <_write_r+0x1e>
 8012d38:	602b      	str	r3, [r5, #0]
 8012d3a:	bd38      	pop	{r3, r4, r5, pc}
 8012d3c:	1fff4bf8 	.word	0x1fff4bf8

08012d40 <_close_r>:
 8012d40:	b538      	push	{r3, r4, r5, lr}
 8012d42:	4c06      	ldr	r4, [pc, #24]	; (8012d5c <_close_r+0x1c>)
 8012d44:	2300      	movs	r3, #0
 8012d46:	4605      	mov	r5, r0
 8012d48:	4608      	mov	r0, r1
 8012d4a:	6023      	str	r3, [r4, #0]
 8012d4c:	f000 f8a8 	bl	8012ea0 <_close>
 8012d50:	1c43      	adds	r3, r0, #1
 8012d52:	d102      	bne.n	8012d5a <_close_r+0x1a>
 8012d54:	6823      	ldr	r3, [r4, #0]
 8012d56:	b103      	cbz	r3, 8012d5a <_close_r+0x1a>
 8012d58:	602b      	str	r3, [r5, #0]
 8012d5a:	bd38      	pop	{r3, r4, r5, pc}
 8012d5c:	1fff4bf8 	.word	0x1fff4bf8

08012d60 <_fstat_r>:
 8012d60:	b538      	push	{r3, r4, r5, lr}
 8012d62:	4c07      	ldr	r4, [pc, #28]	; (8012d80 <_fstat_r+0x20>)
 8012d64:	2300      	movs	r3, #0
 8012d66:	4605      	mov	r5, r0
 8012d68:	4608      	mov	r0, r1
 8012d6a:	4611      	mov	r1, r2
 8012d6c:	6023      	str	r3, [r4, #0]
 8012d6e:	f000 f89f 	bl	8012eb0 <_fstat>
 8012d72:	1c43      	adds	r3, r0, #1
 8012d74:	d102      	bne.n	8012d7c <_fstat_r+0x1c>
 8012d76:	6823      	ldr	r3, [r4, #0]
 8012d78:	b103      	cbz	r3, 8012d7c <_fstat_r+0x1c>
 8012d7a:	602b      	str	r3, [r5, #0]
 8012d7c:	bd38      	pop	{r3, r4, r5, pc}
 8012d7e:	bf00      	nop
 8012d80:	1fff4bf8 	.word	0x1fff4bf8

08012d84 <_isatty_r>:
 8012d84:	b538      	push	{r3, r4, r5, lr}
 8012d86:	4c06      	ldr	r4, [pc, #24]	; (8012da0 <_isatty_r+0x1c>)
 8012d88:	2300      	movs	r3, #0
 8012d8a:	4605      	mov	r5, r0
 8012d8c:	4608      	mov	r0, r1
 8012d8e:	6023      	str	r3, [r4, #0]
 8012d90:	f000 f896 	bl	8012ec0 <_isatty>
 8012d94:	1c43      	adds	r3, r0, #1
 8012d96:	d102      	bne.n	8012d9e <_isatty_r+0x1a>
 8012d98:	6823      	ldr	r3, [r4, #0]
 8012d9a:	b103      	cbz	r3, 8012d9e <_isatty_r+0x1a>
 8012d9c:	602b      	str	r3, [r5, #0]
 8012d9e:	bd38      	pop	{r3, r4, r5, pc}
 8012da0:	1fff4bf8 	.word	0x1fff4bf8

08012da4 <_lseek_r>:
 8012da4:	b538      	push	{r3, r4, r5, lr}
 8012da6:	4c07      	ldr	r4, [pc, #28]	; (8012dc4 <_lseek_r+0x20>)
 8012da8:	4605      	mov	r5, r0
 8012daa:	2000      	movs	r0, #0
 8012dac:	6020      	str	r0, [r4, #0]
 8012dae:	4608      	mov	r0, r1
 8012db0:	4611      	mov	r1, r2
 8012db2:	461a      	mov	r2, r3
 8012db4:	f000 f88c 	bl	8012ed0 <_lseek>
 8012db8:	1c43      	adds	r3, r0, #1
 8012dba:	d102      	bne.n	8012dc2 <_lseek_r+0x1e>
 8012dbc:	6823      	ldr	r3, [r4, #0]
 8012dbe:	b103      	cbz	r3, 8012dc2 <_lseek_r+0x1e>
 8012dc0:	602b      	str	r3, [r5, #0]
 8012dc2:	bd38      	pop	{r3, r4, r5, pc}
 8012dc4:	1fff4bf8 	.word	0x1fff4bf8

08012dc8 <memchr>:
 8012dc8:	b510      	push	{r4, lr}
 8012dca:	b2c9      	uxtb	r1, r1
 8012dcc:	4402      	add	r2, r0
 8012dce:	4290      	cmp	r0, r2
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	d006      	beq.n	8012de2 <memchr+0x1a>
 8012dd4:	781c      	ldrb	r4, [r3, #0]
 8012dd6:	428c      	cmp	r4, r1
 8012dd8:	f100 0001 	add.w	r0, r0, #1
 8012ddc:	d1f7      	bne.n	8012dce <memchr+0x6>
 8012dde:	4618      	mov	r0, r3
 8012de0:	bd10      	pop	{r4, pc}
 8012de2:	2000      	movs	r0, #0
 8012de4:	bd10      	pop	{r4, pc}

08012de6 <memmove>:
 8012de6:	4281      	cmp	r1, r0
 8012de8:	b510      	push	{r4, lr}
 8012dea:	eb01 0302 	add.w	r3, r1, r2
 8012dee:	d301      	bcc.n	8012df4 <memmove+0xe>
 8012df0:	1e42      	subs	r2, r0, #1
 8012df2:	e00b      	b.n	8012e0c <memmove+0x26>
 8012df4:	4298      	cmp	r0, r3
 8012df6:	d2fb      	bcs.n	8012df0 <memmove+0xa>
 8012df8:	1881      	adds	r1, r0, r2
 8012dfa:	1ad2      	subs	r2, r2, r3
 8012dfc:	42d3      	cmn	r3, r2
 8012dfe:	d004      	beq.n	8012e0a <memmove+0x24>
 8012e00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012e04:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012e08:	e7f8      	b.n	8012dfc <memmove+0x16>
 8012e0a:	bd10      	pop	{r4, pc}
 8012e0c:	4299      	cmp	r1, r3
 8012e0e:	d004      	beq.n	8012e1a <memmove+0x34>
 8012e10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e14:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012e18:	e7f8      	b.n	8012e0c <memmove+0x26>
 8012e1a:	bd10      	pop	{r4, pc}

08012e1c <_realloc_r>:
 8012e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e1e:	4607      	mov	r7, r0
 8012e20:	4615      	mov	r5, r2
 8012e22:	460e      	mov	r6, r1
 8012e24:	b921      	cbnz	r1, 8012e30 <_realloc_r+0x14>
 8012e26:	4611      	mov	r1, r2
 8012e28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012e2c:	f7ff bbf0 	b.w	8012610 <_malloc_r>
 8012e30:	b91a      	cbnz	r2, 8012e3a <_realloc_r+0x1e>
 8012e32:	f7ff fba9 	bl	8012588 <_free_r>
 8012e36:	4628      	mov	r0, r5
 8012e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e3a:	f000 f827 	bl	8012e8c <_malloc_usable_size_r>
 8012e3e:	42a8      	cmp	r0, r5
 8012e40:	d20e      	bcs.n	8012e60 <_realloc_r+0x44>
 8012e42:	4638      	mov	r0, r7
 8012e44:	4629      	mov	r1, r5
 8012e46:	f7ff fbe3 	bl	8012610 <_malloc_r>
 8012e4a:	4604      	mov	r4, r0
 8012e4c:	b150      	cbz	r0, 8012e64 <_realloc_r+0x48>
 8012e4e:	4631      	mov	r1, r6
 8012e50:	462a      	mov	r2, r5
 8012e52:	f7fe fc13 	bl	801167c <memcpy>
 8012e56:	4638      	mov	r0, r7
 8012e58:	4631      	mov	r1, r6
 8012e5a:	f7ff fb95 	bl	8012588 <_free_r>
 8012e5e:	e001      	b.n	8012e64 <_realloc_r+0x48>
 8012e60:	4630      	mov	r0, r6
 8012e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e64:	4620      	mov	r0, r4
 8012e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012e68 <_read_r>:
 8012e68:	b538      	push	{r3, r4, r5, lr}
 8012e6a:	4c07      	ldr	r4, [pc, #28]	; (8012e88 <_read_r+0x20>)
 8012e6c:	4605      	mov	r5, r0
 8012e6e:	2000      	movs	r0, #0
 8012e70:	6020      	str	r0, [r4, #0]
 8012e72:	4608      	mov	r0, r1
 8012e74:	4611      	mov	r1, r2
 8012e76:	461a      	mov	r2, r3
 8012e78:	f000 f832 	bl	8012ee0 <_read>
 8012e7c:	1c43      	adds	r3, r0, #1
 8012e7e:	d102      	bne.n	8012e86 <_read_r+0x1e>
 8012e80:	6823      	ldr	r3, [r4, #0]
 8012e82:	b103      	cbz	r3, 8012e86 <_read_r+0x1e>
 8012e84:	602b      	str	r3, [r5, #0]
 8012e86:	bd38      	pop	{r3, r4, r5, pc}
 8012e88:	1fff4bf8 	.word	0x1fff4bf8

08012e8c <_malloc_usable_size_r>:
 8012e8c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8012e90:	2800      	cmp	r0, #0
 8012e92:	bfbe      	ittt	lt
 8012e94:	1809      	addlt	r1, r1, r0
 8012e96:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8012e9a:	18c0      	addlt	r0, r0, r3
 8012e9c:	3804      	subs	r0, #4
 8012e9e:	4770      	bx	lr

08012ea0 <_close>:
 8012ea0:	4b02      	ldr	r3, [pc, #8]	; (8012eac <_close+0xc>)
 8012ea2:	2258      	movs	r2, #88	; 0x58
 8012ea4:	601a      	str	r2, [r3, #0]
 8012ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8012eaa:	4770      	bx	lr
 8012eac:	1fff4bf8 	.word	0x1fff4bf8

08012eb0 <_fstat>:
 8012eb0:	4b02      	ldr	r3, [pc, #8]	; (8012ebc <_fstat+0xc>)
 8012eb2:	2258      	movs	r2, #88	; 0x58
 8012eb4:	601a      	str	r2, [r3, #0]
 8012eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8012eba:	4770      	bx	lr
 8012ebc:	1fff4bf8 	.word	0x1fff4bf8

08012ec0 <_isatty>:
 8012ec0:	4b02      	ldr	r3, [pc, #8]	; (8012ecc <_isatty+0xc>)
 8012ec2:	2258      	movs	r2, #88	; 0x58
 8012ec4:	601a      	str	r2, [r3, #0]
 8012ec6:	2000      	movs	r0, #0
 8012ec8:	4770      	bx	lr
 8012eca:	bf00      	nop
 8012ecc:	1fff4bf8 	.word	0x1fff4bf8

08012ed0 <_lseek>:
 8012ed0:	4b02      	ldr	r3, [pc, #8]	; (8012edc <_lseek+0xc>)
 8012ed2:	2258      	movs	r2, #88	; 0x58
 8012ed4:	601a      	str	r2, [r3, #0]
 8012ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8012eda:	4770      	bx	lr
 8012edc:	1fff4bf8 	.word	0x1fff4bf8

08012ee0 <_read>:
 8012ee0:	4b02      	ldr	r3, [pc, #8]	; (8012eec <_read+0xc>)
 8012ee2:	2258      	movs	r2, #88	; 0x58
 8012ee4:	601a      	str	r2, [r3, #0]
 8012ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8012eea:	4770      	bx	lr
 8012eec:	1fff4bf8 	.word	0x1fff4bf8

08012ef0 <_write>:
 8012ef0:	4b02      	ldr	r3, [pc, #8]	; (8012efc <_write+0xc>)
 8012ef2:	2258      	movs	r2, #88	; 0x58
 8012ef4:	601a      	str	r2, [r3, #0]
 8012ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8012efa:	4770      	bx	lr
 8012efc:	1fff4bf8 	.word	0x1fff4bf8
 8012f00:	69206e69 	.word	0x69206e69
 8012f04:	645f3167 	.word	0x645f3167
 8012f08:	006e6f5f 	.word	0x006e6f5f
 8012f0c:	74697865 	.word	0x74697865
 8012f10:	31676920 	.word	0x31676920
 8012f14:	6f5f645f 	.word	0x6f5f645f
 8012f18:	0000006e 	.word	0x0000006e
 8012f1c:	69206e69 	.word	0x69206e69
 8012f20:	645f3167 	.word	0x645f3167
 8012f24:	66666f5f 	.word	0x66666f5f
 8012f28:	00000000 	.word	0x00000000
 8012f2c:	55206e69 	.word	0x55206e69
 8012f30:	00003432 	.word	0x00003432
 8012f34:	74697865 	.word	0x74697865
 8012f38:	34325520 	.word	0x34325520
 8012f3c:	00000000 	.word	0x00000000
 8012f40:	63206e69 	.word	0x63206e69
 8012f44:	695f6e61 	.word	0x695f6e61
 8012f48:	7475706e 	.word	0x7475706e
 8012f4c:	00000073 	.word	0x00000073
 8012f50:	74697865 	.word	0x74697865
 8012f54:	6e616320 	.word	0x6e616320
 8012f58:	706e695f 	.word	0x706e695f
 8012f5c:	00737475 	.word	0x00737475
 8012f60:	74697865 	.word	0x74697865
 8012f64:	34325520 	.word	0x34325520
 8012f68:	00000000 	.word	0x00000000
 8012f6c:	74206e69 	.word	0x74206e69
 8012f70:	00706d65 	.word	0x00706d65
 8012f74:	74697865 	.word	0x74697865
 8012f78:	6d657420 	.word	0x6d657420
 8012f7c:	00000070 	.word	0x00000070

08012f80 <UART_0_channel_config>:
 8012f80:	0001c200 01080800 00000010              ............

08012f8c <UART_0_tx_pin_config>:
 8012f8c:	00000090 00000001 00000002              ............

08012f98 <UART_0_tx_pin>:
 8012f98:	48028200 0000000e 08012f8c              ...H...../..

08012fa4 <UART_0_config>:
 8012fa4:	08012f80 08005d2d 00000000 00000000     ./..-]..........
	...
 8012fc0:	08012f98 00020200 00000006              ./..........

08012fcc <UART_0_rx_pin_config>:
 8012fcc:	00000000 00000001 00000002              ............

08012fd8 <SPI_MASTER_0_MOSI>:
 8012fd8:	48028100 00000005                       ...H....

08012fe0 <SPI_MASTER_0_MISO>:
 8012fe0:	48028100 00000004                       ...H....

08012fe8 <SPI_MASTER_0_SCLKOUT>:
 8012fe8:	48028100 00000006                       ...H....

08012ff0 <SPI_MASTER_0_SCLKOUT_Config>:
 8012ff0:	00000090 00000001 00000001 00000000     ................
 8013000:	00000000                                ....

08013004 <SPI_MASTER_0_SS_0>:
 8013004:	48028100 0000000b                       ...H....

0801300c <SPI_MASTER_0_SS_0_Config>:
 801300c:	00000090 00000001 00000001 00000000     ................
 801301c:	00010000                                ....

08013020 <SPI_MASTER_0_Config>:
 8013020:	1ffe8934 080072b9 08012fd8 1ffe8920     4....r.../.. ...
 8013030:	08012fe0 1fff44cc 00000000 00000000     ./...D..........
	...
 8013048:	08012fe8 08012ff0 08013004 00000000     ./.../...0......
	...
 8013070:	0801300c 00000000 00000000 00000000     .0..............
	...
 80130a0:	40000000 01000101 00010002              ...@........

080130ac <RTC_0_config>:
 80130ac:	00000001 00000000                       ........

080130b4 <RTC_0_time_alarm_config>:
 80130b4:	00000000 07b20004 00000100 07b20000     ................
 80130c4:	00007fff                                ....

080130c8 <INTERRUPT_0>:
 80130c8:	00003f40                                @?..

080130cc <I2C_MASTER_0_sda_pin_config>:
 80130cc:	000000d0 00000001 00000000              ............

080130d8 <I2C_MASTER_0_scl_pin_config>:
 80130d8:	000000d0 00000001 00000000              ............

080130e4 <I2C_MASTER_0_channel_config>:
 80130e4:	000186a0 00000000                       ........

080130ec <I2C_MASTER_0_config>:
 80130ec:	080130e4 080080b1 0800808d 0800806d     .0..........m...
	...
 8013110:	04040202 0000ffff                       ........

08013118 <I2C_MASTER_1_sda_pin_config>:
 8013118:	000000c8 00000001 00000000              ............

08013124 <I2C_MASTER_1_scl_pin_config>:
 8013124:	000000c8 00000001 00000000              ............

08013130 <I2C_MASTER_1_channel_config>:
 8013130:	00061a80 00000000                       ........

08013138 <I2C_MASTER_1_config>:
 8013138:	08013130 0800815d 08008139 08008119     01..]...9.......
	...
 801315c:	04040202 0000ffff                       ........

08013164 <sdmmc_block>:
 8013164:	1ffe8a40                                @...

08013168 <DC_DC_EN_OUT_D>:
 8013168:	48028000 00000080 00010000 00000000     ...H............
 8013178:	0000000f                                ....

0801317c <VACUUM_PUMP_OUT_D>:
 801317c:	48028000 00000080 00010000 00000000     ...H............
 801318c:	0000000e                                ....

08013190 <HEADLAMPS_ADJ_PWR_OUT_D>:
 8013190:	48028000 00000080 00010000 00000000     ...H............
 80131a0:	0000000d                                ....

080131a4 <AC_RADIATOR_OUT_D>:
 80131a4:	48028000 00000080 00010000 00000000     ...H............
 80131b4:	0000000c                                ....

080131b8 <INSTRUMENT_CON_PWR_OUT_D>:
 80131b8:	48028000 00000080 00010000 00000000     ...H............
 80131c8:	0000000b                                ....

080131cc <ACCEL_CS_OUT>:
 80131cc:	48028000 00000000 00000000 00000000     ...H............
 80131dc:	0000000a                                ....

080131e0 <ELECT_HANDBRAKE_EN_OUT_D>:
 80131e0:	48028000 00000000 00000000 00000000     ...H............
 80131f0:	00000008                                ....

080131f4 <MC_CONTACTOR_RELAY_OUT_D>:
 80131f4:	48028000 00000080 00010000 00000000     ...H............
 8013204:	00000007                                ....

08013208 <MC_PARK_RELAY_OUT_D>:
 8013208:	48028000 00000080 00010000 00000000     ...H............
 8013218:	00000006                                ....

0801321c <MC_REV_RELAY_OUT_D>:
 801321c:	48028000 00000080 00010000 00000000     ...H............
 801322c:	00000005                                ....

08013230 <MC_FWD_RELAY_OUT_D>:
 8013230:	48028000 00000080 00010000 00000000     ...H............
 8013240:	00000004                                ....

08013244 <MC_REGEN_RELAY_OUT_D>:
 8013244:	48028000 00000080 00010000 00000000     ...H............
 8013254:	00000003                                ....

08013258 <MC_ELOCK_RELAY_OUT_D>:
 8013258:	48028000 00000080 00010000 00000000     ...H............
 8013268:	00000002                                ....

0801326c <POS_OUT_D>:
 801326c:	48028100 00000080 00010000 00000000     ...H............
 801327c:	0000000f                                ....

08013280 <VCU_FAN_PWR_OUT_D>:
 8013280:	48028100 00000000 00000000 00000000     ...H............
 8013290:	0000000e                                ....

08013294 <AUX_EFUSE_1_OUT_D>:
 8013294:	48028100 00000080 00010000 00000000     ...H............
 80132a4:	0000000a                                ....

080132a8 <WIPER_PWR_OUT_D>:
 80132a8:	48028100 00000080 00010000 00000000     ...H............
 80132b8:	00000009                                ....

080132bc <THROTTLE_POT_CS_OUT_D>:
 80132bc:	48028100 00000000 00000000 00000000     ...H............
 80132cc:	00000008                                ....

080132d0 <LIGHTS_PWR_OUT_D>:
 80132d0:	48028100 00000080 00010000 00000000     ...H............
 80132e0:	00000007                                ....

080132e4 <INFOTAINMENT_PWR_OUT_D>:
 80132e4:	48028100 00000080 00010000 00000000     ...H............
 80132f4:	00000003                                ....

080132f8 <AUDIO_AMP_OUT_D>:
 80132f8:	48028100 00000000 00000000 00000000     ...H............
 8013308:	00000002                                ....

0801330c <VACUUM_SENSOR_PWR_OUT_D>:
 801330c:	48028100 00000080 00010000 00000000     ...H............
 801331c:	00000001                                ....

08013320 <BRAKE_LIGHT_OUT_D>:
 8013320:	48028100 00000080 00010000 00000000     ...H............
 8013330:	00000000                                ....

08013334 <HORN_PWR_OUT_D>:
 8013334:	48028400 00000080 00010000 00000000     ...H............
 8013344:	00000001                                ....

08013348 <DOOR_LOCK_OUT_D>:
 8013348:	48028200 00000080 00010000 00000000     ...H............
 8013358:	0000000d                                ....

0801335c <RIGHT_INDICATOR_OUT_D>:
 801335c:	48028600 00000080 00010000 00000000     ...H............
 801336c:	00000003                                ....

08013370 <HIGH_BEAM_OUT_D>:
 8013370:	48028600 00000080 00010000 00000000     ...H............
 8013380:	00000002                                ....

08013384 <LOW_BEAM_OUT_D>:
 8013384:	48028600 00000080 00010000 00000000     ...H............
 8013394:	00000001                                ....

08013398 <REV_LIGHT_OUT_D>:
 8013398:	48028600 00000080 00010000 00000000     ...H............
 80133a8:	00000000                                ....

080133ac <ELEC_HANDBRAKE_IN_D>:
 80133ac:	48028e00 00000000 00000000 00000000     ...H............
 80133bc:	00000009                                ....

080133c0 <AUX_ANALOG1_IN_D>:
 80133c0:	48028e00 00000000 00000000 00000000     ...H............
 80133d0:	00000002                                ....

080133d4 <INT_ACCEL_IN_D>:
 80133d4:	48028e00 00000000 00000000 00000000     ...H............
 80133e4:	00000000                                ....

080133e8 <CIGARETTE_LIGHTER_PWR_OUT_D>:
 80133e8:	48028300 00000080 00010000 00000000     ...H............
 80133f8:	0000000d                                ....

080133fc <BUZZER_EN_D>:
 80133fc:	48028300 00000000 00000000 00000000     ...H............
 801340c:	0000000b                                ....

08013410 <MC_RELAY_PWR_OUT_D>:
 8013410:	48028300 00000080 00010000 00000000     ...H............
 8013420:	00000004                                ....

08013424 <MC_FAN_PWR_OUT_D>:
 8013424:	48028300 00000080 00010000 00000000     ...H............
 8013434:	00000003                                ....

08013438 <VEHICLE_SPEED_PWM_OUT>:
 8013438:	48028200 00000000 00000000 00000000     ...H............
 8013448:	0000000c                                ....

0801344c <VEHICLE_RPM_PWM_OUT>:
 801344c:	48028200 00000000 00000000 00000000     ...H............
 801345c:	0000000b                                ....

08013460 <PWR_WINDOW_OUT_D>:
 8013460:	48028200 00000080 00010000 00000000     ...H............
 8013470:	00000009                                ....

08013474 <PWR_STEERING_OUT_D>:
 8013474:	48028200 00000080 00010000 00000000     ...H............
 8013484:	00000008                                ....

08013488 <LEFT_INDICATOR_OUT_D>:
 8013488:	48028200 00000080 00010000 00000000     ...H............
 8013498:	00000007                                ....

0801349c <ADC3_CS_OUT>:
 801349c:	48028200 00000000 00000000 00000000     ...H............
 80134ac:	00000006                                ....

080134b0 <INPUTS_3V3_PWR_EN>:
 80134b0:	48028200 00000080 00010000 00000000     ...H............
 80134c0:	00000003                                ....

080134c4 <COMM_3V3_PWR_EN>:
 80134c4:	48028200 00000080 00010000 00000000     ...H............
 80134d4:	00000002                                ....

080134d8 <SENSOR_3V3_PWR_EN>:
 80134d8:	48028200 00000080 00010000 00000000     ...H............
 80134e8:	00000000                                ....

080134ec <CABIN_LIGHT_OUT_D>:
 80134ec:	48028500 00000080 00010000 00000000     ...H............
 80134fc:	00000009                                ....

08013500 <ADC2_CS_OUT>:
 8013500:	48028500 00000000 00000000 00000000     ...H............
 8013510:	00000006                                ....

08013514 <ADC1_CS_OUT>:
 8013514:	48028500 00000000 00000000 00000000     ...H............
 8013524:	00000005                                ....

08013528 <SPEED_SENSOR_IN_D>:
 8013528:	48028f00 00000000 00000000 00000000     ...H............
 8013538:	0000000d                                ....

0801353c <VACUUM_SENSOR_IN_D>:
 801353c:	48028f00 00000000 00000000 00000000     ...H............
 801354c:	0000000c                                ....

08013550 <BRAKE_OIL_IN_D>:
 8013550:	48028f00 00000000 00000000 00000000     ...H............
 8013560:	00000009                                ....

08013564 <CHARGING_STARTED_IN_D>:
 8013564:	48028f00 00000000 00000000 00000000     ...H............
 8013574:	00000008                                ....

08013578 <CHARGER_CONNECTED_IN_D>:
 8013578:	48028f00 00000000 00000000 00000000     ...H............
 8013588:	00000007                                ....

0801358c <IGNI_POS2_IN_D>:
 801358c:	48028f00 00000000 00000000 00000000     ...H............
 801359c:	00000006                                ....

080135a0 <IGNI_POS1_IN_D>:
 80135a0:	48028f00 00000000 00000000 00000000     ...H............
 80135b0:	00000005                                ....

080135b4 <ACC_PEDAL_SW_IN_D>:
 80135b4:	48028f00 00000000 00000000 00000000     ...H............
 80135c4:	00000004                                ....

080135c8 <HANDBRAKE_IN_D>:
 80135c8:	48028f00 00000010 00000000 00000000     ...H............
 80135d8:	00000003                                ....

080135dc <BRAKE_SW_IN_D>:
 80135dc:	48028f00 00000008 00000000 00000000     ...H............
 80135ec:	00000002                                ....

080135f0 <DOOR_LOCK_PWR_OUT_D>:
 80135f0:	48028400 00000080 00010000 00000000     ...H............
 8013600:	00000000                                ....

08013604 <GEAR_SW1_IN_D>:
 8013604:	48028e00 00000000 00000000 00000000     ...H............
 8013614:	0000000c                                ....

08013618 <GEAR_SW2_IN_D>:
 8013618:	48028e00 00000000 00000000 00000000     ...H............
 8013628:	0000000d                                ....

0801362c <GEAR_SW3_IN_D>:
 801362c:	48028e00 00000000 00000000 00000000     ...H............
 801363c:	0000000e                                ....

08013640 <GEAR_SW4_IN_D>:
 8013640:	48028e00 00000000 00000000 00000000     ...H............
 8013650:	0000000f                                ....

08013654 <DIGITAL_IO_5>:
 8013654:	48028500 00000000 00000000 00000000     ...H............
 8013664:	00000007                                ....

08013668 <DIGITAL_IO_6>:
 8013668:	48028500 00000000 00000000 00000000     ...H............
 8013678:	00000008                                ....

0801367c <CTS>:
 801367c:	48028400 00000000 00000000 00000000     ...H............
 801368c:	00000004                                ....

08013690 <RTS>:
 8013690:	48028400 00000080 00010000 00000000     ...H............
 80136a0:	00000005                                ....

080136a4 <DIGITAL_IO_PWRKEY>:
 80136a4:	48028400 00000080 00010000 00000000     ...H............
 80136b4:	00000007                                ....

080136b8 <MODULE_4G_EN_OUT_D>:
 80136b8:	48028400 00000080 00010000 00000000     ...H............
 80136c8:	00000002 01010230 00010000 00000000     ....0...........
 80136d8:	00010000 01010102                       ........

080136e0 <CAN_NODE_0_gpio_out>:
 80136e0:	48028100 0000000c                       ...H....

080136e8 <CAN_NODE_0_gpio_out_config>:
 80136e8:	00000090 00000001 00000002              ............

080136f4 <CAN_NODE_0_gpio_in>:
 80136f4:	48028100 0000000d                       ...H....

080136fc <CAN_NODE_0_gpio_in_config>:
	...

08013708 <CAN_NODE_0_BitTimeConfig>:
 8013708:	08954400 0003d090 00011f40              .D......@...

08013714 <CAN_NODE_0_sr>:
 8013714:	00000000                                ....

08013718 <CAN_NODE_0_LMO_01_Config>:
 8013718:	1ffe8ab8 01000036 00000000              ....6.......

08013724 <CAN_NODE_0_LMO_02_Config>:
 8013724:	1ffe8ad8 01000013 00000000              ............

08013730 <CAN_NODE_0_LMO_03_Config>:
 8013730:	1ffe8af8 01000012 00000000              ............

0801373c <CAN_NODE_0_LMO_04_Config>:
 801373c:	1ffe8b18 01000037 00000000              ....7.......

08013748 <CAN_NODE_0_LMO_05_Config>:
 8013748:	1ffe8b38 0100002f 00000000              8.../.......

08013754 <CAN_NODE_0_LMO_06_Config>:
 8013754:	1ffe8b58 01000030 00000000              X...0.......

08013760 <CAN_NODE_0_LMO_07_Config>:
 8013760:	1ffe8b78 01000031 00000000              x...1.......

0801376c <CAN_NODE_0_LMO_08_Config>:
 801376c:	1ffe8b98 01000028 00000000              ....(.......

08013778 <CAN_NODE_0_LMO_09_Config>:
 8013778:	1ffe8bb8 00000029 00000000              ....).......

08013784 <CAN_NODE_0_LMO_10_Config>:
 8013784:	1ffe8bd8 00000032 00000000              ....2.......

08013790 <CAN_NODE_0_LMO_11_Config>:
 8013790:	1ffe8bf8 00000035 00000000              ....5.......

0801379c <CAN_NODE_0_LMO_12_Config>:
 801379c:	1ffe8c18 00000010 00000000              ............

080137a8 <CAN_NODE_0_LMO_13_Config>:
 80137a8:	1ffe8c38 00000034 00000001              8...4.......

080137b4 <CAN_NODE_0_LMO_14_Config>:
 80137b4:	1ffe8c58 00000011 00000001              X...........

080137c0 <CAN_NODE_0_LMO_15_Config>:
 80137c0:	1ffe8c78 0000000a 00000001              x...........

080137cc <CAN_NODE_0_LMO_16_Config>:
 80137cc:	1ffe8c98 01000004 00000000              ............

080137d8 <CAN_NODE_0_LMO_17_Config>:
 80137d8:	1ffe8cb8 0000000b 00000001              ............

080137e4 <CAN_NODE_0_LMO_18_Config>:
 80137e4:	1ffe8cd8 00000003 00000001              ............

080137f0 <CAN_NODE_0_LMO_19_Config>:
 80137f0:	1ffe8cf8 0000000c 00000001              ............

080137fc <CAN_NODE_0_LMO_20_Config>:
 80137fc:	1ffe8d18 00000002 00000001              ............

08013808 <CAN_NODE_0_LMO_21_Config>:
 8013808:	1ffe8d38 00000001 00000000              8...........

08013814 <CAN_NODE_0_LMO_22_Config>:
 8013814:	1ffe8d58 0000000d 00000000              X...........

08013820 <CAN_NODE_0_LMO_23_Config>:
 8013820:	1ffe8d78 00000000 00000000              x...........

0801382c <CAN_NODE_0_LMO_24_Config>:
 801382c:	1ffe8d98 0000003b 00000000              ....;.......

08013838 <CAN_NODE_0_LMO_25_Config>:
 8013838:	1ffe8db8 0000003a 00000000              ....:.......

08013844 <CAN_NODE_0_LMO_26_Config>:
 8013844:	1ffe8dd8 0000001b 00000000              ............

08013850 <CAN_NODE_0_LMO_27_Config>:
 8013850:	1ffe8df8 0000003f 00000000              ....?.......

0801385c <CAN_NODE_0_LMO_28_Config>:
 801385c:	1ffe8e18 0000001c 00000000              ............

08013868 <CAN_NODE_0_LMO_29_Config>:
 8013868:	1ffe8e38 0000003e 00000000              8...>.......

08013874 <CAN_NODE_0_LMO_30_Config>:
 8013874:	1ffe8e58 00000019 00000000              X...........

08013880 <CAN_NODE_0_LMO_31_Config>:
 8013880:	1ffe8e78 0100001a 00000000              x...........

0801388c <CAN_NODE_0_LMO_32_Config>:
 801388c:	1ffe8e98 0100003d 00000000              ....=.......

08013898 <CAN_NODE_0>:
 8013898:	1ffe8aa4 48014300 08013708 08013718     .....C.H.7...7..
 80138a8:	08013724 08013730 0801373c 08013748     $7..07..<7..H7..
 80138b8:	08013754 08013760 0801376c 08013778     T7..`7..l7..x7..
 80138c8:	08013784 08013790 0801379c 080137a8     .7...7...7...7..
 80138d8:	080137b4 080137c0 080137cc 080137d8     .7...7...7...7..
 80138e8:	080137e4 080137f0 080137fc 08013808     .7...7...7...8..
 80138f8:	08013814 08013820 0801382c 08013838     .8.. 8..,8..88..
 8013908:	08013844 08013850 0801385c 08013868     D8..P8..\8..h8..
 8013918:	08013874 08013880 0801388c 08013714     t8...8...8...7..
 8013928:	080136e0 080136e8 080136f4 080136fc     .6...6...6...6..
 8013938:	00200102 00000000                       .. .....

08013940 <CAN_NODE_1_gpio_out>:
 8013940:	48028300 00000007                       ...H....

08013948 <CAN_NODE_1_gpio_out_config>:
 8013948:	00000090 00000001 00000002              ............

08013954 <CAN_NODE_1_gpio_in>:
 8013954:	48028300 00000008                       ...H....

0801395c <CAN_NODE_1_gpio_in_config>:
	...

08013968 <CAN_NODE_1_BitTimeConfig>:
 8013968:	08954400 0007a120 00011f40              .D.. ...@...

08013974 <CAN_NODE_1_sr>:
 8013974:	00000000                                ....

08013978 <CAN_NODE_1_LMO_01_Config>:
 8013978:	1ffe8eb8 0100001d 00000000              ............

08013984 <CAN_NODE_1_LMO_02_Config>:
 8013984:	1ffe8ed8 00000014 00000001              ............

08013990 <CAN_NODE_1_LMO_03_Config>:
 8013990:	1ffe8ef8 00000017 00000001              ............

0801399c <CAN_NODE_1_LMO_04_Config>:
 801399c:	1ffe8f18 00000018 00000001              ............

080139a8 <CAN_NODE_1_LMO_05_Config>:
 80139a8:	1ffe8f38 00000015 00000001              8...........

080139b4 <CAN_NODE_1_LMO_06_Config>:
 80139b4:	1ffe8f58 00000016 00000001              X...........

080139c0 <CAN_NODE_1_LMO_07_Config>:
 80139c0:	1ffe8f78 00000006 00000000              x...........

080139cc <CAN_NODE_1_LMO_08_Config>:
 80139cc:	1ffe8f98 00000005 00000000              ............

080139d8 <CAN_NODE_1_LMO_09_Config>:
 80139d8:	1ffe8fb8 00000008 00000001              ............

080139e4 <CAN_NODE_1_LMO_10_Config>:
 80139e4:	1ffe8fd8 00000007 00000001              ............

080139f0 <CAN_NODE_1_LMO_11_Config>:
 80139f0:	1ffe8ff8 0100003c 00000000              ....<.......

080139fc <CAN_NODE_1_LMO_12_Config>:
 80139fc:	1ffe9018 01000009 00000000              ............

08013a08 <CAN_NODE_1_LMO_13_Config>:
 8013a08:	1ffe9038 01000024 00000000              8...$.......

08013a14 <CAN_NODE_1_LMO_14_Config>:
 8013a14:	1ffe9058 00000025 00000001              X...%.......

08013a20 <CAN_NODE_1_LMO_15_Config>:
 8013a20:	1ffe9078 01000026 00000000              x...&.......

08013a2c <CAN_NODE_1_LMO_16_Config>:
 8013a2c:	1ffe9098 00000027 00000000              ....'.......

08013a38 <CAN_NODE_1_LMO_17_Config>:
 8013a38:	1ffe90b8 0000001e 00000000              ............

08013a44 <CAN_NODE_1_LMO_18_Config>:
 8013a44:	1ffe90d8 0000001f 00000000              ............

08013a50 <CAN_NODE_1_LMO_19_Config>:
 8013a50:	1ffe90f8 00000020 00000000              .... .......

08013a5c <CAN_NODE_1_LMO_20_Config>:
 8013a5c:	1ffe9118 00000021 00000001              ....!.......

08013a68 <CAN_NODE_1_LMO_21_Config>:
 8013a68:	1ffe9138 00000022 00000000              8...".......

08013a74 <CAN_NODE_1_LMO_22_Config>:
 8013a74:	1ffe9158 00000023 00000000              X...#.......

08013a80 <CAN_NODE_1>:
 8013a80:	1ffe8aa4 48014400 08013968 08013978     .....D.Hh9..x9..
 8013a90:	08013984 08013990 0801399c 080139a8     .9...9...9...9..
 8013aa0:	080139b4 080139c0 080139cc 080139d8     .9...9...9...9..
 8013ab0:	080139e4 080139f0 080139fc 08013a08     .9...9...9...:..
 8013ac0:	08013a14 08013a20 08013a2c 08013a38     .:.. :..,:..8:..
 8013ad0:	08013a44 08013a50 08013a5c 08013a68     D:..P:..\:..h:..
 8013ae0:	08013a74 00000000 00000000 00000000     t:..............
	...
 8013b0c:	08013974 08013940 08013948 08013954     t9..@9..H9..T9..
 8013b1c:	0801395c 00160201 00000000              \9..........

08013b28 <CAN_NODE_2_gpio_out>:
 8013b28:	48028500 0000000b                       ...H....

08013b30 <CAN_NODE_2_gpio_out_config>:
 8013b30:	000000a0 00000001 00000002              ............

08013b3c <CAN_NODE_2_gpio_in>:
 8013b3c:	48028500 0000000a                       ...H....

08013b44 <CAN_NODE_2_gpio_in_config>:
	...

08013b50 <CAN_NODE_2_BitTimeConfig>:
 8013b50:	08954400 0007a120 00011f40              .D.. ...@...

08013b5c <CAN_NODE_2_sr>:
 8013b5c:	00000000                                ....

08013b60 <CAN_NODE_2_LMO_01_Config>:
 8013b60:	1ffe9178 00000039 00000000              x...9.......

08013b6c <CAN_NODE_2_LMO_02_Config>:
 8013b6c:	1ffe9198 00000038 00000000              ....8.......

08013b78 <CAN_NODE_2_LMO_03_Config>:
 8013b78:	1ffe91b8 0000000e 00000000              ............

08013b84 <CAN_NODE_2_LMO_04_Config>:
 8013b84:	1ffe91d8 00000033 00000000              ....3.......

08013b90 <CAN_NODE_2_LMO_05_Config>:
 8013b90:	1ffe91f8 0000000f 00000000              ............

08013b9c <CAN_NODE_2>:
 8013b9c:	1ffe8aa4 48014700 08013b50 08013b60     .....G.HP;..`;..
 8013bac:	08013b6c 08013b78 08013b84 08013b90     l;..x;...;...;..
	...
 8013c28:	08013b5c 08013b28 08013b30 08013b3c     \;..(;..0;..<;..
 8013c38:	08013b44 00050500 00000000 512b5441     D;..........AT+Q
 8013c48:	43535047 223d4746 7074756f 2274726f     GPSCFG="outport"
 8013c58:	6f6e222c 0d22656e 0000000a 512b5441     ,"none".....AT+Q
 8013c68:	3d535047 000a0d31 5047512b 434f4c53     GPS=1...+QGPSLOC
 8013c78:	0000003a 0000002c 512b5441 4c535047     :...,...AT+QGPSL
 8013c88:	313d434f 00000a0d                       OC=1....

08013c90 <vcu_fleet_fleet_10_sec_field_info>:
 8013c90:	40001204 40041208 4008110c 400c1210     ...@...@...@...@
 8013ca0:	40101214 40141218 4018121c 401c1220     ...@...@...@ ..@
 8013cb0:	40201124 40241228 4028122c 402c1230     $. @(.$@,.(@0.,@
 8013cc0:	40301234 40341138 4038123c 403c1240     4.0@8.4@<.8@@.<@
 8013cd0:	40401244 40441248 4048124c 404c1250     D.@@H.D@L.H@P.L@
 8013ce0:	40501254 40541258 4058125c 405c1260     T.P@X.T@\.X@`.\@
 8013cf0:	40601164 00000000                       d.`@....

08013cf8 <vcu_fleet_fleet_10_sec_submsg_info>:
 8013cf8:	00000000                                ....

08013cfc <vcu_fleet_fleet_10_sec_msg>:
 8013cfc:	08013c90 08013cf8 00000000 00000000     .<...<..........
 8013d0c:	00000019 00000019 544d512b 54415453     ........+QMTSTAT
 8013d1c:	0000003a 544d512b 56434552 0000003a     :...+QMTRECV:...
 8013d2c:	444e4951 4d53203a 4f442053 0a0d454e     QIND: SMS DONE..
 8013d3c:	00000000 0d594452 0000000a 45574f50     ....RDY.....POWE
 8013d4c:	20444552 4e574f44 00000a0d 544d512b     RED DOWN....+QMT
 8013d5c:	4e45504f 0000003a 544d512b 45425550     OPEN:...+QMTPUBE
 8013d6c:	00003a58 544d512b 4e4e4f43 0000003a     X:..+QMTCONN:...
 8013d7c:	544d512b 43534944 0000003a 544d512b     +QMTDISC:...+QMT
 8013d8c:	3a425553 00000000 454d432b 52524520     SUB:....+CME ERR
 8013d9c:	0000524f 0000003a 534d432b 52524520     OR..:...+CMS ERR
 8013dac:	0000524f 00000000 00000a0d 62737522     OR.........."usb
 8013dbc:	0d227461 0000000a 0d302c30 0000000a     at".....0,0.....
 8013dcc:	00000000 63657551 0d6c6574 0000000a     ....Quectel.....
 8013ddc:	0d302c31 0000000a 00000000 0000002c     1,0.........,...
 8013dec:	44414552 00000059 00000022 00302c30     READY..."...0,0.
 8013dfc:	00312c30 00322c30 00332c30 00342c30     0,1.0,2.0,3.0,4.
 8013e0c:	00352c30 222c6425 255f7325 0a0d2273     0,5.%d,"%s_%s"..
 8013e1c:	00000000 72616d73 74694b74 00000000     ....smartKit....
 8013e2c:	0a0d6425 00000000 312c6425 2c64252c     %d......%d,1,%d,
 8013e3c:	73252c30 0d64252c 0000000a 312c6425     0,%s,%d.....%d,1
 8013e4c:	2c73252c 0a0d6425 00000000 252c7325     ,%s,%d......%s,%
 8013e5c:	30362c64 0a0d312c 00000000 63616322     d,60,1......"cac
 8013e6c:	2e747265 226d6570 00000000 696c6322     ert.pem"...."cli
 8013e7c:	63746e65 2e747265 226d6570 00000000     entcert.pem"....
 8013e8c:	696c6322 6b746e65 702e7965 00226d65     "clientkey.pem".
 8013e9c:	0a0d7325 00000000 252c6425 00000073     %s......%d,%s...
 8013eac:	37796122 7865716f 35326b62 612d6c73     "ay7oqexbk25sl-a
 8013ebc:	692e7374 612e746f 6f732d70 2d687475     ts.iot.ap-south-
 8013ecc:	6d612e31 6e6f7a61 2e737761 226d6f63     1.amazonaws.com"
 8013edc:	3838382c 000a0d33 63616322 22747265     ,8883..."cacert"
 8013eec:	222c322c 65636163 702e7472 0d226d65     ,2,"cacert.pem".
 8013efc:	0000000a 696c6322 6b746e65 2c227965     ...."clientkey",
 8013f0c:	63222c32 6e65696c 79656b74 6d65702e     2,"clientkey.pem
 8013f1c:	000a0d22 63657322 6576656c 322c226c     "..."seclevel",2
 8013f2c:	0a0d322c 00000000 6c737322 73726576     ,2......"sslvers
 8013f3c:	226e6f69 342c322c 00000a0d 70696322     ion",2,4...."cip
 8013f4c:	73726568 65746975 2c322c22 46467830     hersuite",2,0xFF
 8013f5c:	0a0d4646 00000000 6e676922 6c65726f     FF......"ignorel
 8013f6c:	6c61636f 656d6974 2c322c22 000a0d31     ocaltime",2,1...
 8013f7c:	4c535322 64252c22 322c312c 00000a0d     "SSL",%d,1,2....
 8013f8c:	696c6322 63746e65 22747265 222c322c     "clientcert",2,"
 8013f9c:	65696c63 6563746e 702e7472 0d226d65     clientcert.pem".
 8013fac:	0000000a 74756f22 74726f70 6e222c22     ...."outport","n
 8013fbc:	22656e6f 00000a0d 65472f22 662f3376     one"...."/Gev3/f
 8013fcc:	7465656c 00000022 65727473 66206d61     leet"...stream f
 8013fdc:	006c6c75 65206f69 726f7272 00000000     ull.io error....
 8013fec:	61727261 616d2079 69732078 6520657a     array max size e
 8013ffc:	65656378 00646564 6e6f6e28 00002965     xceeded.(none)..
 801400c:	61766e69 2064696c 6c656966 79742064     invalid field ty
 801401c:	00006570 6c6c6163 6b636162 72726520     pe..callback err
 801402c:	0000726f 7373696d 20676e69 75716572     or..missing requ
 801403c:	64657269 65696620 0000646c 61766e69     ired field..inva
 801404c:	2064696c 65747865 6f69736e 0000006e     lid extension...
 801405c:	6d627573 73206773 20657a69 6e616863     submsg size chan
 801406c:	00646567 61766e69 2064696c 61746164     ged.invalid data
 801407c:	7a69735f 00000065 65747962 69732073     _size...bytes si
 801408c:	6520657a 65656378 00646564 6f72657a     ze exceeded.zero
 801409c:	6e656c2d 20687467 69727473 0000676e     -length string..
 80140ac:	65746e75 6e696d72 64657461 72747320     unterminated str
 80140bc:	00676e69 61766e69 2064696c 6c656966     ing.invalid fiel
 80140cc:	65642064 69726373 726f7470 00000000     d descriptor....
 80140dc:	45564144 50504120 6e692073 61697469     DAVE APPs initia
 80140ec:	617a696c 6e6f6974 69616620 0064656c     lization failed.
 80140fc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801410c:	2a2a2a2a 2a2a2a2a 69206e69 7475706e     ********in input
 801411c:	70616320 65727574 2a2a2a2a 2a2a2a2a      capture********
 801412c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801413c:	0000000a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ....************
 801414c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 74697865     ************exit
 801415c:	706e6920 63207475 75747061 2a2a6572      input capture**
 801416c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801417c:	2a2a2a2a 000a2a2a 2a2a2a2a 2a2a2a2a     ******..********
 801418c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801419c:	70206e69 65636f72 69207373 7475706e     in process input
 80141ac:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 80141bc:	2a2a2a2a 2a2a2a2a 0000000a 2a2a2a2a     ********....****
 80141cc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 80141dc:	652a2a2a 20746978 636f7270 20737365     ***exit process 
 80141ec:	75706e69 2a2a2a74 2a2a2a2a 2a2a2a2a     input***********
 80141fc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0a2a2a2a     ***************.
 801420c:	00000000 2a2a2a2a 2a2a2a2a 2a2a2a2a     ....************
 801421c:	2a2a2a2a 2a2a2a2a 692a2a2a 6376206e     ***********in vc
 801422c:	756f2075 74757074 2a2a2a2a 2a2a2a2a     u output********
 801423c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801424c:	2a2a2a2a 00000a2a 2a2a2a2a 2a2a2a2a     *****...********
 801425c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801426c:	74697865 75637620 74756f20 2a747570     exit vcu output*
 801427c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
 801428c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 00000a2a     *************...
 801429c:	00676f6c 00000000 00000043              log.....C...

080142a8 <_global_impure_ptr>:
 80142a8:	1fff42cc                                .B..

080142ac <_DAYS_BEFORE_MONTH>:
 80142ac:	00000000 0000001f 0000003b 0000005a     ........;...Z...
 80142bc:	00000078 00000097 000000b5 000000d4     x...............
 80142cc:	000000f3 00000111 00000130 0000014e     ........0...N...

080142dc <DAYS_IN_MONTH>:
 80142dc:	0000001f 0000001c 0000001f 0000001e     ................
 80142ec:	0000001f 0000001e 0000001f 0000001f     ................
 80142fc:	0000001e 0000001f 0000001e 0000001f     ................

0801430c <_ctype_>:
 801430c:	20202000 20202020 28282020 20282828     .         ((((( 
 801431c:	20202020 20202020 20202020 20202020                     
 801432c:	10108820 10101010 10101010 10101010      ...............
 801433c:	04040410 04040404 10040404 10101010     ................
 801434c:	41411010 41414141 01010101 01010101     ..AAAAAA........
 801435c:	01010101 01010101 01010101 10101010     ................
 801436c:	42421010 42424242 02020202 02020202     ..BBBBBB........
 801437c:	02020202 02020202 02020202 10101010     ................
 801438c:	00000020 00000000 00000000 00000000      ...............
	...

08014410 <__sf_fake_stdin>:
	...

08014430 <__sf_fake_stdout>:
	...

08014450 <__sf_fake_stderr>:
	...

08014470 <__month_lengths>:
 8014470:	0000001f 0000001c 0000001f 0000001e     ................
 8014480:	0000001f 0000001e 0000001f 0000001f     ................
 8014490:	0000001e 0000001f 0000001e 0000001f     ................
 80144a0:	0000001f 0000001d 0000001f 0000001e     ................
 80144b0:	0000001f 0000001e 0000001f 0000001f     ................
 80144c0:	0000001e 0000001f 0000001e 0000001f     ................
 80144d0:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
 80144e0:	32313000 36353433 41393837 45444342     .0123456789ABCDE
 80144f0:	31300046 35343332 39383736 64636261     F.0123456789abcd
 8014500:	00006665                                ef..
