Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb  3 23:45:49 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18133 |         1903 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             355 |           94 |
| Yes          | No                    | No                     |            1867 |          265 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2981 |          705 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                           Enable Signal                                                                          |                                                                                                 Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                                       |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                   |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                    |                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/pop                                                                                                             | ap_rst_n                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                               | ap_rst_n                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__3_n_0                                                                                        | ap_rst_n                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/icmp_ln96_1_reg_17960                                                        |                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                               | ap_rst_n                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/ap_CS_fsm_reg[22][0]                                                                            | ap_rst_n                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__3_n_0                                                                                 | ap_rst_n                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__6_n_0                                                                                      | ap_rst_n                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__3_n_0                                                                                      | ap_rst_n                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                                                              | ap_rst_n                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | ap_rst_n                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                                                                     | ap_rst_n                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__3_n_0                                                            | ap_rst_n                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | ap_rst_n                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__4_n_0                                                                          | ap_rst_n                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | ap_rst_n                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                       |                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                                                            | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                                                       | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                          | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                            | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                        | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                   | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__3_n_0                                                     | ap_rst_n                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__3_n_0                                                          | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__4_n_0                                                                   | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                        | ap_rst_n                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                                                                 | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | ap_rst_n                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                         |                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                           | ap_rst_n                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                            | ap_rst_n                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                          |                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                  | ap_rst_n                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                           | ap_rst_n                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/push                                                                         | ap_rst_n                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326                                            |                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0                                                                                   | ap_rst_n                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                               | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_1[0]                                                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/ap_enable_reg_pp0_iter1_reg_0[0]                                             | ap_rst_n                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/E[0]                                                                         | ap_rst_n                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                             | ap_rst_n                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U/i_fu_342                            | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918_ap_start_reg_reg    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                                                                          |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                                                                              |                1 |             10 |        10.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                        | ap_rst_n                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                      | ap_rst_n                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[10]_i_1_n_0                                                                                   | ap_rst_n                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/mOutPtr[10]_i_1_n_0                                                                                        | ap_rst_n                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/idx_fu_2580                                         |                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_138               |                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U/E[0]                                | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                                     |                4 |             20 |         5.00 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]                                                             |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_3_reg_1817[23]_i_2_n_0                                           | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_3_reg_1817                                                                                                      |                8 |             24 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822[23]_i_2_n_0                                           | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/SR[0]                                                                                               |               11 |             24 |         2.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/ap_enable_reg_pp0_iter1                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684_ap_start_reg_reg_0[0]                               |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1[0]                                                                                          |                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                                                                                 |               25 |             32 |         1.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                         |                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                         |                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                    |                                                                                                                                                                                                                 |               37 |             37 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659_denom_row_ce0 | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659/flow_control_loop_pipe_sequential_init_U/grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_659_ap_start_reg_reg[0] |               11 |             39 |         3.55 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/add_ln96_reg_17860                                                           |                                                                                                                                                                                                                 |               14 |             51 |         3.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                             | ap_rst_n                                                                                                                                                                                                        |               17 |             53 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/state_reg[0]_1[0]                                                               | ap_rst_n                                                                                                                                                                                                        |               15 |             53 |         3.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                |                                                                                                                                                                                                                 |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                              | ap_rst_n                                                                                                                                                                                                        |               20 |             62 |         3.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                          |                                                                                                                                                                                                                 |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                              | ap_rst_n                                                                                                                                                                                                        |               20 |             63 |         3.15 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                                                                        |               19 |             63 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[1]                                                                                 |                                                                                                                                                                                                                 |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                         |                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                  | ap_rst_n                                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                          |                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                        | ap_rst_n                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                    |                                                                                                                                                                                                                 |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                            |                                                                                                                                                                                                                 |               13 |             68 |         5.23 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_1[0]                                                                                |                                                                                                                                                                                                                 |               13 |             68 |         5.23 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                    | ap_rst_n                                                                                                                                                                                                        |               11 |             75 |         6.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                   | ap_rst_n                                                                                                                                                                                                        |               11 |             75 |         6.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | ap_rst_n                                                                                                                                                                                                        |               19 |             79 |         4.16 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | ap_rst_n                                                                                                                                                                                                        |               19 |             79 |         4.16 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                            | ap_rst_n                                                                                                                                                                                                        |               27 |            103 |         3.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/state_reg[0]_2[0]                                                                | ap_rst_n                                                                                                                                                                                                        |               26 |            103 |         3.96 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                                            |                                                                                                                                                                                                                 |               43 |            124 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/E[0]                                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6][0]                                  |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_2[0]                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_0[0]                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_1[0]                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_3[0]                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_4[0]                                |                                                                                                                                                                                                                 |               34 |            136 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_786/flow_control_loop_pipe_sequential_init_U/j_fu_326_reg[6]_5[0]                                |                                                                                                                                                                                                                 |               35 |            136 |         3.89 |
|  ap_clk      |                                                                                                                                                                  | ap_rst_n                                                                                                                                                                                                        |               70 |            171 |         2.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_10                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                             |              103 |            192 |         1.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_11                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3                                                                             |              100 |            192 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_12                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_4                                                                             |              100 |            192 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_13                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_5                                                                             |              103 |            192 |         1.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_14                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_6                                                                             |              110 |            192 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_15                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_7                                                                             |              101 |            192 |         1.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_8                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                             |               93 |            192 |         2.06 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_9                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                             |               91 |            192 |         2.11 |
|  ap_clk      |                                                                                                                                                                  |                                                                                                                                                                                                                 |             1951 |          18669 |         9.57 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


