Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 19 00:06:51 2021
| Host         : DESKTOP-JGEC92R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EmbeddedTestFramework_wrapper_timing_summary_routed.rpt -pb EmbeddedTestFramework_wrapper_timing_summary_routed.pb -rpx EmbeddedTestFramework_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : EmbeddedTestFramework_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EmbeddedTestFramework_i/Sampler/U0/TestSampler_v1_0_S00_AXI_inst/axi_rvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.283    -1282.264                   1813                16596       -0.040       -0.040                      1                16596        1.250        0.000                       0                  7278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk_fpga_0                                    {0.000 2.500}        5.000           200.000         
sys_clock                                     {0.000 4.000}        8.000           125.000         
  clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {0.000 19.862}       39.724          25.174          
  clkfbout_EmbeddedTestFramework_clk_wiz_0_0  {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         -2.338    -1276.125                   1811                16245        0.051        0.000                      0                16245        1.250        0.000                       0                  7129  
sys_clock                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_EmbeddedTestFramework_clk_wiz_0_0       34.658        0.000                      0                  262        0.151        0.000                      0                  262       18.882        0.000                       0                   145  
  clkfbout_EmbeddedTestFramework_clk_wiz_0_0                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                  To Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                  --------                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_EmbeddedTestFramework_clk_wiz_0_0  clk_fpga_0                                       -3.283       -6.138                      2                    2       -0.040       -0.040                      1                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.008        0.000                      0                   87        0.427        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1811  Failing Endpoints,  Worst Slack       -2.338ns,  Total Violation    -1276.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.136ns (30.509%)  route 4.865ns (69.491%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           0.977     7.959    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.316     8.275 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4/O
                         net (fo=1, routed)           0.000     8.275    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.651 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.797     9.448    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_12_out
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.391     9.963    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205     7.625    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.136ns (30.509%)  route 4.865ns (69.491%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           0.977     7.959    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.316     8.275 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4/O
                         net (fo=1, routed)           0.000     8.275    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.651 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.797     9.448    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_12_out
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.391     9.963    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205     7.625    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.136ns (30.509%)  route 4.865ns (69.491%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           0.977     7.959    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.316     8.275 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4/O
                         net (fo=1, routed)           0.000     8.275    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.651 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.797     9.448    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_12_out
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[11]_i_1/O
                         net (fo=4, routed)           0.391     9.963    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X11Y24         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205     7.625    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 2.273ns (32.493%)  route 4.722ns (67.507%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.649     5.747    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst_i_1/O
                         net (fo=1, routed)           0.707     6.578    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[1]
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.430     7.008 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst/O
                         net (fo=9, routed)           0.998     8.006    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.322 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7/O
                         net (fo=1, routed)           0.000     8.322    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.835 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.619     9.454    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_10_out
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.578 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379     9.957    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_52
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 2.273ns (32.493%)  route 4.722ns (67.507%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.649     5.747    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst_i_1/O
                         net (fo=1, routed)           0.707     6.578    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[1]
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.430     7.008 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst/O
                         net (fo=9, routed)           0.998     8.006    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.322 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7/O
                         net (fo=1, routed)           0.000     8.322    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.835 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.619     9.454    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_10_out
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.578 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379     9.957    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_52
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 2.273ns (32.493%)  route 4.722ns (67.507%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.649     5.747    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst_i_1/O
                         net (fo=1, routed)           0.707     6.578    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[1]
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.430     7.008 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst/O
                         net (fo=9, routed)           0.998     8.006    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.322 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7/O
                         net (fo=1, routed)           0.000     8.322    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.835 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.619     9.454    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_10_out
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.578 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379     9.957    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_52
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 2.273ns (32.493%)  route 4.722ns (67.507%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.649     5.747    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst_i_1/O
                         net (fo=1, routed)           0.707     6.578    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[1]
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.430     7.008 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[1].muxf_s3_inst/O
                         net (fo=9, routed)           0.998     8.006    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.322 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7/O
                         net (fo=1, routed)           0.000     8.322    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_7_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.835 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.619     9.454    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_10_out
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.578 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379     9.957    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_52
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X12Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.161ns (30.978%)  route 4.815ns (69.022%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           1.130     8.111    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.316     8.427 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4/O
                         net (fo=1, routed)           0.000     8.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.828 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.627     9.455    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_14_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.579 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.359     9.938    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_54
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X8Y24          FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.161ns (30.978%)  route 4.815ns (69.022%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           1.130     8.111    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.316     8.427 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4/O
                         net (fo=1, routed)           0.000     8.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.828 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.627     9.455    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_14_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.579 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.359     9.938    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_54
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X8Y24          FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.161ns (30.978%)  route 4.815ns (69.022%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.654     2.962    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y25         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          0.947     4.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_110_out
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3/O
                         net (fo=2, routed)           0.423     4.974    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5/O
                         net (fo=137, routed)         0.722     5.820    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_2/O
                         net (fo=1, routed)           0.607     6.552    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[11]
    SLICE_X14Y26         MUXF8 (Prop_muxf8_I1_O)      0.430     6.982 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst/O
                         net (fo=9, routed)           1.130     8.111    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rid[11]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.316     8.427 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4/O
                         net (fo=1, routed)           0.000     8.427    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.828 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.627     9.455    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_14_out
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.579 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.359     9.938    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_54
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.490     7.682    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y24          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X8Y24          FDRE (Setup_fdre_C_CE)      -0.169     7.661    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 -2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.825%)  route 0.228ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.562     0.903    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y51         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.228     1.295    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[32]
    SLICE_X26Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.832     1.202    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.071     1.244    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.557     0.898    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y17         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.149    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X34Y16         SRLC32E                                      r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.825     1.195    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y16         SRLC32E                                      r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X34Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.095    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.650%)  route 0.230ns (58.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.559     0.900    EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X20Y51         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.230     1.293    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_axi_bid[119][4]
    SLICE_X18Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.832     1.202    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.066     1.239    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.559     0.900    EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X25Y42         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.151    EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X24Y42         SRL16E                                       r  EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.827     1.197    EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X24Y42         SRL16E                                       r  EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.913    
    SLICE_X24Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.096    EmbeddedTestFramework_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.560     0.901    EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X25Y45         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.152    EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X24Y45         SRL16E                                       r  EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.828     1.198    EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X24Y45         SRL16E                                       r  EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    EmbeddedTestFramework_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.224%)  route 0.216ns (62.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.561     0.902    EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X22Y48         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.216     1.245    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_axi_bid[35][12]
    SLICE_X20Y47         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.831     1.201    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X20Y47         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.022     1.189    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.158%)  route 0.249ns (63.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.567     0.908    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X7Y49          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[45]/Q
                         net (fo=19, routed)          0.249     1.297    EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awlen[1]
    SLICE_X7Y55          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.833     1.203    EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y55          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.066     1.240    EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.642%)  route 0.176ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.559     0.900    EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X20Y51         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.176     1.224    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_axi_bid[119][12]
    SLICE_X19Y48         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.832     1.202    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/aclk
    SLICE_X19Y48         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)        -0.007     1.166    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.155%)  route 0.207ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.564     0.905    EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X9Y53          FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  EmbeddedTestFramework_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.207     1.240    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_axi_bid[11][13]
    SLICE_X12Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.835     1.205    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X12Y49         FDRE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.005     1.181    EmbeddedTestFramework_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/BRAMController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.513%)  route 0.236ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.559     0.900    EmbeddedTestFramework_i/VGASubsection/BRAMController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y13         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/BRAMController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  EmbeddedTestFramework_i/VGASubsection/BRAMController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.236     1.284    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X2Y2          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.872     1.242    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.262     0.980    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     1.223    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y5  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y5  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y6  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y6  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y0  EmbeddedTestFramework_i/Injector/U0/TestMultiReg_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y0  EmbeddedTestFramework_i/Injector/U0/TestMultiReg_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1  EmbeddedTestFramework_i/Sampler/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1  EmbeddedTestFramework_i/Sampler/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y0  EmbeddedTestFramework_i/Sampler/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y0  EmbeddedTestFramework_i/Sampler/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y40  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y39  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y39  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y39  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y36  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y37  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y37  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  To Clock:  clk_out1_EmbeddedTestFramework_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.454ns (50.781%)  route 2.379ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 38.466 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.718    -0.640    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.814 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[10]
                         net (fo=1, routed)           2.379     4.192    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/D[10]
    SLICE_X42Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.574    38.466    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/clock
    SLICE_X42Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[10]/C
                         clock pessimism              0.588    39.054    
                         clock uncertainty           -0.145    38.909    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.058    38.851    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 2.454ns (51.954%)  route 2.269ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 38.466 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.718    -0.640    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.814 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[8]
                         net (fo=1, routed)           2.269     4.083    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/D[8]
    SLICE_X40Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.574    38.466    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/clock
    SLICE_X40Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[8]/C
                         clock pessimism              0.588    39.054    
                         clock uncertainty           -0.145    38.909    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)       -0.101    38.808    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.828ns (18.890%)  route 3.555ns (81.110%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.641     3.782    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.828ns (18.890%)  route 3.555ns (81.110%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.641     3.782    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.828ns (18.890%)  route 3.555ns (81.110%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.641     3.782    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.828ns (18.890%)  route 3.555ns (81.110%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.641     3.782    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y48         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             34.881ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.454ns (53.377%)  route 2.143ns (46.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 38.466 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.718    -0.640    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.814 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[9]
                         net (fo=1, routed)           2.143     3.957    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/D[9]
    SLICE_X42Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.574    38.466    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/clock
    SLICE_X42Y36         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[9]/C
                         clock pessimism              0.588    39.054    
                         clock uncertainty           -0.145    38.909    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.071    38.838    EmbeddedTestFramework_i/VGASubsection/Blanker/U0/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                 34.881    

Slack (MET) :             34.881ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.828ns (19.506%)  route 3.417ns (80.494%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.502     3.643    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                 34.881    

Slack (MET) :             34.881ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.828ns (19.506%)  route 3.417ns (80.494%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.502     3.643    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                 34.881    

Slack (MET) :             34.881ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@39.724ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.828ns (19.506%)  route 3.417ns (80.494%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 38.472 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.757    -0.602    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y44         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.146 f  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.493     0.347    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.471 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=50, routed)          0.984     1.455    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124     1.579 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=23, routed)          1.437     3.017    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.141 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.502     3.643    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.724    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.201 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.800    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.580    38.472    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y47         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.626    39.098    
                         clock uncertainty           -0.145    38.953    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    38.524    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                 34.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.468    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X41Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.226    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg_n_0_[4]
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.045    -0.181 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1/O
                         net (fo=1, routed)           0.000    -0.181    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.701    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                         clock pessimism              0.249    -0.452    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.332    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.530%)  route 0.267ns (65.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.470    EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y7          FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=3, routed)           0.267    -0.062    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.875    -0.688    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.269    -0.418    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.235    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.287%)  route 0.270ns (65.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.469    EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y6          FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=3, routed)           0.270    -0.058    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.875    -0.688    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.269    -0.418    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.235    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.714%)  route 0.290ns (67.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.563    -0.498    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=3, routed)           0.290    -0.067    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.875    -0.688    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.249    -0.438    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    -0.249    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.563    -0.498    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.239    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X34Y11         SRL16E                                       r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.832    -0.731    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X34Y11         SRL16E                                       r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.246    -0.485    
    SLICE_X34Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.422    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.563    -0.498    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.300    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.099    -0.201 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000    -0.201    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.832    -0.731    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.233    -0.498    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091    -0.407    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.468    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/Q
                         net (fo=2, routed)           0.127    -0.177    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg_n_0
    SLICE_X43Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.701    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X43Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
                         clock pessimism              0.246    -0.455    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.070    -0.385    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.756%)  route 0.317ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.470    EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y7          FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  EmbeddedTestFramework_i/VGASubsection/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=3, routed)           0.317    -0.011    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.875    -0.688    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.269    -0.418    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.235    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.015%)  route 0.329ns (69.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.563    -0.498    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X35Y11         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=3, routed)           0.329    -0.028    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X2Y2          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.871    -0.692    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.249    -0.442    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    -0.253    EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.594    -0.467    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X41Y45         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/Q
                         net (fo=4, routed)           0.148    -0.178    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.133 r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_1/O
                         net (fo=1, routed)           0.000    -0.133    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_i_1_n_0
    SLICE_X41Y44         FDSE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         0.863    -0.700    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X41Y44         FDSE                                         r  EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/C
                         clock pessimism              0.249    -0.451    
    SLICE_X41Y44         FDSE (Hold_fdse_C_D)         0.091    -0.360    EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_EmbeddedTestFramework_clk_wiz_0_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y1      EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y2      EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.862      18.882     SLICE_X34Y11     EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.862      18.882     SLICE_X34Y11     EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X37Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X38Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X39Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.862      19.362     SLICE_X38Y44     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.862      19.362     SLICE_X38Y44     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.862      19.362     SLICE_X38Y44     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.862      19.362     SLICE_X38Y44     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.862      18.882     SLICE_X34Y11     EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.862      18.882     SLICE_X34Y11     EmbeddedTestFramework_i/VGASubsection/LineBuffer/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y43     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y41     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y42     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X40Y42     EmbeddedTestFramework_i/VGASubsection/TimingController/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_EmbeddedTestFramework_clk_wiz_0_0
  To Clock:  clkfbout_EmbeddedTestFramework_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_EmbeddedTestFramework_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_EmbeddedTestFramework_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.283ns,  Total Violation       -6.138ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.040ns,  Total Violation       -0.040ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.283ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.130ns  (clk_fpga_0 rise@4330.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@4329.870ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 4332.767 - 4330.000 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 4329.266 - 4329.870 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.365ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                   4329.870  4329.870 r  
    L16                                               0.000  4329.870 r  sys_clock (IN)
                         net (fo=0)                   0.000  4329.870    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4331.361 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  4332.646    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996  4325.650 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760  4327.410    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4327.511 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.754  4329.265    EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/clock
    SLICE_X39Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456  4329.721 r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/Q
                         net (fo=1, routed)           5.769  4335.490    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/interrupt_in
    SLICE_X38Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4330.000  4330.000 r  
    PS7_X0Y0             PS7                          0.000  4330.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  4331.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4331.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.574  4332.766    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/s_axi_intr_aclk
    SLICE_X38Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/C
                         clock pessimism              0.000  4332.766    
                         clock uncertainty           -0.529  4332.237    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)       -0.031  4332.207    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg
  -------------------------------------------------------------------
                         required time                       4332.207    
                         arrival time                       -4335.490    
  -------------------------------------------------------------------
                         slack                                 -3.283    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.130ns  (clk_fpga_0 rise@4330.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@4329.870ns)
  Data Path Delay:        5.722ns  (logic 0.518ns (9.052%)  route 5.204ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 4332.763 - 4330.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 4329.261 - 4329.870 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.365ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                   4329.870  4329.870 r  
    L16                                               0.000  4329.870 r  sys_clock (IN)
                         net (fo=0)                   0.000  4329.870    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4331.361 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  4332.646    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996  4325.650 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760  4327.410    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4327.511 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.750  4329.261    EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/clock
    SLICE_X38Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518  4329.779 r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/Q
                         net (fo=2, routed)           5.204  4334.984    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/interrupt_in
    SLICE_X39Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4330.000  4330.000 r  
    PS7_X0Y0             PS7                          0.000  4330.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  4331.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4331.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.570  4332.762    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/s_axi_intr_aclk
    SLICE_X39Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/C
                         clock pessimism              0.000  4332.762    
                         clock uncertainty           -0.529  4332.233    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)       -0.105  4332.128    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg
  -------------------------------------------------------------------
                         required time                       4332.129    
                         arrival time                       -4334.984    
  -------------------------------------------------------------------
                         slack                                 -2.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.418ns (8.422%)  route 4.545ns (91.578%))
  Logic Levels:           0  
  Clock Path Skew:        4.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.365ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.573    -1.259    EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/clock
    SLICE_X38Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.418    -0.841 r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Horizontal/U0/s_output_reg/Q
                         net (fo=2, routed)           4.545     3.705    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/interrupt_in
    SLICE_X39Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.747     3.055    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/s_axi_intr_aclk
    SLICE_X39Y35         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.529     3.584    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.161     3.745    EmbeddedTestFramework_i/VGASubsection/VGAHorizontal_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_EmbeddedTestFramework_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.367ns (6.786%)  route 5.041ns (93.214%))
  Logic Levels:           0  
  Clock Path Skew:        4.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    -1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.365ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_EmbeddedTestFramework_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_in1_EmbeddedTestFramework_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clk_out1_EmbeddedTestFramework_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  EmbeddedTestFramework_i/VGASubsection/ClockingWizard/inst/clkout1_buf/O
                         net (fo=143, routed)         1.577    -1.255    EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/clock
    SLICE_X39Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.888 r  EmbeddedTestFramework_i/VGASubsection/FallingEdgeDetect_Vertical/U0/s_output_reg/Q
                         net (fo=1, routed)           5.041     4.153    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/interrupt_in
    SLICE_X38Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.751     3.059    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/s_axi_intr_aclk
    SLICE_X38Y41         FDRE                                         r  EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg/C
                         clock pessimism              0.000     3.059    
                         clock uncertainty            0.529     3.588    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.243     3.831    EmbeddedTestFramework_i/VGASubsection/VGAVertical_int/U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/intA_reg
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.285%)  route 2.776ns (82.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.708     3.016    EmbeddedTestFramework_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y24          FDRE                                         r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.781     5.253    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.377 f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=166, routed)         0.995     6.372    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X31Y4          FDPE                                         f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.499     7.691    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X31Y4          FDPE                                         r  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/C
                         clock pessimism              0.130     7.821    
                         clock uncertainty           -0.083     7.738    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359     7.379    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.285%)  route 2.776ns (82.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.708     3.016    EmbeddedTestFramework_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y24          FDRE                                         r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.781     5.253    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.377 f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=166, routed)         0.995     6.372    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X31Y4          FDPE                                         f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.499     7.691    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X31Y4          FDPE                                         r  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/C
                         clock pessimism              0.130     7.821    
                         clock uncertainty           -0.083     7.738    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359     7.379    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.285%)  route 2.776ns (82.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.708     3.016    EmbeddedTestFramework_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y24          FDRE                                         r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  EmbeddedTestFramework_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.781     5.253    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.377 f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=166, routed)         0.995     6.372    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X31Y4          FDPE                                         f  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.499     7.691    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X31Y4          FDPE                                         r  EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/C
                         clock pessimism              0.130     7.821    
                         clock uncertainty           -0.083     7.738    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359     7.379    EmbeddedTestFramework_i/Trigger/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.715ns (24.365%)  route 2.220ns (75.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.234     5.963    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X2Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.715ns (24.365%)  route 2.220ns (75.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.234     5.963    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X2Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.715ns (24.365%)  route 2.220ns (75.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.234     5.963    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X2Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X2Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.715ns (24.401%)  route 2.215ns (75.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.230     5.958    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X3Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X3Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.715ns (24.401%)  route 2.215ns (75.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.230     5.958    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X3Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X3Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.715ns (24.401%)  route 2.215ns (75.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.230     5.958    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X3Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X3Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.715ns (24.401%)  route 2.215ns (75.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.720     3.028    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.447 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.985     4.432    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.296     4.728 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.230     5.958    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X3Y47          FDCE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.552     7.745    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X3Y47          FDCE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405     7.487    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.580     0.921    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.237    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X0Y36          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.846     1.216    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X0Y36          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.935    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.125     0.810    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.580     0.921    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.237    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X0Y36          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.846     1.216    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X0Y36          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.935    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.125     0.810    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.660%)  route 0.203ns (61.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.581     0.922    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     1.253    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y37          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.847     1.217    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.936    
    SLICE_X1Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.787    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.660%)  route 0.203ns (61.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.581     0.922    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     1.253    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y37          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.847     1.217    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.936    
    SLICE_X1Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.787    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.660%)  route 0.203ns (61.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.581     0.922    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     1.253    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y37          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.847     1.217    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.936    
    SLICE_X1Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.787    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.403%)  route 0.228ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.582     0.923    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X0Y42          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDPE (Prop_fdpe_C_Q)         0.148     1.071 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.228     1.298    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X3Y43          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.853     1.223    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y43          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X3Y43          FDPE (Remov_fdpe_C_PRE)     -0.148     0.813    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.403%)  route 0.228ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.582     0.923    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X0Y42          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDPE (Prop_fdpe_C_Q)         0.148     1.071 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.228     1.298    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X3Y43          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.853     1.223    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y43          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X3Y43          FDPE (Remov_fdpe_C_PRE)     -0.148     0.813    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.322%)  route 0.358ns (73.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.562     0.903    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y34          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.358     1.389    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X10Y32         FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.826     1.196    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X10Y32         FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.934    
    SLICE_X10Y32         FDPE (Remov_fdpe_C_PRE)     -0.125     0.809    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.322%)  route 0.358ns (73.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.562     0.903    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y34          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.358     1.389    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X10Y32         FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.826     1.196    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X10Y32         FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.934    
    SLICE_X10Y32         FDPE (Remov_fdpe_C_PRE)     -0.125     0.809    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.007%)  route 0.329ns (71.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.583     0.924    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y38          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.329     1.381    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X3Y37          FDPE                                         f  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EmbeddedTestFramework_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    EmbeddedTestFramework_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  EmbeddedTestFramework_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.849     1.219    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X3Y37          FDPE                                         r  EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X3Y37          FDPE (Remov_fdpe_C_PRE)     -0.149     0.789    EmbeddedTestFramework_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.592    





