;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <700, 60
	SLT <700, 60
	DJN -2, @-20
	SUB #0, @311
	DJN 300, <92
	DJN 300, <92
	JMZ @-30, 3
	JMZ @-30, 3
	JMN 600, 20
	DJN 300, <92
	DJN 300, <92
	SUB @121, 106
	SPL 0, -31
	SUB @0, @2
	JMN 0, 20
	SUB 7, 920
	SPL 0, -31
	SPL 0, -31
	ADD -0, -0
	SUB -0, -0
	SUB -0, -0
	DJN 300, <92
	JMZ @102, -101
	SUB 0, -31
	SLT <700, 0
	JMN <-7, 3
	SUB @-127, 100
	ADD -0, -0
	SPL 100, 302
	DJN 340, <93
	DJN 340, <93
	MOV <0, @2
	SUB -702, -16
	CMP -207, <-120
	SPL 120, 302
	SPL 100, 302
	SUB 0, -31
	CMP -702, -16
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SPL 105, 862
	MOV -7, <-20
