//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Wed Jun 25 14:36:58 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v "
// file 1 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v "
// file 6 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v "
// file 7 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v "
// file 8 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v "
// file 9 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v "
// file 10 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v "
// file 11 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v "
// file 12 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 13 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 14 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v "
// file 15 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v "
// file 16 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v "
// file 17 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v "
// file 18 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2_0/IO_C2_IO_C2_0_IO.v "
// file 19 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2.v "
// file 20 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v "
// file 21 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd "
// file 22 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 23 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 24 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 25 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 26 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 27 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd "
// file 28 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 29 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd "
// file 30 "\/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd "
// file 31 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd "
// file 32 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd "
// file 33 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd "
// file 34 "\/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd "
// file 35 "\/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd "
// file 36 "\/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd "
// file 37 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd "
// file 38 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd "
// file 39 "\/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd "
// file 40 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd "
// file 41 "\/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd "
// file 42 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd "
// file 43 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd "
// file 44 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd "
// file 45 "\/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd "
// file 46 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd "
// file 47 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd "
// file 48 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd "
// file 49 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 50 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  N_70_i_1z,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceReadAck
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output N_70_i_1z ;
input RegisterSpaceWriteAck ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceReadAck ;
wire N_70_i_1z ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceReadAck ;
wire GND ;
wire VCC ;
// @9:216
  CFG3 N_70_i (
	.A(RegisterSpaceReadAck),
	.B(MSS_ADLIB_INST_RNIDP761),
	.C(RegisterSpaceWriteAck),
	.Y(N_70_i_1z)
);
defparam N_70_i.INIT=8'hFB;
// @12:89
  CFG2 \PRDATA_m_0_a2[4]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[3]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[2]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[1]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[0]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[18]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[17]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[16]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[15]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[14]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[12]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[11]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[10]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[9]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[8]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[7]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[6]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[5]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[31]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[30]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[29]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[28]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[27]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[25]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[24]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[23]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[22]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[21]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  RegisterSpaceReadAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceWriteAck,
  N_70_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input RegisterSpaceReadAck ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceWriteAck ;
output N_70_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire RegisterSpaceReadAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceWriteAck ;
wire N_70_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_79 ;
wire GND ;
wire VCC ;
// @14:265
  CFG4 \iPSELS_0_a2_RNO[1]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(popfeedthru_unused_33),
	.Y(N_79)
);
defparam \iPSELS_0_a2_RNO[1] .INIT=16'h0010;
// @14:265
  CFG2 \iPSELS_0_a2[1]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=4'h8;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.N_70_i_1z(N_70_i),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceReadAck(RegisterSpaceReadAck)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_70_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  MSS_ADLIB_INST_RNIDP761_1z,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_70_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
output MSS_ADLIB_INST_RNIDP761_1z ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_33 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire N_70_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire MSS_ADLIB_INST_RNIDP761_1z ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire o2 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG2 MSS_ADLIB_INST_RNIIG9F (
	.A(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(o2)
);
defparam MSS_ADLIB_INST_RNIIG9F.INIT=4'h2;
  CFG4 MSS_ADLIB_INST_RNIDP761 (
	.A(popfeedthru_unused_33),
	.B(o2),
	.C(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.D(popfeedthru_unused_34),
	.Y(MSS_ADLIB_INST_RNIDP761_1z)
);
defparam MSS_ADLIB_INST_RNIDP761.INIT=16'h0004;
// @9:216
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_70_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceReadAck,
  FCCC_C0_0_GL0
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceWriteAck ;
output MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceReadAck ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceReadAck ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_70_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:211
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:258
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.N_70_i(N_70_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @15:442
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_70_i(N_70_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.MSS_ADLIB_INST_RNIDP761_1z(MSS_ADLIB_INST_RNIDP761),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module IO_C2_IO_C2_0_IO (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @18:15
(* IOSTD="LVCMOS33" *)  TRIBUFF U0_0 (
	.PAD(TxUsb_0),
	.D(GND),
	.E(GND)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2_IO_C2_0_IO */

module IO_C2 (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @19:68
  IO_C2_IO_C2_0_IO IO_C2_0 (
	.TxUsb_0(TxUsb_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_407_FCO ;
wire ClkDiv_s_407_S ;
wire ClkDiv_s_407_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @36:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @36:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  ARI1 ClkDiv_s_407 (
	.FCO(ClkDiv_s_407_FCO),
	.S(ClkDiv_s_407_S),
	.Y(ClkDiv_s_407_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_407.INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_407_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @36:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @36:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @36:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @36:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MSS_ADLIB_INST_RNIDP761),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_22 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_25 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_27 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_27 */

module IBufP1Ports_28 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_28 */

module IBufP1Ports_35 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_37 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_42 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_42 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_50 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNI8EGK_S_0,
  O_RNIJM1E_Y_0,
  RamAddress,
  un19_dacsetpointwriteaddress_cry_0_cy,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNI8EGK_S_0 ;
output O_RNIJM1E_Y_0 ;
output [13:0] RamAddress ;
output un19_dacsetpointwriteaddress_cry_0_cy ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNI8EGK_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [12:12] O_RNIR4I21_S;
wire [12:12] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [3:3] O_RNIHDLM_S;
wire [4:4] O_RNI702I2_Y;
wire [4:4] O_RNIRDQO_S;
wire [5:5] O_RNIDF1D3_Y;
wire [5:5] O_RNI6FVQ_S;
wire [6:6] O_RNIV06A4_Y;
wire [6:6] O_RNIIH4T_S;
wire [7:7] O_RNIULF95_Y;
wire [7:7] O_RNIVK9V_S;
wire [8:8] O_RNIBFUA6_Y;
wire [8:8] O_RNIDPE11_S;
wire [9:9] O_RNI7EIE7_Y;
wire [9:9] O_RNISUJ31_S;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [11:11] O_RNIBHLH1_S;
wire [10:10] O_RNIQ57P8_Y;
wire [10:10] O_RNIJNKA1_S;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_Y;
wire VCC ;
wire GND ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
// @31:44
  SLE \O[6]  (
	.Q(RamAddress[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamAddress[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamAddress[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamAddress[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamAddress[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamAddress[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamAddress[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamAddress[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamAddress[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamAddress[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamAddress[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamAddress[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamAddress[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamAddress[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @42:302
  ARI1 \O_RNIR4I21[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S[12]),
	.Y(O_RNIR4I21_Y[12]),
	.B(O_RNI8EGK_S_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[12] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress[12]),
	.C(RamAddress[13]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @42:302
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S_0),
	.Y(O_RNI8EGK_Y[2]),
	.B(RamAddress[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(RamAddress[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(RamAddress[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(RamAddress[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(RamAddress[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @42:302
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_50 */

module IBufP1Ports_70 (
  RamDataIn,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  FCCC_C0_0_GL0
)
;
output [9:0] RamDataIn ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_70 */

module IBufP1Ports_75 (
  RamDataIn,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  FCCC_C0_0_GL0
)
;
output [23:10] RamDataIn ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE \O[7]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_75 */

module DmDacRamFlatPorts (
  DacSetpointFromRead,
  O_RNIJM1E_Y_0,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  un23_dacsetpointwriteaddress_s_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output [23:0] DacSetpointFromRead ;
input O_RNIJM1E_Y_0 ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input un23_dacsetpointwriteaddress_s_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire un23_dacsetpointwriteaddress_s_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_0_a2_Z ;
wire NC0 ;
wire NC1 ;
// @41:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({VCC, VCC, VCC, GND, VCC, VCC, VCC, VCC, VCC, VCC, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({VCC, VCC, VCC, GND, VCC, VCC, VCC, VCC, VCC, VCC, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @41:57
  CFG4 un1_writereq_0_a2 (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_0_a2_Z)
);
defparam un1_writereq_0_a2.INIT=16'h1000;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @20:344
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14_13 (
  Uart3ClkDivider_m,
  RamBusDataOut_m_0,
  RamBusDataOut_m_5,
  O_RNIJM1E_Y_0,
  Uart2RxFifoCount,
  Uart3RxFifoCount_m_0,
  Uart0RxFifoCount,
  Uart0RxFifoCount_m_0,
  Uart1RxFifoCount,
  Uart2RxFifoData_m_4,
  Uart2RxFifoData_m_0,
  Uart2RxFifoData_m_7,
  Uart2RxFifoData_m_5,
  Uart2RxFifoData_m_6,
  Uart0ClkDivider_m,
  Uart3RxFifoData,
  Uart1RxFifoData_m_0,
  Uart1RxFifoData_m_3,
  Uart2RxFifoData_i_m,
  Uart3RxFifoCount,
  Uart0RxFifoData,
  Uart1RxFifoData,
  RamAddress,
  Uart1ClkDivider_m_0,
  DMMainPorts_1_RamBusDataOut,
  Uart2TxFifoData,
  Uart3ClkDivider,
  RamDataIn,
  Uart0TxFifoData,
  Uart1TxFifoData,
  Uart2ClkDivider,
  Uart0ClkDivider,
  Uart1ClkDivider,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart1TxFifoEmpty,
  Uart3TxFifoEmpty,
  Uart1TxFifoFull,
  Uart3TxFifoFull,
  Uart1RxFifoFull,
  Uart3RxFifoFull,
  Uart1RxFifoEmpty,
  Uart3RxFifoEmpty,
  RamBusCE_i,
  RamBusWrnRd_i,
  shot_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  un1_address_inv_17_1z,
  Uart2TxFifoFull,
  un1_address_inv_16_1z,
  un1_address_inv_10_1z,
  un1_address_inv_22_1z,
  Uart2TxFifoEmpty,
  un1_address_inv_12_1z,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  domachine_i,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  MasterReset_i,
  RegisterSpaceReadAck,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3FifoReset_i_data_i
)
;
input [1:0] Uart3ClkDivider_m ;
input RamBusDataOut_m_0 ;
input RamBusDataOut_m_5 ;
input O_RNIJM1E_Y_0 ;
input [12:0] Uart2RxFifoCount ;
input Uart3RxFifoCount_m_0 ;
input [12:0] Uart0RxFifoCount ;
input Uart0RxFifoCount_m_0 ;
input [12:0] Uart1RxFifoCount ;
input Uart2RxFifoData_m_4 ;
input Uart2RxFifoData_m_0 ;
input Uart2RxFifoData_m_7 ;
input Uart2RxFifoData_m_5 ;
input Uart2RxFifoData_m_6 ;
input [6:5] Uart0ClkDivider_m ;
input [7:0] Uart3RxFifoData ;
input Uart1RxFifoData_m_0 ;
input Uart1RxFifoData_m_3 ;
input [3:1] Uart2RxFifoData_i_m ;
input [12:0] Uart3RxFifoCount ;
input [7:0] Uart0RxFifoData ;
input [6:0] Uart1RxFifoData ;
input [13:0] RamAddress ;
input Uart1ClkDivider_m_0 ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart3ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart2ClkDivider ;
output [7:0] Uart0ClkDivider ;
output [7:0] Uart1ClkDivider ;
input Uart2RxFifoFull ;
input Uart2RxFifoEmpty ;
input Uart1TxFifoEmpty ;
input Uart3TxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart3TxFifoFull ;
input Uart1RxFifoFull ;
input Uart3RxFifoFull ;
input Uart1RxFifoEmpty ;
input Uart3RxFifoEmpty ;
input RamBusCE_i ;
input RamBusWrnRd_i ;
input shot_i ;
input Uart0RxFifoEmpty ;
input Uart0RxFifoFull ;
input Uart0TxFifoFull ;
input Uart0TxFifoEmpty ;
output un1_address_inv_17_1z ;
input Uart2TxFifoFull ;
output un1_address_inv_16_1z ;
output un1_address_inv_10_1z ;
output un1_address_inv_22_1z ;
input Uart2TxFifoEmpty ;
output un1_address_inv_12_1z ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output domachine_i ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
input MasterReset_i ;
output RegisterSpaceReadAck ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
wire RamBusDataOut_m_0 ;
wire RamBusDataOut_m_5 ;
wire O_RNIJM1E_Y_0 ;
wire Uart3RxFifoCount_m_0 ;
wire Uart0RxFifoCount_m_0 ;
wire Uart2RxFifoData_m_4 ;
wire Uart2RxFifoData_m_0 ;
wire Uart2RxFifoData_m_7 ;
wire Uart2RxFifoData_m_5 ;
wire Uart2RxFifoData_m_6 ;
wire Uart1RxFifoData_m_0 ;
wire Uart1RxFifoData_m_3 ;
wire Uart1ClkDivider_m_0 ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire shot_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire un1_address_inv_17_1z ;
wire Uart2TxFifoFull ;
wire un1_address_inv_16_1z ;
wire un1_address_inv_10_1z ;
wire un1_address_inv_22_1z ;
wire Uart2TxFifoEmpty ;
wire un1_address_inv_12_1z ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire domachine_i ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire MasterReset_i ;
wire RegisterSpaceReadAck ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire [31:0] timer_Z;
wire [0:0] timer_i;
wire [30:8] un1_serialnumber;
wire [31:0] un1_serialnumber_1_iv_Z;
wire [9:4] un1_serialnumber_0_iv_Z;
wire [3:1] un1_serialnumber_1_iv_i;
wire [9:0] DacSetpointMappingIndex_Z;
wire [9:0] DacSetpointMappings_1;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_0_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_1_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_2_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_3_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_4_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_5_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_6_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_7_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_8_A_DOUT;
wire [17:1] DacSetpointMappings_1_DacSetpointMappings_1_0_9_A_DOUT;
wire [25:0] un1_serialnumber_1;
wire [27:0] un1_serialnumber_1_iv_2_Z;
wire [25:0] un1_serialnumber_1_iv_4_Z;
wire [27:0] un1_serialnumber_1_iv_3_Z;
wire [2:2] un1_serialnumber_1_iv_9_0_Z;
wire [2:2] un1_serialnumber_1_iv_i_1;
wire [3:2] un1_serialnumber_1_iv_7_1_Z;
wire [2:0] un1_serialnumber_1_iv_9_Z;
wire [24:17] un1_serialnumber_0_iv_1_0_Z;
wire [20:20] un1_serialnumber_0_iv_4_Z;
wire [22:8] un1_serialnumber_0_iv_2_Z;
wire [24:4] un1_serialnumber_0_iv_1_Z;
wire [24:9] un1_serialnumber_0_iv_3_1_Z;
wire [29:9] un1_serialnumber_0_iv_0_Z;
wire [28:0] un1_serialnumber_1_iv_1_Z;
wire [27:0] un1_serialnumber_1_iv_0_Z;
wire [9:4] un1_serialnumber_0_iv_3_Z;
wire [4:4] un1_serialnumber_0_iv_5_Z;
wire [21:1] un1_serialnumber_1_iv_1_0_Z;
wire [4:4] un1_serialnumber_0_iv_5_1_Z;
wire [3:0] un1_serialnumber_1_iv_7_Z;
wire [1:1] un1_serialnumber_1_iv_12_Z;
wire [6:5] DacSetpointMappings_1_m;
wire [3:2] DacSetpointMappings_1_i_m;
wire [31:10] timer_m;
wire [7:1] un1_serialnumber_1_iv_5_Z;
wire [1:1] un1_serialnumber_1_iv_0_0_Z;
wire [7:3] un1_serialnumber_1_iv_6_Z;
wire [0:0] un1_serialnumber_1_iv_10_Z;
wire [3:1] un1_serialnumber_1_iv_11_Z;
wire Uart3FifoReset_i_arst ;
wire N_2404_i ;
wire Uart0FifoReset_i_arst ;
wire N_2407_i ;
wire Uart1FifoReset_i_arst ;
wire N_2406_i ;
wire Uart2FifoReset_i_arst ;
wire N_2405_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire un3_registerspacewritereq_i ;
wire GND ;
wire LastReadReq_Z ;
wire un3_registerspacereadreq_i ;
wire ReadAck_4 ;
wire N_726_i ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire Uart0FifoReset_Z ;
wire N_743_i ;
wire Uart1FifoReset_Z ;
wire N_741_i ;
wire Uart2FifoReset_Z ;
wire N_739_i ;
wire Uart3FifoReset_Z ;
wire N_737_i ;
wire N_735_i ;
wire N_733_i ;
wire N_731_i ;
wire N_729_i ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire StartMachine_i_0_sqmuxa ;
wire un2_timer_cry_13_S ;
wire un2_timer_cry_12_S ;
wire un2_timer_cry_11_S ;
wire un2_timer_cry_10_S ;
wire un2_timer_cry_9_S ;
wire un2_timer_cry_8_S ;
wire un2_timer_cry_7_S ;
wire un2_timer_cry_6_S ;
wire un2_timer_cry_5_S ;
wire un2_timer_cry_4_S ;
wire un2_timer_cry_3_S ;
wire un2_timer_cry_2_S ;
wire un2_timer_cry_28_S ;
wire un2_timer_cry_27_S ;
wire un2_timer_cry_26_S ;
wire un2_timer_cry_25_S ;
wire un2_timer_cry_24_S ;
wire un2_timer_cry_23_S ;
wire un2_timer_cry_22_S ;
wire un2_timer_cry_21_S ;
wire un2_timer_cry_20_S ;
wire un2_timer_cry_19_S ;
wire un2_timer_cry_18_S ;
wire un2_timer_cry_17_S ;
wire un2_timer_cry_16_S ;
wire un2_timer_cry_15_S ;
wire un2_timer_cry_14_S ;
wire un2_timer_s_31_S ;
wire un2_timer_cry_30_S ;
wire un2_timer_cry_29_S ;
wire nHVEn1_i ;
wire HVDis2_i_1_sqmuxa ;
wire PowernEnHV_i ;
wire Ux1SelJmp_i ;
wire Uart3OE_i ;
wire un2_timer_cry_1_S ;
wire Uart0TxFifoData_1_sqmuxa_Z ;
wire Uart1TxFifoData_1_sqmuxa ;
wire HVDis2_i ;
wire un1_lastreadreq5_i ;
wire DacSetpointMappingIndex_1_sqmuxa_Z ;
wire Uart2TxFifoData_1_sqmuxa ;
wire N_3127_i ;
wire DataOut_194_1 ;
wire un1_address_inv_24_0_Z ;
wire un2_timer_s_1_426_FCO ;
wire un2_timer_s_1_426_S ;
wire un2_timer_s_1_426_Y ;
wire un2_timer_cry_1_Z ;
wire un2_timer_cry_1_Y ;
wire un2_timer_cry_2_Z ;
wire un2_timer_cry_2_Y ;
wire un2_timer_cry_3_Z ;
wire un2_timer_cry_3_Y ;
wire un2_timer_cry_4_Z ;
wire un2_timer_cry_4_Y ;
wire un2_timer_cry_5_Z ;
wire un2_timer_cry_5_Y ;
wire un2_timer_cry_6_Z ;
wire un2_timer_cry_6_Y ;
wire un2_timer_cry_7_Z ;
wire un2_timer_cry_7_Y ;
wire un2_timer_cry_8_Z ;
wire un2_timer_cry_8_Y ;
wire un2_timer_cry_9_Z ;
wire un2_timer_cry_9_Y ;
wire un2_timer_cry_10_Z ;
wire un2_timer_cry_10_Y ;
wire un2_timer_cry_11_Z ;
wire un2_timer_cry_11_Y ;
wire un2_timer_cry_12_Z ;
wire un2_timer_cry_12_Y ;
wire un2_timer_cry_13_Z ;
wire un2_timer_cry_13_Y ;
wire un2_timer_cry_14_Z ;
wire un2_timer_cry_14_Y ;
wire un2_timer_cry_15_Z ;
wire un2_timer_cry_15_Y ;
wire un2_timer_cry_16_Z ;
wire un2_timer_cry_16_Y ;
wire un2_timer_cry_17_Z ;
wire un2_timer_cry_17_Y ;
wire un2_timer_cry_18_Z ;
wire un2_timer_cry_18_Y ;
wire un2_timer_cry_19_Z ;
wire un2_timer_cry_19_Y ;
wire un2_timer_cry_20_Z ;
wire un2_timer_cry_20_Y ;
wire un2_timer_cry_21_Z ;
wire un2_timer_cry_21_Y ;
wire un2_timer_cry_22_Z ;
wire un2_timer_cry_22_Y ;
wire un2_timer_cry_23_Z ;
wire un2_timer_cry_23_Y ;
wire un2_timer_cry_24_Z ;
wire un2_timer_cry_24_Y ;
wire un2_timer_cry_25_Z ;
wire un2_timer_cry_25_Y ;
wire un2_timer_cry_26_Z ;
wire un2_timer_cry_26_Y ;
wire un2_timer_cry_27_Z ;
wire un2_timer_cry_27_Y ;
wire un2_timer_cry_28_Z ;
wire un2_timer_cry_28_Y ;
wire un2_timer_cry_29_Z ;
wire un2_timer_cry_29_Y ;
wire un2_timer_s_31_FCO ;
wire un2_timer_s_31_Y ;
wire un2_timer_cry_30_Z ;
wire un2_timer_cry_30_Y ;
wire DacSetpointMappings_0_1_sqmuxa ;
wire un1_address_inv_6_0_Z ;
wire un1_address_inv_5_2_Z ;
wire un1_lastreadreq5_2_0_i ;
wire ReadUart1_1_sqmuxa_0_a2_0 ;
wire HVDis2_i_1_sqmuxa_11 ;
wire Uart2FifoReset_1_sqmuxa_i_1 ;
wire WriteUart1_1_sqmuxa ;
wire ReadUart2_1_sqmuxa_0_a2_0_Z ;
wire WriteUart2_1_sqmuxa ;
wire un1_address_1_Z ;
wire un1_address_inv_14_Z ;
wire N_5892 ;
wire un1_address_inv_5_Z ;
wire Uart2FifoReset_1_sqmuxa_4_Z ;
wire Uart2FifoReset_1_sqmuxa_1_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire un1_address_inv_7_Z ;
wire un1_address_inv_9_Z ;
wire un1_address_inv_3_Z ;
wire un1_address_4_2_Z ;
wire N_557 ;
wire DacSetpointMappingIndex_1_sqmuxa_2_Z ;
wire Uart3FifoReset_1_sqmuxa_0 ;
wire Uart2FifoReset_1_sqmuxa_0 ;
wire LastReadReq_1_sqmuxa_Z ;
wire un28_readreq_2 ;
wire LastWriteReq_1_sqmuxa ;
wire N_2842 ;
wire DacSetpointMappings_0_1_sqmuxa_0_a2_1 ;
wire StartMachine_i_0_sqmuxa_0_a2_0 ;
wire un1_lastreadreq5_1_Z ;
wire ReadUart3_1_sqmuxa_0_a2_0 ;
wire Uart1FifoReset_1_sqmuxa_0_a2_0_Z ;
wire Uart0FifoReset_1_sqmuxa_0_a2_0 ;
wire DacSetpointMappingIndex_1_sqmuxa_1_Z ;
wire un10_readreq_4_Z ;
wire un10_readreq_3_Z ;
wire un49_readreq_1_a3_0_c_0_Z ;
wire un3_registerspacewritereq_0_a2_1_Z ;
wire un3_registerspacereadreq_0_a2_1 ;
wire un1_address_inv_20_Z ;
wire N_2833 ;
wire un1_address_inv_13_Z ;
wire un1_address_inv_21_Z ;
wire un1_address_inv_18_Z ;
wire ReadUart1_1_sqmuxa ;
wire ReadUart2_1_sqmuxa ;
wire ReadUart3_1_sqmuxa ;
wire ReadUart0_1_sqmuxa_Z ;
wire HVDis2_i_1_sqmuxa_0_a2_0 ;
wire DacSetpointMappings_0_1_sqmuxa_0_a2_2_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z ;
wire ReadUart3_1_sqmuxa_0_a2_1_Z ;
wire Uart3FifoReset_1_sqmuxa_4_Z ;
wire Uart3FifoReset_1_sqmuxa_3_Z ;
wire un1_address_inv_19_Z ;
wire Uart0FifoReset_1_sqmuxa ;
wire Uart1FifoReset_1_sqmuxa ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa ;
wire N_3106 ;
wire un10_readreq_6_Z ;
wire un49_readreq_1_a3_0_0_0_Z ;
wire N_2824 ;
wire un49_readreq_1_a3_0_d_Z ;
wire un1_lastreadreq5_4_Z ;
wire N_5938 ;
wire N_53 ;
wire N_52 ;
wire N_9801 ;
wire N_9800 ;
wire N_9799 ;
wire N_9798 ;
wire N_9797 ;
wire N_9796 ;
wire N_9795 ;
wire N_9794 ;
wire N_9793 ;
wire N_9792 ;
wire N_9791 ;
wire N_9790 ;
wire N_9789 ;
wire N_9788 ;
wire N_9787 ;
wire N_9786 ;
wire N_9785 ;
wire N_9784 ;
wire N_9783 ;
wire N_9782 ;
wire N_9781 ;
wire N_9780 ;
wire N_9779 ;
wire N_9778 ;
wire N_9777 ;
wire N_9776 ;
wire N_9775 ;
wire N_9774 ;
wire N_9773 ;
wire N_9772 ;
wire N_9771 ;
wire N_9770 ;
wire N_9769 ;
wire N_9768 ;
wire N_9767 ;
wire N_9766 ;
wire N_9765 ;
wire N_9764 ;
wire N_9763 ;
wire N_9762 ;
wire N_9761 ;
wire N_9760 ;
wire N_9759 ;
wire N_9758 ;
wire N_9757 ;
wire N_9756 ;
wire N_9755 ;
wire N_9754 ;
wire N_9753 ;
wire N_9752 ;
wire N_9751 ;
wire N_9750 ;
wire N_9749 ;
wire N_9748 ;
wire N_9747 ;
wire N_9746 ;
wire N_9745 ;
wire N_9744 ;
wire N_9743 ;
wire N_9742 ;
wire N_9741 ;
wire N_9740 ;
wire N_9739 ;
wire N_9738 ;
wire N_9737 ;
wire N_9736 ;
wire N_9735 ;
wire N_9734 ;
wire N_9733 ;
wire N_9732 ;
wire N_9731 ;
wire N_9730 ;
wire N_9729 ;
wire N_9728 ;
wire N_9727 ;
wire N_9726 ;
wire N_9725 ;
wire N_9724 ;
wire N_9723 ;
wire N_9722 ;
wire N_9721 ;
wire N_9720 ;
wire N_9719 ;
wire N_9718 ;
wire N_9717 ;
wire N_9716 ;
wire N_9715 ;
wire N_9714 ;
wire N_9713 ;
wire N_9712 ;
wire N_9711 ;
wire N_9710 ;
wire N_9709 ;
wire N_9708 ;
wire N_9707 ;
wire N_9706 ;
wire N_9705 ;
wire N_9704 ;
wire N_9703 ;
wire N_9702 ;
wire N_9701 ;
wire N_9700 ;
wire N_9699 ;
wire N_9698 ;
wire N_9697 ;
wire N_9696 ;
wire N_9695 ;
wire N_9694 ;
wire N_9693 ;
wire N_9692 ;
wire N_9691 ;
wire N_9690 ;
wire N_9689 ;
wire N_9688 ;
wire N_9687 ;
wire N_9686 ;
wire N_9685 ;
wire N_9684 ;
wire N_9683 ;
wire N_9682 ;
wire N_9681 ;
wire N_9680 ;
wire N_9679 ;
wire N_9678 ;
wire N_9677 ;
wire N_9676 ;
wire N_9675 ;
wire N_9674 ;
wire N_9673 ;
wire N_9672 ;
wire N_9671 ;
wire N_9670 ;
wire N_9669 ;
wire N_9668 ;
wire N_9667 ;
wire N_9666 ;
wire N_9665 ;
wire N_9664 ;
wire N_9663 ;
wire N_9662 ;
wire N_9661 ;
wire N_9660 ;
wire N_9659 ;
wire N_9658 ;
wire N_9657 ;
wire N_9656 ;
wire N_9655 ;
wire N_9654 ;
wire N_9653 ;
wire N_9652 ;
wire N_9651 ;
wire N_9650 ;
wire N_9649 ;
wire N_9648 ;
wire N_9647 ;
wire N_9646 ;
wire N_9645 ;
wire N_9644 ;
wire N_9643 ;
wire N_9642 ;
wire N_9641 ;
wire N_9640 ;
wire N_9639 ;
wire N_9638 ;
wire N_9637 ;
wire N_9636 ;
wire N_9635 ;
wire N_9634 ;
wire N_9633 ;
wire N_9632 ;
wire N_9631 ;
wire N_9630 ;
wire N_9629 ;
wire N_9628 ;
wire N_9627 ;
wire N_9626 ;
wire N_9625 ;
wire N_9624 ;
wire N_9623 ;
wire N_9622 ;
wire N_9621 ;
wire N_9620 ;
wire N_9619 ;
wire N_9618 ;
wire N_9617 ;
wire N_9616 ;
wire N_9615 ;
wire N_9614 ;
wire N_9613 ;
wire N_9612 ;
wire N_9611 ;
wire N_9610 ;
wire N_9609 ;
wire N_9608 ;
wire N_9607 ;
wire N_9606 ;
wire N_9605 ;
wire N_9604 ;
wire N_9603 ;
wire N_9602 ;
wire N_9601 ;
wire N_9600 ;
wire N_9599 ;
wire N_9598 ;
wire N_9597 ;
wire N_9596 ;
wire N_9595 ;
wire N_9594 ;
wire N_9593 ;
wire N_9592 ;
wire N_9591 ;
wire N_9590 ;
wire N_9589 ;
wire N_9588 ;
wire N_9587 ;
wire N_9586 ;
wire N_9585 ;
wire N_9584 ;
wire N_9583 ;
wire N_9582 ;
wire N_9581 ;
wire N_9580 ;
wire N_9579 ;
wire N_9578 ;
wire N_9577 ;
wire N_9576 ;
wire N_9575 ;
wire N_9574 ;
wire N_9573 ;
wire N_9572 ;
wire N_9571 ;
wire N_9570 ;
wire N_9569 ;
wire N_9568 ;
wire N_9567 ;
wire N_9566 ;
wire N_9565 ;
wire N_9564 ;
wire N_9563 ;
wire N_9562 ;
wire N_9561 ;
wire N_9560 ;
wire N_9559 ;
wire N_9558 ;
wire N_9557 ;
wire N_9556 ;
wire N_9555 ;
wire N_9554 ;
wire N_9553 ;
wire N_9552 ;
wire N_9551 ;
wire N_9550 ;
wire N_9549 ;
wire N_9548 ;
wire N_9547 ;
wire N_9546 ;
wire N_9545 ;
wire N_9544 ;
wire N_9543 ;
wire N_9542 ;
wire N_9541 ;
wire N_9540 ;
wire N_9539 ;
wire N_9538 ;
wire N_9537 ;
wire N_9536 ;
wire N_9535 ;
wire N_9534 ;
wire N_9533 ;
wire N_9532 ;
wire N_9531 ;
wire N_9530 ;
wire N_9529 ;
wire N_9528 ;
wire N_9527 ;
wire N_9526 ;
wire N_9525 ;
wire N_9524 ;
wire N_9523 ;
wire N_9522 ;
wire N_9521 ;
wire N_9520 ;
wire N_9519 ;
wire N_9518 ;
wire N_9517 ;
wire N_9516 ;
wire N_9515 ;
wire N_9514 ;
wire N_9513 ;
wire N_9512 ;
wire N_9511 ;
wire N_9510 ;
wire N_9509 ;
wire N_9508 ;
wire N_9507 ;
wire N_9506 ;
wire N_9505 ;
wire N_9504 ;
wire N_9503 ;
wire N_9502 ;
wire N_9501 ;
wire N_9500 ;
wire N_9499 ;
wire N_9498 ;
wire N_9497 ;
wire N_9496 ;
wire N_9495 ;
wire N_9494 ;
wire N_9493 ;
wire N_9492 ;
wire N_9491 ;
wire N_9490 ;
wire N_9489 ;
wire N_9488 ;
wire N_9487 ;
wire N_9486 ;
wire N_9485 ;
wire N_9484 ;
wire N_9483 ;
wire N_9482 ;
wire N_9481 ;
wire N_9480 ;
wire N_9479 ;
wire N_9478 ;
wire N_9477 ;
wire N_9476 ;
wire N_9475 ;
wire N_9474 ;
wire N_9473 ;
wire N_9472 ;
wire N_9471 ;
wire N_9470 ;
wire N_9469 ;
wire N_9468 ;
wire N_9467 ;
wire N_9466 ;
wire N_9465 ;
wire N_9464 ;
wire N_9463 ;
wire N_9462 ;
wire N_9461 ;
wire N_9460 ;
wire N_9459 ;
wire N_9458 ;
wire N_9457 ;
wire N_9456 ;
wire N_9455 ;
wire N_9454 ;
wire N_9453 ;
wire N_9452 ;
wire N_9451 ;
wire N_9450 ;
wire N_9449 ;
wire N_9448 ;
wire N_9447 ;
wire N_9446 ;
wire N_9445 ;
wire N_9444 ;
wire N_9443 ;
wire N_9442 ;
wire N_9441 ;
wire N_9440 ;
wire N_9439 ;
wire N_9438 ;
wire N_9437 ;
wire N_9436 ;
wire N_9435 ;
wire N_9434 ;
wire N_9433 ;
wire N_9432 ;
wire N_9431 ;
wire N_9430 ;
wire N_9429 ;
wire N_9428 ;
wire N_9427 ;
wire N_9426 ;
wire N_9425 ;
wire N_9424 ;
wire N_9423 ;
wire N_9422 ;
wire N_9421 ;
wire N_9420 ;
wire N_9419 ;
wire N_9418 ;
wire N_9417 ;
wire N_9416 ;
wire N_9415 ;
wire N_9414 ;
wire N_9413 ;
wire N_9412 ;
wire N_9411 ;
wire N_9410 ;
wire N_9409 ;
wire N_9408 ;
wire N_9407 ;
wire N_9406 ;
wire N_9405 ;
wire N_9404 ;
wire N_9403 ;
wire N_9402 ;
wire N_9401 ;
wire N_9400 ;
wire N_9399 ;
wire N_9398 ;
wire N_9397 ;
wire N_9396 ;
wire N_9395 ;
wire N_9394 ;
wire N_9393 ;
wire N_9392 ;
wire N_9391 ;
wire N_9390 ;
wire N_9389 ;
wire N_9388 ;
wire N_9387 ;
wire N_9386 ;
wire N_9385 ;
wire N_9384 ;
wire N_9383 ;
wire N_9382 ;
wire N_9381 ;
wire N_9380 ;
wire N_9379 ;
wire N_9378 ;
wire N_9377 ;
wire N_9376 ;
wire N_9375 ;
wire N_9374 ;
wire N_9373 ;
wire N_9372 ;
wire N_9371 ;
wire N_9370 ;
wire N_9369 ;
wire N_9368 ;
wire N_9367 ;
wire N_9366 ;
wire N_9365 ;
wire N_9364 ;
wire N_9363 ;
wire N_9362 ;
wire N_9361 ;
wire N_9360 ;
wire N_9359 ;
wire N_9358 ;
wire N_9357 ;
wire N_9356 ;
wire N_9355 ;
wire N_9354 ;
wire N_9353 ;
wire N_9352 ;
wire N_9351 ;
wire N_9350 ;
wire N_9349 ;
wire N_9348 ;
wire N_9347 ;
wire N_9346 ;
wire N_9345 ;
wire N_9344 ;
wire N_9343 ;
wire N_9342 ;
wire N_9341 ;
wire N_9340 ;
wire N_9339 ;
wire N_9338 ;
wire N_9337 ;
wire N_9336 ;
wire N_9335 ;
wire N_9334 ;
wire N_9333 ;
wire N_9332 ;
wire N_9331 ;
wire N_9330 ;
wire N_9329 ;
wire N_9328 ;
wire N_9327 ;
wire N_9326 ;
wire N_9325 ;
wire N_9324 ;
wire N_9323 ;
wire N_9322 ;
wire N_9321 ;
wire N_9320 ;
wire N_9319 ;
wire N_9318 ;
wire N_9317 ;
wire N_9316 ;
wire N_9315 ;
wire N_9314 ;
wire N_9313 ;
wire N_9312 ;
wire N_9311 ;
wire N_9310 ;
wire N_9309 ;
wire N_9308 ;
wire N_9307 ;
wire N_9306 ;
wire N_9305 ;
wire N_9304 ;
wire N_9303 ;
wire N_9302 ;
wire N_9301 ;
wire N_9300 ;
wire N_9299 ;
wire N_9298 ;
wire N_9297 ;
wire N_9296 ;
wire N_9295 ;
wire N_9294 ;
wire N_9293 ;
wire N_9292 ;
wire N_9291 ;
wire N_9290 ;
wire N_9289 ;
wire N_9288 ;
wire N_9287 ;
wire N_9286 ;
wire N_9285 ;
wire N_9284 ;
wire N_9283 ;
wire N_9282 ;
wire N_9281 ;
wire N_9280 ;
wire N_9279 ;
wire N_9278 ;
wire N_9277 ;
wire N_9276 ;
wire N_9275 ;
wire N_9274 ;
wire N_9273 ;
wire N_9272 ;
wire N_9271 ;
wire N_9270 ;
wire N_9269 ;
wire N_9268 ;
wire N_9267 ;
wire N_9266 ;
wire N_9265 ;
wire N_9264 ;
wire N_9263 ;
wire N_9262 ;
wire N_9261 ;
wire N_9260 ;
wire N_9259 ;
wire N_9258 ;
wire N_9257 ;
wire N_9256 ;
wire N_9255 ;
wire N_9254 ;
wire N_9253 ;
wire N_9252 ;
wire N_9251 ;
wire N_9250 ;
wire N_9249 ;
wire N_9248 ;
wire N_9247 ;
wire N_9246 ;
wire N_9245 ;
wire N_9244 ;
wire N_9243 ;
wire N_9242 ;
wire N_9241 ;
wire N_9240 ;
wire N_9239 ;
wire N_9238 ;
wire N_9237 ;
wire N_9236 ;
wire N_9235 ;
wire N_9234 ;
wire N_9233 ;
wire N_9232 ;
wire N_9231 ;
wire N_9230 ;
wire N_9229 ;
wire N_9228 ;
wire N_9227 ;
wire N_9226 ;
wire N_9225 ;
wire N_9224 ;
wire N_9223 ;
wire N_9222 ;
wire N_9221 ;
wire N_9220 ;
wire N_9219 ;
wire N_9218 ;
wire N_9217 ;
wire N_9216 ;
wire N_9215 ;
wire N_9214 ;
wire N_9213 ;
wire N_9212 ;
wire N_9211 ;
wire N_9210 ;
wire N_9209 ;
wire N_9208 ;
wire N_9207 ;
wire N_9206 ;
wire N_9205 ;
wire N_9204 ;
wire N_9203 ;
wire N_9202 ;
wire N_9201 ;
wire N_9200 ;
wire N_9199 ;
wire N_9198 ;
wire N_9197 ;
wire N_9196 ;
wire N_9195 ;
wire N_9194 ;
wire N_9193 ;
wire N_9192 ;
wire N_9191 ;
wire N_9190 ;
wire N_9189 ;
wire N_9188 ;
wire N_9187 ;
wire N_9186 ;
wire N_9185 ;
wire N_9184 ;
wire N_9183 ;
wire N_9182 ;
wire N_9181 ;
wire N_9180 ;
wire N_9179 ;
wire N_9178 ;
wire N_9177 ;
wire N_9176 ;
wire N_9175 ;
wire N_9174 ;
wire N_9173 ;
wire N_9172 ;
wire N_9171 ;
wire N_9170 ;
wire N_9169 ;
wire N_9168 ;
wire N_9167 ;
wire N_9166 ;
wire N_9165 ;
wire N_9164 ;
wire N_9163 ;
wire N_9162 ;
wire N_9161 ;
wire N_9160 ;
wire N_9159 ;
wire N_9158 ;
wire N_9157 ;
wire N_9156 ;
wire N_9155 ;
wire N_9154 ;
wire N_9153 ;
wire N_9152 ;
wire N_9151 ;
wire N_9150 ;
wire N_9149 ;
wire N_9148 ;
wire N_9147 ;
wire N_9146 ;
wire N_9145 ;
wire N_9144 ;
wire N_9143 ;
wire N_9142 ;
wire N_9141 ;
wire N_9140 ;
wire N_9139 ;
wire N_9138 ;
wire N_9137 ;
wire N_9136 ;
wire N_9135 ;
wire N_9134 ;
wire N_9133 ;
wire N_9132 ;
wire N_9131 ;
wire N_9130 ;
wire N_9129 ;
wire N_9128 ;
wire N_9127 ;
wire N_9126 ;
wire N_9125 ;
wire N_9124 ;
wire N_9123 ;
wire N_9122 ;
wire N_9121 ;
wire N_9120 ;
wire N_9119 ;
wire N_9118 ;
wire N_9117 ;
wire N_9116 ;
wire N_9115 ;
wire N_9114 ;
wire N_9113 ;
wire N_9112 ;
wire N_9111 ;
wire N_9110 ;
wire N_9109 ;
wire N_9108 ;
wire N_9107 ;
wire N_9106 ;
wire N_9105 ;
wire N_9104 ;
wire N_9103 ;
wire N_9102 ;
wire N_9101 ;
wire N_9100 ;
wire N_9099 ;
wire N_9098 ;
wire N_9097 ;
wire N_9096 ;
wire N_9095 ;
wire N_9094 ;
wire N_9093 ;
wire N_9092 ;
wire N_9091 ;
wire N_9090 ;
wire N_9089 ;
wire N_9088 ;
wire N_9087 ;
wire N_9086 ;
wire N_9085 ;
wire N_9084 ;
wire N_9083 ;
wire N_9082 ;
wire N_9081 ;
wire N_9080 ;
wire N_9079 ;
wire N_9078 ;
wire N_9077 ;
wire N_9076 ;
wire N_9075 ;
wire N_9074 ;
wire N_9073 ;
wire N_9072 ;
wire N_9071 ;
wire N_9070 ;
wire N_9069 ;
wire N_9068 ;
wire N_9067 ;
wire N_9066 ;
wire N_9065 ;
wire N_9064 ;
wire N_9063 ;
wire N_9062 ;
wire N_9061 ;
wire N_9060 ;
wire N_9059 ;
wire N_9058 ;
wire N_9057 ;
wire N_9056 ;
wire N_9055 ;
wire N_9054 ;
wire N_9053 ;
wire N_9052 ;
wire N_9051 ;
wire N_9050 ;
wire N_9049 ;
wire N_9048 ;
wire N_9047 ;
wire N_9046 ;
wire N_9045 ;
wire N_9044 ;
wire N_9043 ;
wire N_9042 ;
wire N_9041 ;
wire N_9040 ;
wire N_9039 ;
wire N_9038 ;
wire N_9037 ;
wire N_9036 ;
wire N_9035 ;
wire N_9034 ;
wire N_9033 ;
wire N_9032 ;
wire N_9031 ;
wire N_9030 ;
wire N_9029 ;
wire N_9028 ;
wire N_9027 ;
wire N_9026 ;
wire N_9025 ;
wire N_9024 ;
wire N_9023 ;
wire N_9022 ;
wire N_9021 ;
wire N_9020 ;
wire N_9019 ;
wire N_9018 ;
wire N_9017 ;
wire N_9016 ;
wire N_9015 ;
wire N_9014 ;
wire N_9013 ;
wire N_9012 ;
wire N_9011 ;
wire N_9010 ;
wire N_9009 ;
wire N_9008 ;
wire N_9007 ;
wire N_9006 ;
wire N_9005 ;
wire N_9004 ;
wire N_9003 ;
wire N_9002 ;
wire N_9001 ;
wire N_9000 ;
wire N_8999 ;
wire N_8998 ;
wire N_8997 ;
wire N_8996 ;
wire N_8995 ;
wire N_8994 ;
wire N_8993 ;
wire N_8992 ;
wire N_8991 ;
wire N_8990 ;
wire N_8989 ;
wire N_8988 ;
wire N_8987 ;
wire N_8986 ;
wire N_8985 ;
wire N_8984 ;
wire N_8983 ;
wire N_8982 ;
wire N_8981 ;
wire N_8980 ;
wire N_8979 ;
wire N_8978 ;
wire N_8977 ;
wire N_8976 ;
wire N_8975 ;
wire N_8974 ;
wire N_8973 ;
wire N_8972 ;
wire N_8971 ;
wire N_8970 ;
wire N_8969 ;
wire N_8968 ;
wire N_8967 ;
wire N_8966 ;
wire N_8965 ;
wire N_8964 ;
wire N_8963 ;
wire N_8962 ;
wire N_8961 ;
wire N_8960 ;
wire N_8959 ;
wire N_8958 ;
wire N_8957 ;
wire N_8956 ;
wire N_8955 ;
wire N_8954 ;
wire N_8953 ;
wire N_8952 ;
wire N_8951 ;
wire N_8950 ;
wire N_8949 ;
wire N_8948 ;
wire N_8947 ;
wire N_8946 ;
wire N_8945 ;
wire N_8944 ;
wire N_8943 ;
wire N_8942 ;
wire N_8941 ;
wire N_8940 ;
wire N_8939 ;
wire N_8938 ;
wire N_8937 ;
wire N_8936 ;
wire N_8935 ;
wire N_8934 ;
wire N_8933 ;
wire N_8932 ;
wire N_8931 ;
wire N_8930 ;
wire N_8929 ;
wire N_8928 ;
wire N_8927 ;
wire N_8926 ;
wire N_8925 ;
wire N_8924 ;
wire N_8923 ;
wire N_8922 ;
wire N_8921 ;
wire N_8920 ;
wire N_8919 ;
wire N_8918 ;
wire N_8917 ;
wire N_8916 ;
wire N_8915 ;
wire N_8914 ;
wire N_8913 ;
wire N_8912 ;
wire N_8911 ;
wire N_8910 ;
wire N_8909 ;
wire N_8908 ;
wire N_8907 ;
wire N_8906 ;
wire N_8905 ;
wire N_8904 ;
wire N_8903 ;
wire N_8902 ;
wire N_8901 ;
wire N_8900 ;
wire N_8899 ;
wire N_8898 ;
wire N_8897 ;
wire N_8896 ;
wire N_8895 ;
wire N_8894 ;
wire N_8893 ;
wire N_8892 ;
wire N_8891 ;
wire N_8890 ;
wire N_8889 ;
wire N_8888 ;
wire N_8887 ;
wire N_8886 ;
wire N_8885 ;
wire N_8884 ;
wire N_8883 ;
wire N_8882 ;
wire N_8881 ;
wire N_8880 ;
wire N_8879 ;
wire N_8878 ;
wire N_8877 ;
wire N_8876 ;
wire N_8875 ;
wire N_8874 ;
wire N_8873 ;
wire N_8872 ;
wire N_8871 ;
wire N_8870 ;
wire N_8869 ;
wire N_8868 ;
wire N_8867 ;
wire N_8866 ;
wire N_8865 ;
wire N_8864 ;
wire N_8863 ;
wire N_8862 ;
wire N_8861 ;
wire N_8860 ;
wire N_8859 ;
wire N_8858 ;
wire N_8857 ;
wire N_8856 ;
wire N_8855 ;
wire N_8854 ;
wire N_8853 ;
wire N_8852 ;
wire N_8851 ;
wire N_8850 ;
wire N_8849 ;
wire N_8848 ;
wire N_8847 ;
wire N_8846 ;
wire N_8845 ;
wire N_8844 ;
wire N_8843 ;
wire N_8842 ;
wire N_8841 ;
wire N_8840 ;
wire N_8839 ;
wire N_8838 ;
wire N_8837 ;
wire N_8836 ;
wire N_8835 ;
wire N_8834 ;
wire N_8833 ;
wire N_8832 ;
wire N_8831 ;
wire N_8830 ;
wire N_8829 ;
wire N_8828 ;
wire N_8827 ;
wire N_8826 ;
wire N_8825 ;
wire N_8824 ;
wire N_8823 ;
wire N_8822 ;
wire N_8821 ;
wire N_8820 ;
wire N_8819 ;
wire N_8818 ;
wire N_8817 ;
wire N_8816 ;
wire N_8815 ;
wire N_8814 ;
wire N_8813 ;
wire N_8812 ;
wire N_8811 ;
wire N_8810 ;
wire N_8809 ;
wire N_8808 ;
wire N_8807 ;
wire N_8806 ;
wire N_8805 ;
wire N_8804 ;
wire N_8803 ;
wire N_8802 ;
wire N_8801 ;
wire N_8800 ;
wire N_8799 ;
wire N_8798 ;
wire N_8797 ;
wire N_8796 ;
wire N_8795 ;
wire N_8794 ;
wire N_8793 ;
wire N_8792 ;
wire N_8791 ;
wire N_8790 ;
wire N_8789 ;
wire N_8788 ;
wire N_8787 ;
wire N_8786 ;
wire N_8785 ;
wire N_8784 ;
wire N_8783 ;
wire N_8782 ;
wire N_8781 ;
wire N_8780 ;
wire N_8779 ;
wire N_8778 ;
wire N_8777 ;
wire N_8776 ;
wire N_8775 ;
wire N_8774 ;
wire N_8773 ;
wire N_8772 ;
wire N_8771 ;
wire N_8770 ;
wire N_8769 ;
wire N_8768 ;
wire N_8767 ;
wire N_8766 ;
wire N_8765 ;
wire N_8764 ;
wire N_8763 ;
wire N_8762 ;
wire N_8761 ;
wire N_8760 ;
wire N_8759 ;
wire N_8758 ;
wire N_8757 ;
wire N_8756 ;
wire N_8755 ;
wire N_8754 ;
wire N_8753 ;
wire N_8752 ;
wire N_8751 ;
wire N_8750 ;
wire N_8749 ;
wire N_8748 ;
wire N_8747 ;
wire N_8746 ;
wire N_8745 ;
wire N_8744 ;
wire N_8743 ;
wire N_8742 ;
wire N_8741 ;
wire N_8740 ;
wire N_8739 ;
wire N_8738 ;
wire N_8737 ;
wire N_8736 ;
wire N_8735 ;
wire N_8734 ;
wire N_8733 ;
wire N_8732 ;
wire N_8731 ;
wire N_8730 ;
wire N_8729 ;
wire N_8728 ;
wire N_8727 ;
wire N_8726 ;
wire N_8725 ;
wire N_8724 ;
wire N_8723 ;
wire N_8722 ;
wire N_8721 ;
wire N_8720 ;
wire N_8719 ;
wire N_8718 ;
wire N_8717 ;
wire N_8716 ;
wire N_8715 ;
wire N_8714 ;
wire N_8713 ;
wire N_8712 ;
wire N_8711 ;
wire N_8710 ;
wire N_8709 ;
wire N_8708 ;
wire N_8707 ;
wire N_8706 ;
wire N_8705 ;
wire N_8704 ;
wire N_8703 ;
wire N_8702 ;
wire N_8701 ;
wire N_8700 ;
wire N_8699 ;
wire N_8698 ;
wire N_8697 ;
wire N_8696 ;
wire N_8695 ;
wire N_8694 ;
wire N_8693 ;
wire N_8692 ;
wire N_8691 ;
wire N_8690 ;
wire N_8689 ;
wire N_8688 ;
wire N_8687 ;
wire N_8686 ;
wire N_8685 ;
wire N_8684 ;
wire N_8683 ;
wire N_8682 ;
wire N_8681 ;
wire N_8680 ;
wire N_8679 ;
wire N_8678 ;
wire N_8677 ;
wire N_8676 ;
wire N_8675 ;
wire N_8674 ;
wire N_8673 ;
wire N_8672 ;
wire N_8671 ;
wire N_8670 ;
wire N_8669 ;
wire N_8668 ;
wire N_8667 ;
wire N_8666 ;
wire N_8665 ;
wire N_8664 ;
wire N_8663 ;
wire N_8662 ;
wire N_8661 ;
wire N_8660 ;
wire N_8659 ;
wire N_8658 ;
wire N_8657 ;
wire N_8656 ;
wire N_8655 ;
wire N_8654 ;
wire N_8653 ;
wire N_8652 ;
wire N_8651 ;
wire N_8650 ;
wire N_8649 ;
wire N_8648 ;
wire N_8647 ;
wire N_8646 ;
wire N_8645 ;
wire N_8644 ;
wire N_8643 ;
wire N_8642 ;
wire N_8641 ;
wire N_8640 ;
wire N_8639 ;
wire N_8638 ;
wire N_8637 ;
wire N_8636 ;
wire N_8635 ;
wire N_8634 ;
wire N_8633 ;
wire N_8632 ;
wire N_8631 ;
wire N_8630 ;
wire N_8629 ;
wire N_8628 ;
wire N_8627 ;
wire N_8626 ;
wire N_8625 ;
wire N_8624 ;
wire N_8623 ;
wire N_8622 ;
wire N_8621 ;
wire N_8620 ;
wire N_8619 ;
wire N_8618 ;
wire N_8617 ;
wire N_8616 ;
wire N_8615 ;
wire N_8614 ;
wire N_8613 ;
wire N_8612 ;
wire N_8611 ;
wire N_8610 ;
wire N_8609 ;
wire N_8608 ;
wire N_8607 ;
wire N_8606 ;
wire N_8605 ;
wire N_8604 ;
wire N_8603 ;
wire N_8602 ;
wire N_8601 ;
wire N_8600 ;
wire N_8599 ;
wire N_8598 ;
wire N_8597 ;
wire N_8596 ;
wire N_8595 ;
wire N_8594 ;
wire N_8593 ;
wire N_8592 ;
wire N_8591 ;
wire N_8590 ;
wire N_8589 ;
wire N_8588 ;
wire N_8587 ;
wire N_8586 ;
wire N_8585 ;
wire N_8584 ;
wire N_8583 ;
wire N_8582 ;
wire N_8581 ;
wire N_8580 ;
wire N_8579 ;
wire N_8578 ;
wire N_8577 ;
wire N_8576 ;
wire N_8575 ;
wire N_8574 ;
wire N_8573 ;
wire N_8572 ;
wire N_8571 ;
wire N_8570 ;
wire N_8569 ;
wire N_8568 ;
wire N_8567 ;
wire N_8566 ;
wire N_8565 ;
wire N_8564 ;
wire N_8563 ;
wire N_8562 ;
wire N_8561 ;
wire N_8560 ;
wire N_8559 ;
wire N_8558 ;
wire N_8557 ;
wire N_8556 ;
wire N_8555 ;
wire N_8554 ;
wire N_8553 ;
wire N_8552 ;
wire N_8551 ;
wire N_8550 ;
wire N_8549 ;
wire N_8548 ;
wire N_8547 ;
wire N_8546 ;
wire N_8545 ;
wire N_8544 ;
wire N_8543 ;
wire N_8542 ;
wire N_8541 ;
wire N_8540 ;
wire N_8539 ;
wire N_8538 ;
wire N_8537 ;
wire N_8536 ;
wire N_8535 ;
wire N_8534 ;
wire N_8533 ;
wire N_8532 ;
wire N_8531 ;
wire N_8530 ;
wire N_8529 ;
wire N_8528 ;
wire N_8527 ;
wire N_8526 ;
wire N_8525 ;
wire N_8524 ;
wire N_8523 ;
wire N_8522 ;
wire N_8521 ;
wire N_8520 ;
wire N_8519 ;
wire N_8518 ;
wire N_8517 ;
wire N_8516 ;
wire N_8515 ;
wire N_8514 ;
wire N_8513 ;
wire N_8512 ;
wire N_8511 ;
wire N_8510 ;
wire N_8509 ;
wire N_8508 ;
wire N_8507 ;
wire N_8506 ;
wire N_8505 ;
wire N_8504 ;
wire N_8503 ;
wire N_8502 ;
wire N_8501 ;
wire N_8500 ;
wire N_8499 ;
wire N_8498 ;
wire N_8497 ;
wire N_8496 ;
wire N_8495 ;
wire N_8494 ;
wire N_8493 ;
wire N_8492 ;
wire N_8491 ;
wire N_8490 ;
wire N_8489 ;
wire N_8488 ;
wire N_8487 ;
wire N_8486 ;
wire N_8485 ;
wire N_8484 ;
wire N_8483 ;
wire N_8482 ;
wire N_8481 ;
wire N_8480 ;
wire N_8479 ;
wire N_8478 ;
wire N_8477 ;
wire N_8476 ;
wire N_8475 ;
wire N_8474 ;
wire N_8473 ;
wire N_8472 ;
wire N_8471 ;
wire N_8470 ;
wire N_8469 ;
wire N_8468 ;
wire N_8467 ;
wire N_8466 ;
wire N_8465 ;
wire N_8464 ;
wire N_8463 ;
wire N_8462 ;
wire N_8461 ;
wire N_8460 ;
wire N_8459 ;
wire N_8458 ;
wire N_8457 ;
wire N_8456 ;
wire N_8455 ;
wire N_8454 ;
wire N_8453 ;
wire N_8452 ;
wire N_8451 ;
wire N_8450 ;
wire N_8449 ;
wire N_8448 ;
wire N_8447 ;
wire N_8446 ;
wire N_8445 ;
wire N_8444 ;
wire N_8443 ;
wire N_8442 ;
wire N_8441 ;
wire N_8440 ;
wire N_8439 ;
wire N_8438 ;
wire N_8437 ;
wire N_8436 ;
wire N_8435 ;
wire N_8434 ;
wire N_8433 ;
wire N_8432 ;
wire N_8431 ;
wire N_8430 ;
wire N_8429 ;
wire N_8428 ;
wire N_8427 ;
wire N_8426 ;
wire N_8425 ;
wire N_8424 ;
wire N_8423 ;
wire N_8422 ;
wire N_8421 ;
wire N_8420 ;
wire N_8419 ;
wire N_8418 ;
wire N_8417 ;
wire N_8416 ;
wire N_8415 ;
wire N_8414 ;
wire N_8413 ;
wire N_8412 ;
wire N_8411 ;
wire N_8410 ;
wire N_8409 ;
wire N_8408 ;
wire N_8407 ;
wire N_8406 ;
wire N_8405 ;
wire N_8404 ;
wire N_8403 ;
wire N_8402 ;
wire N_8401 ;
wire N_8400 ;
wire N_8399 ;
wire N_8398 ;
wire N_8397 ;
wire N_8396 ;
wire N_8395 ;
wire N_8394 ;
wire N_8393 ;
wire N_8392 ;
wire N_8391 ;
wire N_8390 ;
wire N_8389 ;
wire N_8388 ;
wire N_8387 ;
wire N_8386 ;
wire N_8385 ;
wire N_8384 ;
wire N_8383 ;
wire N_8382 ;
wire N_8381 ;
wire N_8380 ;
wire N_8379 ;
wire N_8378 ;
wire N_8377 ;
wire N_8376 ;
wire N_8375 ;
wire N_8374 ;
wire N_8373 ;
wire N_8372 ;
wire N_8371 ;
wire N_8370 ;
wire N_8369 ;
wire N_8368 ;
wire N_8367 ;
wire N_8366 ;
wire N_8365 ;
wire N_8364 ;
wire N_8363 ;
wire N_8362 ;
wire N_8361 ;
wire N_8360 ;
wire N_8359 ;
wire N_8358 ;
wire N_8357 ;
wire N_8356 ;
wire N_8355 ;
wire N_8354 ;
wire N_8353 ;
wire N_8352 ;
wire N_8351 ;
wire N_8350 ;
wire N_8349 ;
wire N_8348 ;
wire N_8347 ;
wire N_8346 ;
wire N_8345 ;
wire N_8344 ;
wire N_8343 ;
wire N_8342 ;
wire N_8341 ;
wire N_8340 ;
wire N_8339 ;
wire N_8338 ;
wire N_8337 ;
wire N_8336 ;
wire N_8335 ;
wire N_8334 ;
wire N_8333 ;
wire N_8332 ;
wire N_8331 ;
wire N_8330 ;
wire N_8329 ;
wire N_8328 ;
wire N_8327 ;
wire N_8326 ;
wire N_8325 ;
wire N_8324 ;
wire N_8323 ;
wire N_8322 ;
wire N_8321 ;
wire N_8320 ;
wire N_8319 ;
wire N_8318 ;
wire N_8317 ;
wire N_8316 ;
wire N_8315 ;
wire N_8314 ;
wire N_8313 ;
wire N_8312 ;
wire N_8311 ;
wire N_8310 ;
wire N_8309 ;
wire N_8308 ;
wire N_8307 ;
wire N_8306 ;
wire N_8305 ;
wire N_8304 ;
wire N_8303 ;
wire N_8302 ;
wire N_8301 ;
wire N_8300 ;
wire N_8299 ;
wire N_8298 ;
wire N_8297 ;
wire N_8296 ;
wire N_8295 ;
wire N_8294 ;
wire N_8293 ;
wire N_8292 ;
wire N_8291 ;
wire N_8290 ;
wire N_8289 ;
wire N_8288 ;
wire N_8287 ;
wire N_8286 ;
wire N_8285 ;
wire N_8284 ;
wire N_8283 ;
wire N_8282 ;
wire N_8281 ;
wire N_8280 ;
wire N_8279 ;
wire N_8278 ;
wire N_8277 ;
wire N_8276 ;
wire N_8275 ;
wire N_8274 ;
wire N_8273 ;
wire N_8272 ;
wire N_8271 ;
wire N_8270 ;
wire N_8269 ;
wire N_8268 ;
wire N_8267 ;
wire N_8266 ;
wire N_8265 ;
wire N_8264 ;
wire N_8263 ;
wire N_8262 ;
wire N_8261 ;
wire N_8260 ;
wire N_8259 ;
wire N_8258 ;
wire N_8257 ;
wire N_8256 ;
wire N_8255 ;
wire N_8254 ;
wire N_8253 ;
wire N_8252 ;
wire N_8251 ;
wire N_8250 ;
wire N_8249 ;
wire N_8248 ;
wire N_8247 ;
wire N_8246 ;
wire N_8245 ;
wire N_8244 ;
wire N_8243 ;
wire N_8242 ;
wire N_8241 ;
wire N_8240 ;
wire N_8239 ;
wire N_8238 ;
wire N_8237 ;
wire N_8236 ;
wire N_8235 ;
wire N_8234 ;
wire N_8233 ;
wire N_8232 ;
wire N_8231 ;
wire N_8230 ;
wire N_8229 ;
wire N_8228 ;
wire N_8227 ;
wire N_8226 ;
wire N_8225 ;
wire N_8224 ;
wire N_8223 ;
wire N_8222 ;
wire N_8221 ;
wire N_8220 ;
wire N_8219 ;
wire N_8218 ;
wire N_8217 ;
wire N_8216 ;
wire N_8215 ;
wire N_8214 ;
wire N_8213 ;
wire N_8212 ;
wire N_8211 ;
wire N_8210 ;
wire N_8209 ;
wire N_8208 ;
wire N_8207 ;
wire N_8206 ;
wire N_8205 ;
wire N_8204 ;
wire N_8203 ;
wire N_8202 ;
wire N_8201 ;
wire N_8200 ;
wire N_8199 ;
wire N_8198 ;
wire N_8197 ;
wire N_8196 ;
wire N_8195 ;
wire N_8194 ;
wire N_8193 ;
wire N_8192 ;
wire N_8191 ;
wire N_8190 ;
wire N_8189 ;
wire N_8188 ;
wire N_8187 ;
wire N_8186 ;
wire N_8185 ;
wire N_8184 ;
wire N_8183 ;
wire N_8182 ;
wire N_8181 ;
wire N_8180 ;
wire N_8179 ;
wire N_8178 ;
wire N_8177 ;
wire N_8176 ;
wire N_8175 ;
wire N_8174 ;
wire N_8173 ;
wire N_8172 ;
wire N_8171 ;
wire N_8170 ;
wire N_8169 ;
wire N_8168 ;
wire N_8167 ;
wire N_8166 ;
wire N_8165 ;
wire N_8164 ;
wire N_8163 ;
wire N_8162 ;
wire N_8161 ;
wire N_8160 ;
wire N_8159 ;
wire N_8158 ;
wire N_8157 ;
wire N_8156 ;
wire N_8155 ;
wire N_8154 ;
wire N_8153 ;
wire N_8152 ;
wire N_8151 ;
wire N_8150 ;
wire N_8149 ;
wire N_8148 ;
wire N_8147 ;
wire N_8146 ;
wire N_8145 ;
wire N_8144 ;
wire N_8143 ;
wire N_8142 ;
wire N_8141 ;
wire N_8140 ;
wire N_8139 ;
wire N_8138 ;
wire N_8137 ;
wire N_8136 ;
wire N_8135 ;
wire N_8134 ;
wire N_8133 ;
wire N_8132 ;
wire N_8131 ;
wire N_8130 ;
wire N_8129 ;
wire N_8128 ;
wire N_8127 ;
wire N_8126 ;
wire N_8125 ;
wire N_8124 ;
wire N_8123 ;
wire N_8122 ;
wire N_8121 ;
wire N_8120 ;
wire N_8119 ;
wire N_8118 ;
wire N_8117 ;
wire N_8116 ;
wire N_8115 ;
wire N_8114 ;
wire N_8113 ;
wire N_8112 ;
wire N_8111 ;
wire N_8110 ;
wire N_8109 ;
wire N_8108 ;
wire N_8107 ;
wire N_8106 ;
wire N_8105 ;
wire N_8104 ;
wire N_8103 ;
wire N_8102 ;
wire N_8101 ;
wire N_8100 ;
wire N_8099 ;
wire N_8098 ;
wire N_8097 ;
wire N_8096 ;
wire N_8095 ;
wire N_8094 ;
wire N_8093 ;
wire N_8092 ;
wire N_8091 ;
wire N_8090 ;
wire N_8089 ;
wire N_8088 ;
wire N_8087 ;
wire N_8086 ;
wire N_8085 ;
wire N_8084 ;
wire N_8083 ;
wire N_8082 ;
wire N_8081 ;
wire N_8080 ;
wire N_8079 ;
wire N_8078 ;
wire N_8077 ;
wire N_8076 ;
wire N_8075 ;
wire N_8074 ;
wire N_8073 ;
wire N_8072 ;
wire N_8071 ;
wire N_8070 ;
wire N_8069 ;
wire N_8068 ;
wire N_8067 ;
wire N_8066 ;
wire N_8065 ;
wire N_8064 ;
wire N_8063 ;
wire N_8062 ;
wire N_8061 ;
wire N_8060 ;
wire N_8059 ;
wire N_8058 ;
wire N_8057 ;
wire N_8056 ;
wire N_8055 ;
wire N_8054 ;
wire N_8053 ;
wire N_8052 ;
wire N_8051 ;
wire N_8050 ;
wire N_8049 ;
wire N_8048 ;
wire N_8047 ;
wire N_8046 ;
wire N_8045 ;
wire N_8044 ;
wire N_8043 ;
wire N_8042 ;
wire N_8041 ;
wire N_8040 ;
wire N_8039 ;
wire N_8038 ;
wire N_8037 ;
wire N_8036 ;
wire N_8035 ;
wire N_8034 ;
wire N_8033 ;
wire N_8032 ;
wire N_8031 ;
wire N_8030 ;
wire N_8029 ;
wire N_8028 ;
wire N_8027 ;
wire N_8026 ;
wire N_8025 ;
wire N_8024 ;
wire N_8023 ;
wire N_8022 ;
wire N_8021 ;
wire N_8020 ;
wire N_8019 ;
wire N_8018 ;
wire N_8017 ;
wire N_8016 ;
wire N_8015 ;
wire N_8014 ;
wire N_8013 ;
wire N_8012 ;
wire N_8011 ;
wire N_8010 ;
wire N_8009 ;
wire N_8008 ;
wire N_8007 ;
wire N_8006 ;
wire N_8005 ;
wire N_8004 ;
wire N_8003 ;
wire N_8002 ;
wire N_8001 ;
wire N_8000 ;
wire N_7999 ;
wire N_7998 ;
wire N_7997 ;
wire N_7996 ;
wire N_7995 ;
wire N_7994 ;
wire N_7993 ;
wire N_7992 ;
wire N_7991 ;
wire N_7990 ;
wire N_7989 ;
wire N_7988 ;
wire N_7987 ;
wire N_7986 ;
wire N_7985 ;
wire N_7984 ;
wire N_7983 ;
wire N_7982 ;
wire N_7981 ;
wire N_7980 ;
wire N_7979 ;
wire N_7978 ;
wire N_7977 ;
wire N_7976 ;
wire N_7975 ;
wire N_7974 ;
wire N_7973 ;
wire N_7972 ;
wire N_7971 ;
wire N_7970 ;
wire N_7969 ;
wire N_7968 ;
wire N_7967 ;
wire N_7966 ;
wire N_7965 ;
wire N_7964 ;
wire N_7963 ;
wire N_7962 ;
wire N_7961 ;
wire N_7960 ;
wire N_7959 ;
wire N_7958 ;
wire N_7957 ;
wire N_7956 ;
wire N_7955 ;
wire N_7954 ;
wire N_7953 ;
wire N_7952 ;
wire N_7951 ;
wire N_7950 ;
wire N_7949 ;
wire N_7948 ;
wire N_7947 ;
wire N_7946 ;
wire N_7945 ;
wire N_7944 ;
wire N_7943 ;
wire N_7942 ;
wire N_7941 ;
wire N_7940 ;
wire N_7939 ;
wire N_7938 ;
wire N_7937 ;
wire N_7936 ;
wire N_7935 ;
wire N_7934 ;
wire N_7933 ;
wire N_7932 ;
wire N_7931 ;
wire N_7930 ;
wire N_7929 ;
wire N_7928 ;
wire N_7927 ;
wire N_7926 ;
wire N_7925 ;
wire N_7924 ;
wire N_7923 ;
wire N_7922 ;
wire N_7921 ;
wire N_7920 ;
wire N_7919 ;
wire N_7918 ;
wire N_7917 ;
wire N_7916 ;
wire N_7915 ;
wire N_7914 ;
wire N_7913 ;
wire N_7912 ;
wire N_7911 ;
wire N_7910 ;
wire N_7909 ;
wire N_7908 ;
wire N_7907 ;
wire N_7906 ;
wire N_7905 ;
wire N_7904 ;
wire N_7903 ;
wire N_7902 ;
wire N_7901 ;
wire N_7900 ;
wire N_7899 ;
wire N_7898 ;
wire N_7897 ;
wire N_7896 ;
wire N_7895 ;
wire N_7894 ;
wire N_7893 ;
wire N_7892 ;
wire N_7891 ;
wire N_7890 ;
wire N_7889 ;
wire N_7888 ;
wire N_7887 ;
wire N_7886 ;
wire N_7885 ;
wire N_7884 ;
wire N_7883 ;
wire N_7882 ;
wire N_7881 ;
wire N_7880 ;
wire N_7879 ;
wire N_7878 ;
wire N_7877 ;
wire N_7876 ;
wire N_7875 ;
wire N_7874 ;
wire N_7873 ;
wire N_7872 ;
wire N_7871 ;
wire N_7870 ;
wire N_7869 ;
wire N_7868 ;
wire N_7867 ;
wire N_7866 ;
wire N_7865 ;
wire N_7864 ;
wire N_7863 ;
wire N_7862 ;
wire N_7861 ;
wire N_7860 ;
wire N_7859 ;
wire N_7858 ;
wire N_7857 ;
wire N_7856 ;
wire N_7855 ;
wire N_7854 ;
wire N_7853 ;
wire N_7852 ;
wire N_7851 ;
wire N_7850 ;
wire N_7849 ;
wire N_7848 ;
wire N_7847 ;
wire N_7846 ;
wire N_7845 ;
wire N_7844 ;
wire N_7843 ;
wire N_7842 ;
wire N_7841 ;
wire N_7840 ;
wire N_7839 ;
wire N_7838 ;
wire N_7837 ;
wire N_7836 ;
wire N_7835 ;
wire N_7834 ;
wire N_7833 ;
wire N_7832 ;
wire N_7831 ;
wire N_7830 ;
wire N_7829 ;
wire N_7828 ;
wire N_7827 ;
wire N_7826 ;
wire N_7825 ;
wire N_7824 ;
wire N_7823 ;
wire N_7822 ;
wire N_7821 ;
wire N_7820 ;
wire N_7819 ;
wire N_7818 ;
wire N_7817 ;
wire N_7816 ;
wire N_7815 ;
wire N_7814 ;
wire N_7813 ;
wire N_7812 ;
wire N_7811 ;
wire N_7810 ;
wire N_7809 ;
wire N_7808 ;
wire N_7807 ;
wire N_7806 ;
wire N_7805 ;
wire N_7804 ;
wire N_7803 ;
wire N_7802 ;
wire N_7801 ;
wire N_7800 ;
wire N_7799 ;
wire N_7798 ;
wire N_7797 ;
wire N_7796 ;
wire N_7795 ;
wire N_7794 ;
wire N_7793 ;
wire N_7792 ;
wire N_7791 ;
wire N_7790 ;
wire N_7789 ;
wire N_7788 ;
wire N_7787 ;
wire N_7786 ;
wire N_7785 ;
wire N_7784 ;
wire N_7783 ;
wire N_7782 ;
wire N_7781 ;
wire N_7780 ;
wire N_7779 ;
wire N_7778 ;
wire N_7777 ;
wire N_7776 ;
wire N_7775 ;
wire N_7774 ;
wire N_7773 ;
wire N_7772 ;
wire N_7771 ;
wire N_7770 ;
wire N_7769 ;
wire N_7768 ;
wire N_7767 ;
wire N_7766 ;
wire N_7765 ;
wire N_7764 ;
wire N_7763 ;
wire N_7762 ;
wire N_7761 ;
wire N_7760 ;
wire N_7759 ;
wire N_7758 ;
wire N_7757 ;
wire N_7756 ;
wire N_7755 ;
wire N_7754 ;
wire N_7753 ;
wire N_7752 ;
wire N_7751 ;
wire N_7750 ;
wire N_7749 ;
wire N_7748 ;
wire N_7747 ;
wire N_7746 ;
wire N_7745 ;
wire N_7744 ;
wire N_7743 ;
wire N_7742 ;
wire N_7741 ;
wire N_7740 ;
wire N_7739 ;
wire N_7738 ;
wire N_7737 ;
wire N_7736 ;
wire N_7735 ;
wire N_7734 ;
wire N_7733 ;
wire N_7732 ;
wire N_7731 ;
wire N_7730 ;
wire N_7729 ;
wire N_7728 ;
wire N_7727 ;
wire N_7726 ;
wire N_7725 ;
wire N_7724 ;
wire N_7723 ;
wire N_7722 ;
wire N_7721 ;
wire N_7720 ;
wire N_7719 ;
wire N_7718 ;
wire N_7717 ;
wire N_7716 ;
wire N_7715 ;
wire N_7714 ;
wire N_7713 ;
wire N_7712 ;
wire N_7711 ;
wire N_7710 ;
wire N_7709 ;
wire N_7708 ;
wire N_7707 ;
wire N_7706 ;
wire N_7705 ;
wire N_7704 ;
wire N_7703 ;
wire N_7702 ;
wire N_7701 ;
wire N_7700 ;
wire N_7699 ;
wire N_7698 ;
wire N_7697 ;
wire N_7696 ;
wire N_7695 ;
wire N_7694 ;
wire N_7693 ;
wire N_7692 ;
wire N_7691 ;
wire N_7690 ;
wire N_7689 ;
wire N_7688 ;
wire N_7687 ;
wire N_7686 ;
wire N_7685 ;
wire N_7684 ;
wire N_7683 ;
wire N_7682 ;
wire N_7681 ;
wire N_7680 ;
wire N_7679 ;
wire N_7678 ;
wire N_7677 ;
wire N_7676 ;
wire N_7675 ;
wire N_7674 ;
wire N_7673 ;
wire N_7672 ;
wire N_7671 ;
wire N_7670 ;
wire N_7669 ;
wire N_7668 ;
wire N_7667 ;
wire N_7666 ;
wire N_7665 ;
wire N_7664 ;
wire N_7663 ;
wire N_7662 ;
wire N_7661 ;
wire N_7660 ;
wire N_7659 ;
wire N_7658 ;
wire N_7657 ;
wire N_7656 ;
wire N_7655 ;
wire N_7654 ;
wire N_7653 ;
wire N_7652 ;
wire N_7651 ;
wire N_7650 ;
wire N_7649 ;
wire N_7648 ;
wire N_7647 ;
wire N_7646 ;
wire N_7645 ;
wire N_7644 ;
wire N_7643 ;
wire N_7642 ;
wire N_7641 ;
wire N_7640 ;
wire N_7639 ;
wire N_7638 ;
wire N_7637 ;
wire N_7636 ;
wire N_7635 ;
wire N_7634 ;
wire N_7633 ;
wire N_7632 ;
wire N_7631 ;
wire N_7630 ;
wire N_7629 ;
wire N_7628 ;
wire N_7627 ;
wire N_7626 ;
wire N_7625 ;
wire N_7624 ;
wire N_7623 ;
wire N_7622 ;
wire N_7621 ;
wire N_7620 ;
wire N_7619 ;
wire N_7618 ;
wire N_7617 ;
wire N_7616 ;
wire N_7615 ;
wire N_7614 ;
wire N_7613 ;
wire N_7612 ;
wire N_7611 ;
wire N_7610 ;
wire N_7609 ;
wire N_7608 ;
wire N_7607 ;
wire N_7606 ;
wire N_7605 ;
wire N_7604 ;
wire N_7603 ;
wire N_7602 ;
wire N_7601 ;
wire N_7600 ;
wire N_7599 ;
wire N_7598 ;
wire N_7597 ;
wire N_7596 ;
wire N_7595 ;
wire N_7594 ;
wire N_7593 ;
wire N_7592 ;
wire N_7591 ;
wire N_7590 ;
wire N_7589 ;
wire N_7588 ;
wire N_7587 ;
wire N_7586 ;
wire N_7585 ;
wire N_7584 ;
wire N_7583 ;
wire N_7582 ;
wire N_7581 ;
wire N_7580 ;
wire N_7579 ;
wire N_7578 ;
wire N_7577 ;
wire N_7576 ;
wire N_7575 ;
wire N_7574 ;
wire N_7573 ;
wire N_7572 ;
wire N_7571 ;
wire N_7570 ;
wire N_7569 ;
wire N_7568 ;
wire N_7567 ;
wire N_7566 ;
wire N_7565 ;
wire N_7564 ;
wire N_7563 ;
wire N_7562 ;
wire N_7561 ;
wire N_7560 ;
wire N_7559 ;
wire N_7558 ;
wire N_7557 ;
wire N_7556 ;
wire N_7555 ;
wire N_7554 ;
wire N_7553 ;
wire N_7552 ;
wire N_7551 ;
wire N_7550 ;
wire N_7549 ;
wire N_7548 ;
wire N_7547 ;
wire N_7546 ;
wire N_7545 ;
wire N_7544 ;
wire N_7543 ;
wire N_7542 ;
wire N_7541 ;
wire N_7540 ;
wire N_7539 ;
wire N_7538 ;
wire N_7537 ;
wire N_7536 ;
wire N_7535 ;
wire N_7534 ;
wire N_7533 ;
wire N_7532 ;
wire N_7531 ;
wire N_7530 ;
wire N_7529 ;
wire N_7528 ;
wire N_7527 ;
wire N_7526 ;
wire N_7525 ;
wire N_7524 ;
wire N_7523 ;
wire N_7522 ;
wire N_7521 ;
wire N_7520 ;
wire N_7519 ;
wire N_7518 ;
wire N_7517 ;
wire N_7516 ;
wire N_7515 ;
wire N_7514 ;
wire N_7513 ;
wire N_7512 ;
wire N_7511 ;
wire N_7510 ;
wire N_7509 ;
wire N_7508 ;
wire N_7507 ;
wire N_7506 ;
wire N_7505 ;
wire N_7504 ;
wire N_7503 ;
wire N_7502 ;
wire N_7501 ;
wire N_7500 ;
wire N_7499 ;
wire N_7498 ;
wire N_7497 ;
wire N_7496 ;
wire N_7495 ;
wire N_7494 ;
wire N_7493 ;
wire N_7492 ;
wire N_7491 ;
wire N_7490 ;
wire N_7489 ;
wire N_7488 ;
wire N_7487 ;
wire N_7486 ;
wire N_7485 ;
wire N_7484 ;
wire N_7483 ;
wire N_7482 ;
wire N_7481 ;
wire N_7480 ;
wire N_7479 ;
wire N_7478 ;
wire N_7477 ;
wire N_7476 ;
wire N_7475 ;
wire N_7474 ;
wire N_7473 ;
wire N_7472 ;
wire N_7471 ;
wire N_7470 ;
wire N_7469 ;
wire N_7468 ;
wire N_7467 ;
wire N_7466 ;
wire N_7465 ;
wire N_7464 ;
wire N_7463 ;
wire N_7462 ;
wire N_7461 ;
wire N_7460 ;
wire N_7459 ;
wire N_7458 ;
wire N_7457 ;
wire N_7456 ;
wire N_7455 ;
wire N_7454 ;
wire N_7453 ;
wire N_7452 ;
wire N_7451 ;
wire N_7450 ;
wire N_7449 ;
wire N_7448 ;
wire N_7447 ;
wire N_7446 ;
wire N_7445 ;
wire N_7444 ;
wire N_7443 ;
wire N_7442 ;
wire N_7441 ;
wire N_7440 ;
wire N_7439 ;
wire N_7438 ;
wire N_7437 ;
wire N_7436 ;
wire N_7435 ;
wire N_7434 ;
wire N_7433 ;
wire N_7432 ;
wire N_7431 ;
wire N_7430 ;
wire N_7429 ;
wire N_7428 ;
wire N_7427 ;
wire N_7426 ;
wire N_7425 ;
wire N_7424 ;
wire N_7423 ;
wire N_7422 ;
wire N_7421 ;
wire N_7420 ;
wire N_7419 ;
wire N_7418 ;
wire N_7417 ;
wire N_7416 ;
wire N_7415 ;
wire N_7414 ;
wire N_7413 ;
wire N_7412 ;
wire N_7411 ;
wire N_7410 ;
wire N_7409 ;
wire N_7408 ;
wire N_7407 ;
wire N_7406 ;
wire N_7405 ;
wire N_7404 ;
wire N_7403 ;
wire N_7402 ;
wire N_7401 ;
wire N_7400 ;
wire N_7399 ;
wire N_7398 ;
wire N_7397 ;
wire N_7396 ;
wire N_7395 ;
wire N_7394 ;
wire N_7393 ;
wire N_7392 ;
wire N_7391 ;
wire N_7390 ;
wire N_7389 ;
wire N_7388 ;
wire N_7387 ;
wire N_7386 ;
wire N_7385 ;
wire N_7384 ;
wire N_7383 ;
wire N_7382 ;
wire N_7381 ;
wire N_7380 ;
wire N_7379 ;
wire N_7378 ;
wire N_7377 ;
wire N_7376 ;
wire N_7375 ;
wire N_7374 ;
wire N_7373 ;
wire N_7372 ;
wire N_7371 ;
wire N_7370 ;
wire N_7369 ;
wire N_7368 ;
wire N_7367 ;
wire N_7366 ;
wire N_7365 ;
wire N_7364 ;
wire N_7363 ;
wire N_7362 ;
wire N_7361 ;
wire N_7360 ;
wire N_7359 ;
wire N_7358 ;
wire N_7357 ;
wire N_7356 ;
wire N_7355 ;
wire N_7354 ;
wire N_7353 ;
wire N_7352 ;
wire N_7351 ;
wire N_7350 ;
wire N_7349 ;
wire N_7348 ;
wire N_7347 ;
wire N_7346 ;
wire N_7345 ;
wire N_7344 ;
wire N_7343 ;
wire N_7342 ;
wire N_7341 ;
wire N_7340 ;
wire N_7339 ;
wire N_7338 ;
wire N_7337 ;
wire N_7336 ;
wire N_7335 ;
wire N_7334 ;
wire N_7333 ;
wire N_7332 ;
wire N_7331 ;
wire N_7330 ;
wire N_7329 ;
wire N_7328 ;
wire N_7327 ;
wire N_7326 ;
wire N_7325 ;
wire N_7324 ;
wire N_7323 ;
wire N_7322 ;
wire N_7321 ;
wire N_7320 ;
wire N_7319 ;
wire N_7318 ;
wire N_7317 ;
wire N_7316 ;
wire N_7315 ;
wire N_7314 ;
wire N_7313 ;
wire N_7312 ;
wire N_7311 ;
wire N_7310 ;
wire N_7309 ;
wire N_7308 ;
wire N_7307 ;
wire N_7306 ;
wire N_7305 ;
wire N_7304 ;
wire N_7303 ;
wire N_7302 ;
wire N_7301 ;
wire N_7300 ;
wire N_7299 ;
wire N_7298 ;
wire N_7297 ;
wire N_7296 ;
wire N_7295 ;
wire N_7294 ;
wire N_7293 ;
wire N_7292 ;
wire N_7291 ;
wire N_7290 ;
wire N_7289 ;
wire N_7288 ;
wire N_7287 ;
wire N_7286 ;
wire N_7285 ;
wire N_7284 ;
wire N_7283 ;
wire N_7282 ;
wire N_7281 ;
wire N_7280 ;
wire N_7279 ;
wire N_7278 ;
wire N_7277 ;
wire N_7276 ;
wire N_7275 ;
wire N_7274 ;
wire N_7273 ;
wire N_7272 ;
wire N_7271 ;
wire N_7270 ;
wire N_7269 ;
wire N_7268 ;
wire N_7267 ;
wire N_7266 ;
wire N_7265 ;
wire N_7264 ;
wire N_7263 ;
wire N_7262 ;
wire N_7261 ;
wire N_7260 ;
wire N_7259 ;
wire N_7258 ;
wire N_7257 ;
wire N_7256 ;
wire N_7255 ;
wire N_7254 ;
wire N_7253 ;
wire N_7252 ;
wire N_7251 ;
wire N_7250 ;
wire N_7249 ;
wire N_7248 ;
wire N_7247 ;
wire N_7246 ;
wire N_7245 ;
wire N_7244 ;
wire N_7243 ;
wire N_7242 ;
wire N_7241 ;
wire N_7240 ;
wire N_7239 ;
wire N_7238 ;
wire N_7237 ;
wire N_7236 ;
wire N_7235 ;
wire N_7234 ;
wire N_7233 ;
wire N_7232 ;
wire N_7231 ;
wire N_7230 ;
wire N_7229 ;
wire N_7228 ;
wire N_7227 ;
wire N_7226 ;
wire N_7225 ;
wire N_7224 ;
wire N_7223 ;
wire N_7222 ;
wire N_7221 ;
wire N_7220 ;
wire N_7219 ;
wire N_7218 ;
wire N_7217 ;
wire N_7216 ;
wire N_7215 ;
wire N_7214 ;
wire N_7213 ;
wire N_7212 ;
wire N_7211 ;
wire N_7210 ;
wire N_7209 ;
wire N_7208 ;
wire N_7207 ;
wire N_7206 ;
wire N_7205 ;
wire N_7204 ;
wire N_7203 ;
wire N_7202 ;
wire N_7201 ;
wire N_7200 ;
wire N_7199 ;
wire N_7198 ;
wire N_7197 ;
wire N_7196 ;
wire N_7195 ;
wire N_7194 ;
wire N_7193 ;
wire N_7192 ;
wire N_7191 ;
wire N_7190 ;
wire N_7189 ;
wire N_7188 ;
wire N_7187 ;
wire N_7186 ;
wire N_7185 ;
wire N_7184 ;
wire N_7183 ;
wire N_7182 ;
wire N_7181 ;
wire N_7180 ;
wire N_7179 ;
wire N_7178 ;
wire N_7177 ;
wire N_7176 ;
wire N_7175 ;
wire N_7174 ;
wire N_7173 ;
wire N_7172 ;
wire N_7171 ;
wire N_7170 ;
wire N_7169 ;
wire N_7168 ;
wire N_7167 ;
wire N_7166 ;
wire N_7165 ;
wire N_7164 ;
wire N_7163 ;
wire N_7162 ;
wire N_7161 ;
wire N_7160 ;
wire N_7159 ;
wire N_7158 ;
wire N_7157 ;
wire N_7156 ;
wire N_7155 ;
wire N_7154 ;
wire N_7153 ;
wire N_7152 ;
wire N_7151 ;
wire N_7150 ;
wire N_7149 ;
wire N_7148 ;
wire N_7147 ;
wire N_7146 ;
wire N_7145 ;
wire N_7144 ;
wire N_7143 ;
wire N_7142 ;
wire N_7141 ;
wire N_7140 ;
wire N_7139 ;
wire N_7138 ;
wire N_7137 ;
wire N_7136 ;
wire N_7135 ;
wire N_7134 ;
wire N_7133 ;
wire N_7132 ;
wire N_7131 ;
wire N_7130 ;
wire N_7129 ;
wire N_7128 ;
wire N_7127 ;
wire N_7126 ;
wire N_7125 ;
wire N_7124 ;
wire N_7123 ;
wire N_7122 ;
wire N_7121 ;
wire N_7120 ;
wire N_7119 ;
wire N_7118 ;
wire N_7117 ;
wire N_7116 ;
wire N_7115 ;
wire N_7114 ;
wire N_7113 ;
wire N_7112 ;
wire N_7111 ;
wire N_7110 ;
wire N_7109 ;
wire N_7108 ;
wire N_7107 ;
wire N_7106 ;
wire N_7105 ;
wire N_7104 ;
wire N_7103 ;
wire N_7102 ;
wire N_7101 ;
wire N_7100 ;
wire N_7099 ;
wire N_7098 ;
wire N_7097 ;
wire N_7096 ;
wire N_7095 ;
wire N_7094 ;
wire N_7093 ;
wire N_7092 ;
wire N_7091 ;
wire N_7090 ;
wire N_7089 ;
wire N_7088 ;
wire N_7087 ;
wire N_7086 ;
wire N_7085 ;
wire N_7084 ;
wire N_7083 ;
wire N_7082 ;
wire N_7081 ;
wire N_7080 ;
wire N_7079 ;
wire N_7078 ;
wire N_7077 ;
wire N_7076 ;
wire N_7075 ;
wire N_7074 ;
wire N_7073 ;
wire N_7072 ;
wire N_7071 ;
wire N_7070 ;
wire N_7069 ;
wire N_7068 ;
wire N_7067 ;
wire N_7066 ;
wire N_7065 ;
wire N_7064 ;
wire N_7063 ;
wire N_7062 ;
wire N_7061 ;
wire N_7060 ;
wire N_7059 ;
wire N_7058 ;
wire N_7057 ;
wire N_7056 ;
wire N_7055 ;
wire N_7054 ;
wire N_7053 ;
wire N_7052 ;
wire N_7051 ;
wire N_7050 ;
wire N_7049 ;
wire N_7048 ;
wire N_7047 ;
wire N_7046 ;
wire N_7045 ;
wire N_7044 ;
wire N_7043 ;
wire N_7042 ;
wire N_7041 ;
wire N_7040 ;
wire N_7039 ;
wire N_7038 ;
wire N_7037 ;
wire N_7036 ;
wire N_7035 ;
wire N_7034 ;
wire N_7033 ;
wire N_7032 ;
wire N_7031 ;
wire N_7030 ;
wire N_7029 ;
wire N_7028 ;
wire N_7027 ;
wire N_7026 ;
wire N_7025 ;
wire N_7024 ;
wire N_7023 ;
wire N_7022 ;
wire N_7021 ;
wire N_7020 ;
wire N_7019 ;
wire N_7018 ;
wire N_7017 ;
wire N_7016 ;
wire N_7015 ;
wire N_7014 ;
wire N_7013 ;
wire N_7012 ;
wire N_7011 ;
wire N_7010 ;
wire N_7009 ;
wire N_7008 ;
wire N_7007 ;
wire N_7006 ;
wire N_7005 ;
wire N_7004 ;
wire N_7003 ;
wire N_7002 ;
wire N_7001 ;
wire N_7000 ;
wire N_6999 ;
wire N_6998 ;
wire N_6997 ;
wire N_6996 ;
wire N_6995 ;
wire N_6994 ;
wire N_6993 ;
wire N_6992 ;
wire N_6991 ;
wire N_6990 ;
wire N_6989 ;
wire N_6988 ;
wire N_6987 ;
wire N_6986 ;
wire N_6985 ;
wire N_6984 ;
wire N_6983 ;
wire N_6982 ;
wire N_6981 ;
wire N_6980 ;
wire N_6979 ;
wire N_6978 ;
wire N_6977 ;
wire N_6976 ;
wire N_6975 ;
wire N_6974 ;
wire N_6973 ;
wire N_6972 ;
wire N_6971 ;
wire N_6970 ;
wire N_6969 ;
wire N_6968 ;
wire N_6967 ;
wire N_6966 ;
wire N_6965 ;
wire N_6964 ;
wire N_6963 ;
wire N_6962 ;
wire N_6961 ;
wire N_6960 ;
wire N_6959 ;
wire N_6958 ;
wire N_6957 ;
wire N_6956 ;
wire N_6955 ;
wire N_6954 ;
wire N_6953 ;
wire N_6952 ;
wire N_6951 ;
wire N_6950 ;
wire N_6949 ;
wire N_6948 ;
wire N_6947 ;
wire N_6946 ;
wire N_6945 ;
wire N_6944 ;
wire N_6943 ;
wire N_6942 ;
wire N_6941 ;
wire N_6940 ;
wire N_6939 ;
wire N_6938 ;
wire N_6937 ;
wire N_6936 ;
wire N_6935 ;
wire N_6934 ;
wire N_6933 ;
wire N_6932 ;
wire N_6931 ;
wire N_6930 ;
wire N_6929 ;
wire N_6928 ;
wire N_6927 ;
wire N_6926 ;
wire N_6925 ;
wire N_6924 ;
wire N_6923 ;
wire N_6922 ;
wire N_6921 ;
wire N_6920 ;
wire N_6919 ;
wire N_6918 ;
wire N_6917 ;
wire N_6916 ;
wire N_6915 ;
wire N_6914 ;
wire N_6913 ;
wire N_6912 ;
wire N_6911 ;
wire N_6910 ;
wire N_6909 ;
wire N_6908 ;
wire N_6907 ;
wire N_6906 ;
wire N_6905 ;
wire N_6904 ;
wire N_6903 ;
wire N_6902 ;
wire N_6901 ;
wire N_6900 ;
wire N_6899 ;
wire N_6898 ;
wire N_6897 ;
wire N_6896 ;
wire N_6895 ;
wire N_6894 ;
wire N_6893 ;
wire N_6892 ;
wire N_6891 ;
wire N_6890 ;
wire N_6889 ;
wire N_6888 ;
wire N_6887 ;
wire N_6886 ;
wire N_6885 ;
wire N_6884 ;
wire N_6883 ;
wire N_6882 ;
wire N_6881 ;
wire N_6880 ;
wire N_6879 ;
wire N_6878 ;
wire N_6877 ;
wire N_6876 ;
wire N_6875 ;
wire N_6874 ;
wire N_6873 ;
wire N_6872 ;
wire N_6871 ;
wire N_6870 ;
wire N_6869 ;
wire N_6868 ;
wire N_6867 ;
wire N_6866 ;
wire N_6865 ;
wire N_6864 ;
wire N_6863 ;
wire N_6862 ;
wire N_6861 ;
wire N_6860 ;
wire N_6859 ;
wire N_6858 ;
wire N_6857 ;
wire N_6856 ;
wire N_6855 ;
wire N_6854 ;
wire N_6853 ;
wire N_6852 ;
wire N_6851 ;
wire N_6850 ;
wire N_6849 ;
wire N_6848 ;
wire N_6847 ;
wire N_6846 ;
wire N_6845 ;
wire N_6844 ;
wire N_6843 ;
wire N_6842 ;
wire N_6841 ;
wire N_6840 ;
wire N_6839 ;
wire N_6838 ;
wire N_6837 ;
wire N_6836 ;
wire N_6835 ;
wire N_6834 ;
wire N_6833 ;
wire N_6832 ;
wire N_6831 ;
wire N_6830 ;
wire N_6829 ;
wire N_6828 ;
wire N_6827 ;
wire N_6826 ;
wire N_6825 ;
wire N_6824 ;
wire N_6823 ;
wire N_6822 ;
wire N_6821 ;
wire N_6820 ;
wire N_6819 ;
wire N_6818 ;
wire N_6817 ;
wire N_6816 ;
wire N_6815 ;
wire N_6814 ;
wire N_6813 ;
wire N_6812 ;
wire N_6811 ;
wire N_6810 ;
wire N_6809 ;
wire N_6808 ;
wire N_6807 ;
wire N_6806 ;
wire N_6805 ;
wire N_6804 ;
wire N_6803 ;
wire N_6802 ;
wire N_6801 ;
wire N_6800 ;
wire N_6799 ;
wire N_6798 ;
wire N_6797 ;
wire N_6796 ;
wire N_6795 ;
wire N_6794 ;
wire N_6793 ;
wire N_6792 ;
wire N_6791 ;
wire N_6790 ;
wire N_6789 ;
wire N_6788 ;
wire N_6787 ;
wire N_6786 ;
wire N_6785 ;
wire N_6784 ;
wire N_6783 ;
wire N_6782 ;
wire N_6781 ;
wire N_6780 ;
wire N_6779 ;
wire N_6778 ;
wire N_6777 ;
wire N_6776 ;
wire N_6775 ;
wire N_6774 ;
wire N_6773 ;
wire N_6772 ;
wire N_6771 ;
wire N_6770 ;
wire N_6769 ;
wire N_6768 ;
wire N_6767 ;
wire N_6766 ;
wire N_6765 ;
wire N_6764 ;
wire N_6763 ;
wire N_6762 ;
wire N_6761 ;
wire N_6760 ;
wire N_6759 ;
wire N_6758 ;
wire N_6757 ;
wire N_6756 ;
wire N_6755 ;
wire N_6754 ;
wire N_6753 ;
wire N_6752 ;
wire N_6751 ;
wire N_6750 ;
wire N_6749 ;
wire N_6748 ;
wire N_6747 ;
wire N_6746 ;
wire N_6745 ;
wire N_6744 ;
wire N_6743 ;
wire N_6742 ;
wire N_6741 ;
wire N_6740 ;
wire N_6739 ;
wire N_6738 ;
wire N_6737 ;
wire N_6736 ;
wire N_6735 ;
wire N_6734 ;
wire N_6733 ;
wire N_6732 ;
wire N_6731 ;
wire N_6730 ;
wire N_6729 ;
wire N_6728 ;
wire N_6727 ;
wire N_6726 ;
wire N_6725 ;
wire N_6724 ;
wire N_6723 ;
wire N_6722 ;
wire N_6721 ;
wire N_6720 ;
wire N_6719 ;
wire N_6718 ;
wire N_6717 ;
wire N_6716 ;
wire N_6715 ;
wire N_6714 ;
wire N_6713 ;
wire N_6712 ;
wire N_6711 ;
wire N_6710 ;
wire N_6709 ;
wire N_6708 ;
wire N_6707 ;
wire N_6706 ;
wire N_6705 ;
wire N_6704 ;
wire N_6703 ;
wire N_6702 ;
wire N_6701 ;
wire N_6700 ;
wire N_6699 ;
wire N_6698 ;
wire N_6697 ;
wire N_6696 ;
wire N_6695 ;
wire N_6694 ;
wire N_6693 ;
wire N_6692 ;
wire N_6691 ;
wire N_6690 ;
wire N_6689 ;
wire N_6688 ;
wire N_6687 ;
wire N_6686 ;
wire N_6685 ;
wire N_6684 ;
wire N_6683 ;
wire N_6682 ;
wire N_6681 ;
wire N_6680 ;
wire N_6679 ;
wire N_6678 ;
wire N_6677 ;
wire N_6676 ;
wire N_6675 ;
wire N_6674 ;
wire N_6673 ;
wire N_6672 ;
wire N_6671 ;
wire N_6670 ;
wire N_6669 ;
wire N_6668 ;
wire N_6667 ;
wire N_6666 ;
wire N_6665 ;
wire N_6664 ;
wire N_6663 ;
wire N_6662 ;
wire N_6661 ;
wire N_6660 ;
wire N_6659 ;
wire N_6658 ;
wire N_6657 ;
wire N_6656 ;
wire N_6655 ;
wire N_6654 ;
wire N_6653 ;
wire N_6652 ;
wire N_6651 ;
wire N_6650 ;
wire N_6649 ;
wire N_6648 ;
wire N_6647 ;
wire N_6646 ;
wire N_6645 ;
wire N_6644 ;
wire N_6643 ;
wire N_6642 ;
wire N_6641 ;
wire N_6640 ;
wire N_6639 ;
wire N_6638 ;
wire N_6637 ;
wire N_6636 ;
wire N_6635 ;
wire N_6634 ;
wire N_6633 ;
wire N_6632 ;
wire N_6631 ;
wire N_6630 ;
wire N_6629 ;
wire N_6628 ;
wire N_6627 ;
wire N_6626 ;
wire N_6625 ;
wire N_6624 ;
wire N_6623 ;
wire N_6622 ;
wire N_6621 ;
wire N_6620 ;
wire N_6619 ;
wire N_6618 ;
wire N_6617 ;
wire N_6616 ;
wire N_6615 ;
wire N_6614 ;
wire N_6613 ;
wire N_6612 ;
wire N_6611 ;
wire N_6610 ;
wire N_6609 ;
wire N_6608 ;
wire N_6607 ;
wire N_6606 ;
wire N_6605 ;
wire N_6604 ;
wire N_6603 ;
wire N_6602 ;
wire N_6601 ;
wire N_6600 ;
wire N_6599 ;
wire N_6598 ;
wire N_6597 ;
wire N_6596 ;
wire N_6595 ;
wire N_6594 ;
wire N_6593 ;
wire N_6592 ;
wire N_6591 ;
wire N_6590 ;
wire N_6589 ;
wire N_6588 ;
wire N_6587 ;
wire N_6586 ;
wire N_6585 ;
wire N_6584 ;
wire N_6583 ;
wire N_6582 ;
wire N_6581 ;
wire N_6580 ;
wire N_6579 ;
wire N_6578 ;
wire N_6577 ;
wire N_6576 ;
wire N_6575 ;
wire N_6574 ;
wire N_6573 ;
wire N_6572 ;
wire N_6571 ;
wire N_6570 ;
wire N_6569 ;
wire N_6568 ;
wire N_6567 ;
wire N_6566 ;
wire N_6565 ;
wire N_6564 ;
wire N_6563 ;
wire N_6562 ;
wire N_6561 ;
wire N_6560 ;
wire N_6559 ;
wire N_6558 ;
wire N_6557 ;
wire N_6556 ;
wire N_6555 ;
wire N_6554 ;
wire N_6553 ;
wire N_6552 ;
wire N_6551 ;
wire N_6550 ;
wire N_6549 ;
wire N_6548 ;
wire N_6547 ;
wire N_6546 ;
wire N_6545 ;
wire N_6544 ;
wire N_6543 ;
wire N_6542 ;
wire N_6541 ;
wire N_6540 ;
wire N_6539 ;
wire N_6538 ;
wire N_6537 ;
wire N_6536 ;
wire N_6535 ;
wire N_6534 ;
wire N_6533 ;
wire N_6532 ;
wire N_6531 ;
wire N_6530 ;
wire N_6529 ;
wire N_6528 ;
wire N_6527 ;
wire N_6526 ;
wire N_6525 ;
wire N_6524 ;
wire N_6523 ;
wire N_6522 ;
wire N_6521 ;
wire N_6520 ;
wire N_6519 ;
wire N_6518 ;
wire N_6517 ;
wire N_6516 ;
wire N_6515 ;
wire N_6514 ;
wire N_6513 ;
wire N_6512 ;
wire N_6511 ;
wire N_6510 ;
wire N_6509 ;
wire N_6508 ;
wire N_6507 ;
wire N_6506 ;
wire N_6505 ;
wire N_6504 ;
wire N_6503 ;
wire N_6502 ;
wire N_6501 ;
wire N_6500 ;
wire N_6499 ;
wire N_6498 ;
wire N_6497 ;
wire N_6496 ;
wire N_6495 ;
wire N_6494 ;
wire N_6493 ;
wire N_6492 ;
wire N_6491 ;
wire N_6490 ;
wire N_6489 ;
wire N_6488 ;
wire N_6487 ;
wire N_6486 ;
wire N_6485 ;
wire N_6484 ;
wire N_6483 ;
wire N_6482 ;
wire N_6481 ;
wire N_6480 ;
wire N_6479 ;
wire N_6478 ;
wire N_6477 ;
wire N_6476 ;
wire N_6475 ;
wire N_6474 ;
wire N_6473 ;
wire N_6472 ;
wire N_6471 ;
wire N_6470 ;
wire N_6469 ;
wire N_6468 ;
wire N_6467 ;
wire N_6466 ;
wire N_6465 ;
wire N_6464 ;
wire N_6463 ;
wire N_6462 ;
wire N_6461 ;
wire N_6460 ;
wire N_6459 ;
wire N_6458 ;
wire N_6457 ;
wire N_6456 ;
wire N_6455 ;
wire N_6454 ;
wire N_6453 ;
wire N_6452 ;
wire N_6451 ;
wire N_6450 ;
wire N_6449 ;
wire N_6448 ;
wire N_6447 ;
wire N_6446 ;
wire N_6445 ;
wire N_6444 ;
wire N_6443 ;
wire N_6442 ;
wire N_6441 ;
wire N_6440 ;
wire N_6439 ;
wire N_6438 ;
wire N_6437 ;
wire N_6436 ;
wire N_6435 ;
wire N_6434 ;
wire N_6433 ;
wire N_6432 ;
wire N_6431 ;
wire N_6430 ;
wire N_6429 ;
wire N_6428 ;
wire N_6427 ;
wire N_6426 ;
wire N_6425 ;
wire N_6424 ;
wire N_6423 ;
wire N_6422 ;
wire N_6421 ;
wire N_6420 ;
wire N_6419 ;
wire N_6418 ;
wire N_6417 ;
wire N_6416 ;
wire N_6415 ;
wire N_6414 ;
wire N_6413 ;
wire N_6412 ;
wire N_6411 ;
wire N_6410 ;
wire N_6409 ;
wire N_6408 ;
wire N_6407 ;
wire N_6406 ;
wire N_6405 ;
wire N_6404 ;
wire N_6403 ;
wire N_6402 ;
wire N_6401 ;
wire N_6400 ;
wire N_6399 ;
wire N_6398 ;
wire N_6397 ;
wire N_6396 ;
wire N_6395 ;
wire N_6394 ;
wire N_6393 ;
wire N_6392 ;
wire N_6391 ;
wire N_6390 ;
wire N_6389 ;
wire N_6388 ;
wire N_6387 ;
wire N_6386 ;
wire N_6385 ;
wire N_6384 ;
wire N_6383 ;
wire N_6382 ;
wire N_6381 ;
wire N_6380 ;
wire N_6379 ;
wire N_6378 ;
wire N_6377 ;
wire N_6376 ;
wire N_6375 ;
wire N_6374 ;
wire N_6373 ;
wire N_6372 ;
wire N_6371 ;
wire N_6370 ;
wire N_6369 ;
wire N_6368 ;
wire N_6367 ;
wire N_6366 ;
wire N_6365 ;
wire N_6364 ;
wire N_6363 ;
wire N_6362 ;
wire N_6361 ;
wire N_6360 ;
wire N_6359 ;
wire N_6358 ;
wire N_6357 ;
wire N_6356 ;
wire N_6355 ;
wire N_6354 ;
wire N_6353 ;
wire N_6352 ;
wire N_6351 ;
wire N_6350 ;
wire N_6349 ;
wire N_6348 ;
wire N_6347 ;
wire N_6346 ;
wire N_6345 ;
wire N_6344 ;
wire N_6343 ;
wire N_6342 ;
wire N_6341 ;
wire N_6340 ;
wire N_6339 ;
wire N_6338 ;
wire N_6337 ;
wire N_6336 ;
wire N_6335 ;
wire N_6334 ;
wire N_6333 ;
wire N_6332 ;
wire N_6331 ;
wire N_6330 ;
wire N_6329 ;
wire N_6328 ;
wire N_6327 ;
wire N_6326 ;
wire N_6325 ;
wire N_6324 ;
wire N_6323 ;
wire N_6322 ;
wire N_6321 ;
wire N_6320 ;
wire N_6319 ;
wire N_6318 ;
wire N_6317 ;
wire N_6316 ;
wire N_6315 ;
wire N_6314 ;
wire N_6313 ;
wire N_6312 ;
wire N_6311 ;
wire N_6310 ;
wire N_6309 ;
wire N_6308 ;
wire N_6307 ;
wire N_6306 ;
wire N_6305 ;
wire N_6304 ;
wire N_6303 ;
wire N_6302 ;
wire N_6301 ;
wire N_6300 ;
wire N_6299 ;
wire N_6298 ;
wire N_6297 ;
wire N_6296 ;
wire N_6295 ;
wire N_6294 ;
wire N_6293 ;
wire N_6292 ;
wire N_6291 ;
wire N_6290 ;
wire N_6289 ;
wire N_6288 ;
wire N_6287 ;
wire N_6286 ;
wire N_6285 ;
wire N_6284 ;
wire N_6283 ;
wire N_6282 ;
wire N_6281 ;
wire N_6280 ;
wire N_6279 ;
wire N_6278 ;
wire N_6277 ;
wire N_6276 ;
wire N_6275 ;
wire N_6274 ;
wire N_6273 ;
wire N_6272 ;
wire N_6271 ;
wire N_6270 ;
wire N_6269 ;
wire N_6268 ;
wire N_6267 ;
wire N_6266 ;
wire N_6265 ;
wire N_6264 ;
wire N_6263 ;
wire N_6262 ;
wire N_6261 ;
wire N_6260 ;
wire N_6259 ;
wire N_6258 ;
wire N_6257 ;
wire N_6256 ;
wire N_6255 ;
wire N_6254 ;
wire N_6253 ;
wire N_6252 ;
wire N_6251 ;
wire N_6250 ;
wire N_6249 ;
wire N_6248 ;
wire N_6247 ;
wire N_6246 ;
wire N_6245 ;
wire N_6244 ;
wire N_6243 ;
wire N_6242 ;
wire N_6241 ;
wire N_6240 ;
wire N_6239 ;
wire N_6238 ;
wire N_6237 ;
wire N_6236 ;
wire N_6235 ;
wire N_6234 ;
wire N_6233 ;
wire N_6232 ;
wire N_6231 ;
wire N_6230 ;
wire N_6229 ;
wire N_6228 ;
wire N_6227 ;
wire N_6226 ;
wire N_6225 ;
wire N_6224 ;
wire N_6223 ;
wire N_6222 ;
wire N_6221 ;
wire N_6220 ;
wire N_6219 ;
wire N_6218 ;
wire N_6217 ;
wire N_6216 ;
wire N_6215 ;
wire N_6214 ;
wire N_6213 ;
wire N_6212 ;
wire N_6211 ;
wire N_6210 ;
wire N_6209 ;
wire N_6208 ;
wire N_6207 ;
wire N_6206 ;
wire N_6205 ;
wire N_6204 ;
wire N_6203 ;
wire N_6202 ;
wire N_6201 ;
wire N_6200 ;
wire N_6199 ;
wire N_6198 ;
wire N_6197 ;
wire N_6196 ;
wire N_6195 ;
wire N_6194 ;
wire N_6193 ;
wire N_6192 ;
wire N_6191 ;
wire N_6190 ;
wire N_6189 ;
wire N_6188 ;
wire N_6187 ;
wire N_6186 ;
wire N_6185 ;
wire N_6184 ;
wire N_6183 ;
wire N_6182 ;
wire N_6181 ;
wire N_6180 ;
wire N_6179 ;
wire N_6178 ;
wire N_6177 ;
wire N_6176 ;
wire N_6175 ;
wire N_6174 ;
wire N_6173 ;
wire N_6172 ;
wire N_6171 ;
wire N_6170 ;
wire N_6169 ;
wire N_6168 ;
wire N_6167 ;
wire N_6166 ;
wire N_6165 ;
wire N_6164 ;
wire N_6163 ;
wire N_6162 ;
wire N_6161 ;
wire N_6160 ;
wire N_6159 ;
wire N_6158 ;
wire N_6157 ;
wire N_6156 ;
wire N_6155 ;
wire N_6154 ;
wire N_6153 ;
wire N_6152 ;
wire N_6151 ;
wire N_6150 ;
wire N_6149 ;
wire N_6148 ;
wire N_6147 ;
wire N_6146 ;
wire N_6145 ;
wire N_6144 ;
wire N_6143 ;
wire N_6142 ;
wire N_6141 ;
wire N_6140 ;
wire N_6139 ;
wire N_6138 ;
wire N_6137 ;
wire N_6136 ;
wire N_6135 ;
wire N_6134 ;
wire N_6133 ;
wire N_6132 ;
wire N_6131 ;
wire N_6130 ;
wire N_6129 ;
wire N_6128 ;
wire N_6127 ;
wire N_6126 ;
wire N_6125 ;
wire N_6124 ;
wire N_6123 ;
wire N_6122 ;
wire N_6121 ;
wire N_6120 ;
wire N_6119 ;
wire N_6118 ;
wire N_6117 ;
wire N_6116 ;
wire N_6115 ;
wire N_6114 ;
wire N_6113 ;
wire N_6112 ;
wire N_6111 ;
wire N_6110 ;
wire N_6109 ;
wire N_6108 ;
wire N_6107 ;
wire N_6106 ;
wire N_6105 ;
wire N_6104 ;
wire N_6103 ;
wire N_6102 ;
wire N_6101 ;
wire N_6100 ;
wire N_6099 ;
wire N_6098 ;
wire N_6097 ;
wire N_6096 ;
wire N_6095 ;
wire N_6094 ;
wire N_6093 ;
wire N_6092 ;
wire N_6091 ;
wire N_6090 ;
wire N_6089 ;
wire N_6088 ;
wire N_6087 ;
wire N_6086 ;
wire N_6085 ;
wire N_6084 ;
wire N_6083 ;
wire N_6082 ;
wire N_6081 ;
wire N_6080 ;
wire N_6079 ;
wire N_6078 ;
wire N_6077 ;
wire N_6076 ;
wire N_6075 ;
wire N_6074 ;
wire N_6073 ;
wire N_6072 ;
wire N_6071 ;
wire N_6070 ;
wire N_6069 ;
wire N_6068 ;
wire N_6067 ;
wire N_6066 ;
wire N_6065 ;
wire N_6064 ;
wire N_6063 ;
wire N_6062 ;
wire N_6061 ;
wire N_6060 ;
wire N_6059 ;
wire N_6058 ;
wire N_6057 ;
wire N_6056 ;
wire N_6055 ;
wire N_6054 ;
wire N_6053 ;
wire N_6052 ;
wire N_6051 ;
wire N_6050 ;
wire N_6049 ;
wire N_6048 ;
wire N_6047 ;
wire N_6046 ;
wire N_6045 ;
wire N_6044 ;
wire N_6043 ;
wire N_6042 ;
wire N_6041 ;
wire N_6040 ;
wire N_6039 ;
wire N_6038 ;
wire N_6037 ;
wire N_6036 ;
wire N_6035 ;
wire N_6034 ;
wire N_6033 ;
wire N_6032 ;
wire N_6031 ;
wire N_6030 ;
wire N_6029 ;
wire N_6028 ;
wire N_6027 ;
wire N_6026 ;
wire N_6025 ;
wire N_6024 ;
wire N_6023 ;
wire N_6022 ;
wire N_6021 ;
wire N_6020 ;
wire N_6019 ;
wire N_6018 ;
wire N_6017 ;
wire N_6016 ;
wire N_6015 ;
wire N_6014 ;
wire N_6013 ;
wire N_6012 ;
wire N_6011 ;
wire N_6010 ;
wire N_6009 ;
wire N_6008 ;
wire N_6007 ;
wire N_6006 ;
wire N_6005 ;
wire N_6004 ;
wire N_6003 ;
wire N_6002 ;
wire N_6001 ;
wire N_6000 ;
wire N_5999 ;
wire N_5998 ;
wire N_5997 ;
wire N_5996 ;
wire N_5995 ;
wire N_5994 ;
wire N_5993 ;
wire N_5992 ;
wire N_5991 ;
wire N_5990 ;
wire N_5989 ;
wire N_5988 ;
wire N_5987 ;
wire N_5986 ;
wire N_5985 ;
wire N_5984 ;
wire N_5983 ;
wire N_5982 ;
wire N_5981 ;
wire N_5980 ;
wire N_5979 ;
wire N_5978 ;
wire N_5977 ;
wire N_5976 ;
wire N_5975 ;
wire N_5974 ;
wire N_5973 ;
wire N_5972 ;
wire N_5971 ;
wire N_5970 ;
wire N_5969 ;
wire N_5968 ;
wire N_5967 ;
wire N_5966 ;
wire N_5965 ;
wire N_5964 ;
wire N_5963 ;
wire N_5962 ;
wire N_5961 ;
wire N_5960 ;
wire N_5959 ;
wire N_5958 ;
wire N_5957 ;
wire N_5956 ;
wire N_5955 ;
wire N_5954 ;
wire N_5953 ;
wire N_5952 ;
wire N_5951 ;
wire N_5950 ;
wire N_5949 ;
wire N_5948 ;
wire N_5947 ;
wire N_5946 ;
wire N_5945 ;
wire N_5944 ;
wire N_5943 ;
wire N_5942 ;
wire N_5941 ;
wire N_5940 ;
wire N_5939 ;
wire N_5938_0 ;
wire N_5937 ;
wire N_5936 ;
wire N_5935 ;
wire N_5934 ;
wire N_5933 ;
wire N_5932 ;
wire N_5931 ;
wire N_5930 ;
wire N_5929 ;
wire N_5928 ;
wire N_5927 ;
wire N_5926 ;
wire N_5925 ;
wire N_5924 ;
wire N_5923 ;
wire N_5922 ;
wire N_5921 ;
wire N_5920 ;
wire N_5919 ;
wire N_5918 ;
wire N_5917 ;
wire N_5916 ;
wire N_5915 ;
wire N_5914 ;
wire N_5913 ;
wire N_5912 ;
wire N_5911 ;
wire N_5910 ;
wire N_5909 ;
wire N_5908 ;
wire N_5907 ;
wire N_5906 ;
wire N_5905 ;
wire N_5904 ;
wire N_5903 ;
wire N_5902 ;
wire N_5901 ;
wire N_5900 ;
wire N_5899 ;
wire N_5898 ;
wire N_5897 ;
wire N_5896 ;
wire N_5895 ;
wire N_5894 ;
wire N_5893 ;
wire N_5892_0 ;
wire N_5891 ;
wire N_5890 ;
wire N_5889 ;
wire N_5888 ;
wire N_5887 ;
wire N_5886 ;
wire N_5885 ;
wire N_5884 ;
wire N_5883 ;
wire N_5882 ;
wire N_5881 ;
wire N_5880 ;
wire N_5879 ;
wire N_5878 ;
wire N_5877 ;
wire N_5876 ;
wire N_5875 ;
wire N_5874 ;
wire N_5873 ;
wire N_5872 ;
wire N_5871 ;
wire N_5870 ;
wire N_5869 ;
wire N_5868 ;
wire N_5867 ;
wire N_5866 ;
wire N_5865 ;
wire N_5864 ;
wire N_5863 ;
wire N_5862 ;
wire N_5861 ;
wire N_5860 ;
wire N_5859 ;
wire N_5858 ;
wire N_5857 ;
wire N_5856 ;
wire N_5855 ;
wire N_5854 ;
wire N_5853 ;
wire N_5852 ;
wire N_5851 ;
wire N_5850 ;
wire N_5849 ;
wire N_5848 ;
wire N_5847 ;
wire N_5846 ;
wire N_5845 ;
wire N_5844 ;
wire N_5843 ;
wire N_5842 ;
wire N_5841 ;
wire N_5840 ;
wire N_5839 ;
wire N_5838 ;
wire N_5837 ;
wire N_5836 ;
wire N_5835 ;
wire N_5834 ;
wire N_5833 ;
wire N_5832 ;
wire N_5831 ;
wire N_5830 ;
wire N_5829 ;
wire N_5828 ;
wire N_5827 ;
wire N_5826 ;
wire N_5825 ;
wire N_5824 ;
wire N_5823 ;
wire N_5822 ;
wire N_5821 ;
wire N_5820 ;
wire N_5819 ;
wire N_5818 ;
wire N_5817 ;
wire N_5816 ;
wire N_5815 ;
wire N_5814 ;
wire N_5813 ;
wire N_5812 ;
wire N_5811 ;
wire N_5810 ;
wire N_5809 ;
wire N_5808 ;
wire N_5807 ;
wire N_5806 ;
wire N_5805 ;
wire N_5804 ;
wire N_5803 ;
wire N_5802 ;
wire N_5801 ;
wire N_5800 ;
wire N_5799 ;
wire N_5798 ;
wire N_5797 ;
wire N_5796 ;
wire N_5795 ;
wire N_5794 ;
wire N_5793 ;
wire N_5792 ;
wire N_5791 ;
wire N_5790 ;
wire N_5789 ;
wire N_5788 ;
wire N_5787 ;
wire N_5786 ;
wire N_5785 ;
wire N_5784 ;
wire N_5783 ;
wire N_5782 ;
wire N_5781 ;
wire N_5780 ;
wire N_5779 ;
wire N_5778 ;
wire N_5777 ;
wire N_5776 ;
wire N_5775 ;
wire N_5774 ;
wire N_5773 ;
wire N_5772 ;
wire N_5771 ;
wire N_5770 ;
wire N_5769 ;
wire N_5768 ;
wire N_5767 ;
wire N_5766 ;
wire N_5765 ;
wire N_5764 ;
wire N_5763 ;
wire N_5762 ;
wire N_5761 ;
wire N_5760 ;
wire N_5759 ;
wire N_5758 ;
wire N_5757 ;
wire N_5756 ;
wire N_5755 ;
wire N_5754 ;
wire N_5753 ;
wire N_5752 ;
wire N_5751 ;
wire N_5750 ;
wire N_5749 ;
wire N_5748 ;
wire N_5747 ;
wire N_5746 ;
wire N_5745 ;
wire N_5744 ;
wire N_5743 ;
wire N_5742 ;
wire N_5741 ;
wire N_5740 ;
wire N_5739 ;
wire N_5738 ;
wire N_5737 ;
wire N_5736 ;
wire N_5735 ;
wire N_5734 ;
wire N_5733 ;
wire N_5732 ;
wire N_5731 ;
wire N_5730 ;
wire N_5729 ;
wire N_5728 ;
wire N_5727 ;
wire N_5726 ;
wire N_5725 ;
wire N_5724 ;
wire N_5723 ;
wire N_5722 ;
wire N_5721 ;
wire N_5720 ;
wire N_5719 ;
wire N_5718 ;
wire N_5717 ;
wire N_5716 ;
wire N_5715 ;
wire N_5714 ;
wire N_5713 ;
wire N_5712 ;
wire N_5711 ;
wire N_5710 ;
wire N_5709 ;
wire N_5708 ;
wire N_5707 ;
wire N_5706 ;
wire N_5705 ;
wire N_5704 ;
wire N_5703 ;
wire N_5702 ;
wire N_5701 ;
wire N_5700 ;
wire N_5699 ;
wire N_5698 ;
wire N_5697 ;
wire N_5696 ;
wire N_5695 ;
wire N_5694 ;
wire N_5693 ;
wire N_5692 ;
wire N_5691 ;
wire N_5690 ;
wire N_5689 ;
wire N_5688 ;
wire N_5687 ;
wire N_5686 ;
wire N_5685 ;
wire N_5684 ;
wire N_5683 ;
wire N_5682 ;
wire N_5681 ;
wire N_5680 ;
wire N_5679 ;
wire N_5678 ;
wire N_5677 ;
wire N_5676 ;
wire N_5675 ;
wire N_5674 ;
wire N_5673 ;
wire N_5672 ;
wire N_5671 ;
wire N_5670 ;
wire N_5669 ;
wire N_5668 ;
wire N_5667 ;
wire N_5666 ;
wire N_5665 ;
wire N_5664 ;
wire N_5663 ;
wire N_5662 ;
wire N_5661 ;
wire N_5660 ;
wire N_5659 ;
wire N_5658 ;
wire N_5657 ;
wire N_5656 ;
wire N_5655 ;
wire N_5654 ;
wire N_5653 ;
wire N_5652 ;
wire N_5651 ;
wire N_5650 ;
wire N_5649 ;
wire N_5648 ;
wire N_5647 ;
wire N_5646 ;
wire N_5645 ;
wire N_5644 ;
wire N_5643 ;
wire N_5642 ;
wire N_5641 ;
wire N_5640 ;
wire N_5639 ;
wire N_5638 ;
wire N_5637 ;
wire N_5636 ;
wire N_5635 ;
wire N_5634 ;
wire N_5633 ;
wire N_5632 ;
wire N_5631 ;
wire N_5630 ;
wire N_5629 ;
wire N_5628 ;
wire N_5627 ;
wire N_5626 ;
wire N_5625 ;
wire N_5624 ;
wire N_5623 ;
wire N_5622 ;
wire N_5621 ;
wire N_5620 ;
wire N_5619 ;
wire N_5618 ;
wire N_5617 ;
wire N_5616 ;
wire N_5615 ;
wire N_5614 ;
wire N_5613 ;
wire N_5612 ;
wire N_5611 ;
wire N_5610 ;
wire N_5609 ;
wire N_5608 ;
wire N_5607 ;
wire N_5606 ;
wire N_5605 ;
wire N_5604 ;
wire N_5603 ;
wire N_5602 ;
wire N_5601 ;
wire N_5600 ;
wire N_5599 ;
wire N_5598 ;
wire N_5597 ;
wire N_5596 ;
wire N_5595 ;
wire N_5594 ;
wire N_5593 ;
wire N_5592 ;
wire N_5591 ;
wire N_5590 ;
wire N_5589 ;
wire N_5588 ;
wire N_5587 ;
wire N_5586 ;
wire N_5585 ;
wire N_5584 ;
wire N_5583 ;
wire N_5582 ;
wire N_5581 ;
wire N_5580 ;
wire N_5579 ;
wire N_5578 ;
wire N_5577 ;
wire N_5576 ;
wire N_5575 ;
wire N_5574 ;
wire N_5573 ;
wire N_5572 ;
wire N_5571 ;
wire N_5570 ;
wire N_5569 ;
wire N_5568 ;
wire N_5567 ;
wire N_5566 ;
wire N_5565 ;
wire N_5564 ;
wire N_5563 ;
wire N_5562 ;
wire N_5561 ;
wire N_5560 ;
wire N_5559 ;
wire N_5558 ;
wire N_5557 ;
wire N_5556 ;
wire N_5555 ;
wire N_5554 ;
wire N_5553 ;
wire N_5552 ;
wire N_5551 ;
wire N_5550 ;
wire N_5549 ;
wire N_5548 ;
wire N_5547 ;
wire N_5546 ;
wire N_5545 ;
wire N_5544 ;
wire N_5543 ;
wire N_5542 ;
wire N_5541 ;
wire N_5540 ;
wire N_5539 ;
wire N_5538 ;
wire N_5537 ;
wire N_5536 ;
wire N_5535 ;
wire N_5534 ;
wire N_5533 ;
wire N_5532 ;
wire N_5531 ;
wire N_5530 ;
wire N_5529 ;
wire N_5528 ;
wire N_5527 ;
wire N_5526 ;
wire N_5525 ;
wire N_5524 ;
wire N_5523 ;
wire N_5522 ;
wire N_5521 ;
wire N_5520 ;
wire N_5519 ;
wire N_5518 ;
wire N_5517 ;
wire N_5516 ;
wire N_5515 ;
wire N_5514 ;
wire N_5513 ;
wire N_5512 ;
wire N_5511 ;
wire N_5510 ;
wire N_5509 ;
wire N_5508 ;
wire N_5507 ;
wire N_5506 ;
wire N_5505 ;
wire N_5504 ;
wire N_5503 ;
wire N_5502 ;
wire N_5501 ;
wire N_5500 ;
wire N_5499 ;
wire N_5498 ;
wire N_5497 ;
wire N_5496 ;
wire N_5495 ;
wire N_5494 ;
wire N_5493 ;
wire N_5492 ;
wire N_5491 ;
wire N_5490 ;
wire N_5489 ;
wire N_5488 ;
wire N_5487 ;
wire N_5486 ;
wire N_5485 ;
wire N_5484 ;
wire N_5483 ;
wire N_5482 ;
wire N_5481 ;
wire N_5480 ;
wire N_5479 ;
wire N_5478 ;
wire N_5477 ;
wire N_5476 ;
wire N_5475 ;
wire N_5474 ;
wire N_5473 ;
wire N_5472 ;
wire N_5471 ;
wire N_5470 ;
wire N_5469 ;
wire N_5468 ;
wire N_5467 ;
wire N_5466 ;
wire N_5465 ;
wire N_5464 ;
wire N_5463 ;
wire N_5462 ;
wire N_5461 ;
wire N_5460 ;
wire N_5459 ;
wire N_5458 ;
wire N_5457 ;
wire N_5456 ;
wire N_5455 ;
wire N_5454 ;
wire N_5453 ;
wire N_5452 ;
wire N_5451 ;
wire N_5450 ;
wire N_5449 ;
wire N_5448 ;
wire N_5447 ;
wire N_5446 ;
wire N_5445 ;
wire N_5444 ;
wire N_5443 ;
wire N_5442 ;
wire N_5441 ;
wire N_5440 ;
wire N_5439 ;
wire N_5438 ;
wire N_5437 ;
wire N_5436 ;
wire N_5435 ;
wire N_5434 ;
wire N_5433 ;
wire N_5432 ;
wire N_5431 ;
wire N_5430 ;
wire N_5429 ;
wire N_5428 ;
wire N_5427 ;
wire N_5426 ;
wire N_5425 ;
wire N_5424 ;
wire N_5423 ;
wire N_5422 ;
wire N_5421 ;
wire N_5420 ;
wire N_5419 ;
wire N_5418 ;
wire N_5417 ;
wire N_5416 ;
wire N_5415 ;
wire N_5414 ;
wire N_5413 ;
wire N_5412 ;
wire N_5411 ;
wire N_5410 ;
wire N_5409 ;
wire N_5408 ;
wire N_5407 ;
wire N_5406 ;
wire N_5405 ;
wire N_5404 ;
wire N_5403 ;
wire N_5402 ;
wire N_5401 ;
wire N_5400 ;
wire N_5399 ;
wire N_5398 ;
wire N_5397 ;
wire N_5396 ;
wire N_5395 ;
wire N_5394 ;
wire N_5393 ;
wire N_5392 ;
wire N_5391 ;
wire N_5390 ;
wire N_5389 ;
wire N_5388 ;
wire N_5387 ;
wire N_5386 ;
wire N_5385 ;
wire N_5384 ;
wire N_5383 ;
wire N_5382 ;
wire N_5381 ;
wire N_5380 ;
wire N_5379 ;
wire N_5378 ;
wire N_5377 ;
wire N_5376 ;
wire N_5375 ;
wire N_5374 ;
wire N_5373 ;
wire N_5372 ;
wire N_5371 ;
wire N_5370 ;
wire N_5369 ;
wire N_5368 ;
wire N_5367 ;
wire N_5366 ;
wire N_5365 ;
wire N_5364 ;
wire N_5363 ;
wire N_5362 ;
wire N_5361 ;
wire N_5360 ;
wire N_5359 ;
wire N_5358 ;
wire N_5357 ;
wire N_5356 ;
wire N_5355 ;
wire N_5354 ;
wire N_5353 ;
wire N_5352 ;
wire N_5351 ;
wire N_5350 ;
wire N_5349 ;
wire N_5348 ;
wire N_5347 ;
wire N_5346 ;
wire N_5345 ;
wire N_5344 ;
wire N_5343 ;
wire N_5342 ;
wire N_5341 ;
wire N_5340 ;
wire N_5339 ;
wire N_5338 ;
wire N_5337 ;
wire N_5336 ;
wire N_5335 ;
wire N_5334 ;
wire N_5333 ;
wire N_5332 ;
wire N_5331 ;
wire N_5330 ;
wire N_5329 ;
wire N_5328 ;
wire N_5327 ;
wire N_5326 ;
wire N_5325 ;
wire N_5324 ;
wire N_5323 ;
wire N_5322 ;
wire N_5321 ;
wire N_5320 ;
wire N_5319 ;
wire N_5318 ;
wire N_5317 ;
wire N_5316 ;
wire N_5315 ;
wire N_5314 ;
wire N_5313 ;
wire N_5312 ;
wire N_5311 ;
wire N_5310 ;
wire N_5309 ;
wire N_5308 ;
wire N_5307 ;
wire N_5306 ;
wire N_5305 ;
wire N_5304 ;
wire N_5303 ;
wire N_5302 ;
wire N_5301 ;
wire N_5300 ;
wire N_5299 ;
wire N_5298 ;
wire N_5297 ;
wire N_5296 ;
wire N_5295 ;
wire N_5294 ;
wire N_5293 ;
wire N_5292 ;
wire N_5291 ;
wire N_5290 ;
wire N_5289 ;
wire N_5288 ;
wire N_5287 ;
wire N_5286 ;
wire N_5285 ;
wire N_5284 ;
wire N_5283 ;
wire N_5282 ;
wire N_5281 ;
wire N_5280 ;
wire N_5279 ;
wire N_5278 ;
wire N_5277 ;
wire N_5276 ;
wire N_5275 ;
wire N_5274 ;
wire N_5273 ;
wire N_5272 ;
wire N_5271 ;
wire N_5270 ;
wire N_5269 ;
wire N_5268 ;
wire N_5267 ;
wire N_5266 ;
wire N_5265 ;
wire N_5264 ;
wire N_5263 ;
wire N_5262 ;
wire N_5261 ;
wire N_5260 ;
wire N_5259 ;
wire N_5258 ;
wire N_5257 ;
wire N_5256 ;
wire N_5255 ;
wire N_5254 ;
wire N_5253 ;
wire N_5252 ;
wire N_5251 ;
wire N_5250 ;
wire N_5249 ;
wire N_5248 ;
wire N_5247 ;
wire N_5246 ;
wire N_5245 ;
wire N_5244 ;
wire N_5243 ;
wire N_5242 ;
wire N_5241 ;
wire N_5240 ;
wire N_5239 ;
wire N_5238 ;
wire N_5237 ;
wire N_5236 ;
wire N_5235 ;
wire N_5234 ;
wire N_5233 ;
wire N_5232 ;
wire N_5231 ;
wire N_5230 ;
wire N_5229 ;
wire N_5228 ;
wire N_5227 ;
wire N_5226 ;
wire N_5225 ;
wire N_5224 ;
wire N_5223 ;
wire N_5222 ;
wire N_5221 ;
wire N_5220 ;
wire N_5219 ;
wire N_5218 ;
wire N_5217 ;
wire N_5216 ;
wire N_5215 ;
wire N_5214 ;
wire N_5213 ;
wire N_5212 ;
wire N_5211 ;
wire N_5210 ;
wire N_5209 ;
wire N_5208 ;
wire N_5207 ;
wire N_5206 ;
wire N_5205 ;
wire N_5204 ;
wire N_5203 ;
wire N_5202 ;
wire N_5201 ;
wire N_5200 ;
wire N_5199 ;
wire N_5198 ;
wire N_5197 ;
wire N_5196 ;
wire N_5195 ;
wire N_5194 ;
wire N_5193 ;
wire N_5192 ;
wire N_5191 ;
wire N_5190 ;
wire N_5189 ;
wire N_5188 ;
wire N_5187 ;
wire N_5186 ;
wire N_5185 ;
wire N_5184 ;
wire N_5183 ;
wire N_5182 ;
wire N_5181 ;
wire N_5180 ;
wire N_5179 ;
wire N_5178 ;
wire N_5177 ;
wire N_5176 ;
wire N_5175 ;
wire N_5174 ;
wire N_5173 ;
wire N_5172 ;
wire N_5171 ;
wire N_5170 ;
wire N_5169 ;
wire N_5168 ;
wire N_5167 ;
wire N_5166 ;
wire N_5165 ;
wire N_5164 ;
wire N_5163 ;
wire N_5162 ;
wire N_5161 ;
wire N_5160 ;
wire N_5159 ;
wire N_5158 ;
wire N_5157 ;
wire N_5156 ;
wire N_5155 ;
wire N_5154 ;
wire N_5153 ;
wire N_5152 ;
wire N_5151 ;
wire N_5150 ;
wire N_5149 ;
wire N_5148 ;
wire N_5147 ;
wire N_5146 ;
wire N_5145 ;
wire N_5144 ;
wire N_5143 ;
wire N_5142 ;
wire N_5141 ;
wire N_5140 ;
wire N_5139 ;
wire N_5138 ;
wire N_5137 ;
wire N_5136 ;
wire N_5135 ;
wire N_5134 ;
wire N_5133 ;
wire N_5132 ;
wire N_5131 ;
wire N_5130 ;
wire N_5129 ;
wire N_5128 ;
wire N_5127 ;
wire N_5126 ;
wire N_5125 ;
wire N_5124 ;
wire N_5123 ;
wire N_5122 ;
wire N_5121 ;
wire N_5120 ;
wire N_5119 ;
wire N_5118 ;
wire N_5117 ;
wire N_5116 ;
wire N_5115 ;
wire N_5114 ;
wire N_5113 ;
wire N_5112 ;
wire N_5111 ;
wire N_5110 ;
wire N_5109 ;
wire N_5108 ;
wire N_5107 ;
wire N_5106 ;
wire N_5105 ;
wire N_5104 ;
wire N_5103 ;
wire N_5102 ;
wire N_5101 ;
wire N_5100 ;
wire N_5099 ;
wire N_5098 ;
wire N_5097 ;
wire N_5096 ;
wire N_5095 ;
wire N_5094 ;
wire N_5093 ;
wire N_5092 ;
wire N_5091 ;
wire N_5090 ;
wire N_5089 ;
wire N_5088 ;
wire N_5087 ;
wire N_5086 ;
wire N_5085 ;
wire N_5084 ;
wire N_5083 ;
wire N_5082 ;
wire N_5081 ;
wire N_5080 ;
wire N_5079 ;
wire N_5078 ;
wire N_5077 ;
wire N_5076 ;
wire N_5075 ;
wire N_5074 ;
wire N_5073 ;
wire N_5072 ;
wire N_5071 ;
wire N_5070 ;
wire N_5069 ;
wire N_5068 ;
wire N_5067 ;
wire N_5066 ;
wire N_5065 ;
wire N_5064 ;
wire N_5063 ;
wire N_5062 ;
wire N_5061 ;
wire N_5060 ;
wire N_5059 ;
wire N_5058 ;
wire N_5057 ;
wire N_5056 ;
wire N_5055 ;
wire N_5054 ;
wire N_5053 ;
wire N_5052 ;
wire N_5051 ;
wire N_5050 ;
wire N_5049 ;
wire N_5048 ;
wire N_5047 ;
wire N_5046 ;
wire N_5045 ;
wire N_5044 ;
wire N_5043 ;
wire N_5042 ;
wire N_5041 ;
wire N_5040 ;
wire N_5039 ;
wire N_5038 ;
wire N_5037 ;
wire N_5036 ;
wire N_5035 ;
wire N_5034 ;
wire N_5033 ;
wire N_5032 ;
wire N_5031 ;
wire N_5030 ;
wire N_5029 ;
wire N_5028 ;
wire N_5027 ;
wire N_5026 ;
wire N_5025 ;
wire N_5024 ;
wire N_5023 ;
wire N_5022 ;
wire N_5021 ;
wire N_5020 ;
wire N_5019 ;
wire N_5018 ;
wire N_5017 ;
wire N_5016 ;
wire N_5015 ;
wire N_5014 ;
wire N_5013 ;
wire N_5012 ;
wire N_5011 ;
wire N_5010 ;
wire N_5009 ;
wire N_5008 ;
wire N_5007 ;
wire N_5006 ;
wire N_5005 ;
wire N_5004 ;
wire N_5003 ;
wire N_5002 ;
wire N_5001 ;
wire N_5000 ;
wire N_4999 ;
wire N_4998 ;
wire N_4997 ;
wire N_4996 ;
wire N_4995 ;
wire N_4994 ;
wire N_4993 ;
wire N_4992 ;
wire N_4991 ;
wire N_4990 ;
wire N_4989 ;
wire N_4988 ;
wire N_4987 ;
wire N_4986 ;
wire N_4985 ;
wire N_4984 ;
wire N_4983 ;
wire N_4982 ;
wire N_4981 ;
wire N_4980 ;
wire N_4979 ;
wire N_4978 ;
wire N_4977 ;
wire N_4976 ;
wire N_4975 ;
wire N_4974 ;
wire N_4973 ;
wire N_4972 ;
wire N_4971 ;
wire N_4970 ;
wire N_4969 ;
wire N_4968 ;
wire N_4967 ;
wire N_4966 ;
wire N_4965 ;
wire N_4964 ;
wire N_4963 ;
wire N_4962 ;
wire N_4961 ;
wire N_4960 ;
wire N_4959 ;
wire N_4958 ;
wire N_4957 ;
wire N_4956 ;
wire N_4955 ;
wire N_4954 ;
wire N_4953 ;
wire N_4952 ;
wire N_4951 ;
wire N_4950 ;
wire N_4949 ;
wire N_4948 ;
wire N_4947 ;
wire N_4946 ;
wire N_4945 ;
wire N_4944 ;
wire N_4943 ;
wire N_4942 ;
wire N_4941 ;
wire N_4940 ;
wire N_4939 ;
wire N_4938 ;
wire N_4937 ;
wire N_4936 ;
wire N_4935 ;
wire N_4934 ;
wire N_4933 ;
wire N_4932 ;
wire N_4931 ;
wire N_4930 ;
wire N_4929 ;
wire N_4928 ;
wire N_4927 ;
wire N_4926 ;
wire N_4925 ;
wire N_4924 ;
wire N_4923 ;
wire N_4922 ;
wire N_4921 ;
wire N_4920 ;
wire N_4919 ;
wire N_4918 ;
wire N_4917 ;
wire N_4916 ;
wire N_4915 ;
wire N_4914 ;
wire N_4913 ;
wire N_4912 ;
wire N_4911 ;
wire N_4910 ;
wire N_4909 ;
wire N_4908 ;
wire N_4907 ;
wire N_4906 ;
wire N_4905 ;
wire N_4904 ;
wire N_4903 ;
wire N_4902 ;
wire N_4901 ;
wire N_4900 ;
wire N_4899 ;
wire N_4898 ;
wire N_4897 ;
wire N_4896 ;
wire N_4895 ;
wire N_4894 ;
wire N_4893 ;
wire N_4892 ;
wire N_4891 ;
wire N_4890 ;
wire N_4889 ;
wire N_4888 ;
wire N_4887 ;
wire N_4886 ;
wire N_4885 ;
wire N_4884 ;
wire N_4883 ;
wire N_4882 ;
wire N_4881 ;
wire N_4880 ;
wire N_4879 ;
wire N_4878 ;
wire N_4877 ;
wire N_4876 ;
wire N_4875 ;
wire N_4874 ;
wire N_4873 ;
wire N_4872 ;
wire N_4871 ;
wire N_4870 ;
wire N_4869 ;
wire N_4868 ;
wire N_4867 ;
wire N_4866 ;
wire N_4865 ;
wire N_4864 ;
wire N_4863 ;
wire N_4862 ;
wire N_4861 ;
wire N_4860 ;
wire N_4859 ;
wire N_4858 ;
wire N_4857 ;
wire N_4856 ;
wire N_4855 ;
wire N_4854 ;
wire N_4853 ;
wire N_4852 ;
wire N_4851 ;
wire N_4850 ;
wire N_4849 ;
wire N_4848 ;
wire N_4847 ;
wire N_4846 ;
wire N_4845 ;
wire N_4844 ;
wire N_4843 ;
wire N_4842 ;
wire N_4841 ;
wire N_4840 ;
wire N_4839 ;
wire N_4838 ;
wire N_4837 ;
wire N_4836 ;
wire N_4835 ;
wire N_4834 ;
wire N_4833 ;
wire N_4832 ;
wire N_4831 ;
wire N_4830 ;
wire N_4829 ;
wire N_4828 ;
wire N_4827 ;
wire N_4826 ;
wire N_4825 ;
wire N_4824 ;
wire N_4823 ;
wire N_4822 ;
wire N_4821 ;
wire N_4820 ;
wire N_4819 ;
wire N_4818 ;
wire N_4817 ;
wire N_4816 ;
wire N_4815 ;
wire N_4814 ;
wire N_4813 ;
wire N_4812 ;
wire N_4811 ;
wire N_4810 ;
wire N_4809 ;
wire N_4808 ;
wire N_4807 ;
wire N_4806 ;
wire N_4805 ;
wire N_4804 ;
wire N_4803 ;
wire N_4802 ;
wire N_4801 ;
wire N_4800 ;
wire N_4799 ;
wire N_4798 ;
wire N_4797 ;
wire N_4796 ;
wire N_4795 ;
wire N_4794 ;
wire N_4793 ;
wire N_4792 ;
wire N_4791 ;
wire N_4790 ;
wire N_4789 ;
wire N_4788 ;
wire N_4787 ;
wire N_4786 ;
wire N_4785 ;
wire N_4784 ;
wire N_4783 ;
wire N_4782 ;
wire N_4781 ;
wire N_4780 ;
wire N_4779 ;
wire N_4778 ;
wire N_4777 ;
wire N_4776 ;
wire N_4775 ;
wire N_4774 ;
wire N_4773 ;
wire N_4772 ;
wire N_4771 ;
wire N_4770 ;
wire N_4769 ;
wire N_4768 ;
wire N_4767 ;
wire N_4766 ;
wire N_4765 ;
wire N_4764 ;
wire N_4763 ;
wire N_4762 ;
wire N_4761 ;
wire N_4760 ;
wire N_4759 ;
wire N_4758 ;
wire N_4757 ;
wire N_4756 ;
wire N_4755 ;
wire N_4754 ;
wire N_4753 ;
wire N_4752 ;
wire N_4751 ;
wire N_4750 ;
wire N_4749 ;
wire N_4748 ;
wire N_4747 ;
wire N_4746 ;
wire N_4745 ;
wire N_4744 ;
wire N_4743 ;
wire N_4742 ;
wire N_4741 ;
wire N_4740 ;
wire N_4739 ;
wire N_4738 ;
wire N_4737 ;
wire N_4736 ;
wire N_4735 ;
wire N_4734 ;
wire N_4733 ;
wire N_4732 ;
wire N_4731 ;
wire N_4730 ;
wire N_4729 ;
wire N_4728 ;
wire N_4727 ;
wire N_4726 ;
wire N_4725 ;
wire N_4724 ;
wire N_4723 ;
wire N_4722 ;
wire N_4721 ;
wire N_4720 ;
wire N_4719 ;
wire N_4718 ;
wire N_4717 ;
wire N_4716 ;
wire N_4715 ;
wire N_4714 ;
wire N_4713 ;
wire N_4712 ;
wire N_4711 ;
wire N_4710 ;
wire N_4709 ;
wire N_4708 ;
wire N_4707 ;
wire N_4706 ;
wire N_4705 ;
wire N_4704 ;
wire N_4703 ;
wire N_4702 ;
wire N_4701 ;
wire N_4700 ;
wire N_4699 ;
wire N_4698 ;
wire N_4697 ;
wire N_4696 ;
wire N_4695 ;
wire N_4694 ;
wire N_4693 ;
wire N_4692 ;
wire N_4691 ;
wire N_4690 ;
wire N_4689 ;
wire N_4688 ;
wire N_4687 ;
wire N_4686 ;
wire N_4685 ;
wire N_4684 ;
wire N_4683 ;
wire N_4682 ;
wire N_4681 ;
wire N_4680 ;
wire N_4679 ;
wire N_4678 ;
wire N_4677 ;
wire N_4676 ;
wire N_4675 ;
wire N_4674 ;
wire N_4673 ;
wire N_4672 ;
wire N_4671 ;
wire N_4670 ;
wire N_4669 ;
wire N_4668 ;
wire N_4667 ;
wire N_4666 ;
wire N_4665 ;
wire N_4664 ;
wire N_4663 ;
wire N_4662 ;
wire N_4661 ;
wire N_4660 ;
wire N_4659 ;
wire N_4658 ;
wire N_4657 ;
wire N_4656 ;
wire N_4655 ;
wire N_4654 ;
wire N_4653 ;
wire N_4652 ;
wire N_4651 ;
wire N_4650 ;
wire N_4649 ;
wire N_4648 ;
wire N_4647 ;
wire N_4646 ;
wire N_4645 ;
wire N_4644 ;
wire N_4643 ;
wire N_4642 ;
wire N_4641 ;
wire N_4640 ;
wire N_4639 ;
wire N_4638 ;
wire N_4637 ;
wire N_4636 ;
wire N_4635 ;
wire N_4634 ;
wire N_4633 ;
wire N_4632 ;
wire N_4631 ;
wire N_4630 ;
wire N_4629 ;
wire N_4628 ;
wire N_4627 ;
wire N_4626 ;
wire N_4625 ;
wire N_4624 ;
wire N_4623 ;
wire N_4622 ;
wire N_4621 ;
wire N_4620 ;
wire N_4619 ;
wire N_4618 ;
wire N_4617 ;
wire N_4616 ;
wire N_4615 ;
wire N_4614 ;
wire N_4613 ;
wire N_4612 ;
wire N_4611 ;
wire N_4610 ;
wire N_4609 ;
wire N_4608 ;
wire N_4607 ;
wire N_4606 ;
wire N_4605 ;
wire N_4604 ;
wire N_4603 ;
wire N_4602 ;
wire N_4601 ;
wire N_4600 ;
wire N_4599 ;
wire N_4598 ;
wire N_4597 ;
wire N_4596 ;
wire N_4595 ;
wire N_4594 ;
wire N_4593 ;
wire N_4592 ;
wire N_4591 ;
wire N_4590 ;
wire N_4589 ;
wire N_4588 ;
wire N_4587 ;
wire N_4586 ;
wire N_4585 ;
wire N_4584 ;
wire N_4583 ;
wire N_4582 ;
wire N_4581 ;
wire N_4580 ;
wire N_4579 ;
wire N_4578 ;
wire N_4577 ;
wire N_4576 ;
wire N_4575 ;
wire N_4574 ;
wire N_4573 ;
wire N_4572 ;
wire N_4571 ;
wire N_4570 ;
wire N_4569 ;
wire N_4568 ;
wire N_4567 ;
wire N_4566 ;
wire N_4565 ;
wire N_4564 ;
wire N_4563 ;
wire N_4562 ;
wire N_4561 ;
wire N_4560 ;
wire N_4559 ;
wire N_4558 ;
wire N_4557 ;
wire N_4556 ;
wire N_4555 ;
wire N_4554 ;
wire N_4553 ;
wire N_4552 ;
wire N_4551 ;
wire N_4550 ;
wire N_4549 ;
wire N_4548 ;
wire N_4547 ;
wire N_4546 ;
wire N_4545 ;
wire N_4544 ;
wire N_4543 ;
wire N_4542 ;
wire N_4541 ;
wire N_4540 ;
wire N_4539 ;
wire N_4538 ;
wire N_4537 ;
wire N_4536 ;
wire N_4535 ;
wire N_4534 ;
wire N_4533 ;
wire N_4532 ;
wire N_4531 ;
wire N_4530 ;
wire N_4529 ;
wire N_4528 ;
wire N_4527 ;
wire N_4526 ;
wire N_4525 ;
wire N_4524 ;
wire N_4523 ;
wire N_4522 ;
wire N_4521 ;
wire N_4520 ;
wire N_4519 ;
wire N_4518 ;
wire N_4517 ;
wire N_4516 ;
wire N_4515 ;
wire N_4514 ;
wire N_4513 ;
wire N_4512 ;
wire N_4511 ;
wire N_4510 ;
wire N_4509 ;
wire N_4508 ;
wire N_4507 ;
wire N_4506 ;
wire N_4505 ;
wire N_4504 ;
wire N_4503 ;
wire N_4502 ;
wire N_4501 ;
wire N_4500 ;
wire N_4499 ;
wire N_4498 ;
wire N_4497 ;
wire N_4496 ;
wire N_4495 ;
wire N_4494 ;
wire N_4493 ;
wire N_4492 ;
wire N_4491 ;
wire N_4490 ;
wire N_4489 ;
wire N_4488 ;
wire N_4487 ;
wire N_4486 ;
wire N_4485 ;
wire N_4484 ;
wire N_4483 ;
wire N_4482 ;
wire N_4481 ;
wire N_4480 ;
wire N_4479 ;
wire N_4478 ;
wire N_4477 ;
wire N_4476 ;
wire N_4475 ;
wire N_4474 ;
wire N_4473 ;
wire N_4472 ;
wire N_4471 ;
wire N_4470 ;
wire N_4469 ;
wire N_4468 ;
wire N_4467 ;
wire N_4466 ;
wire N_4465 ;
wire N_4464 ;
wire N_4463 ;
wire N_4462 ;
wire N_4461 ;
wire N_4460 ;
wire N_4459 ;
wire N_4458 ;
wire N_4457 ;
wire N_4456 ;
wire N_4455 ;
wire N_4454 ;
wire N_4453 ;
wire N_4452 ;
wire N_4451 ;
wire N_4450 ;
wire N_4449 ;
wire N_4448 ;
wire N_4447 ;
wire N_4446 ;
wire N_4445 ;
wire N_4444 ;
wire N_4443 ;
wire N_4442 ;
wire N_4441 ;
wire N_4440 ;
wire N_4439 ;
wire N_4438 ;
wire N_4437 ;
wire N_4436 ;
wire N_4435 ;
wire N_4434 ;
wire N_4433 ;
wire N_4432 ;
wire N_4431 ;
wire N_4430 ;
wire N_4429 ;
wire N_4428 ;
wire N_4427 ;
wire N_4426 ;
wire N_4425 ;
wire N_4424 ;
wire N_4423 ;
wire N_4422 ;
wire N_4421 ;
wire N_4420 ;
wire N_4419 ;
wire N_4418 ;
wire N_4417 ;
wire N_4416 ;
wire N_4415 ;
wire N_4414 ;
wire N_4413 ;
wire N_4412 ;
wire N_4411 ;
wire N_4410 ;
wire N_4409 ;
wire N_4408 ;
wire N_4407 ;
wire N_4406 ;
wire N_4405 ;
wire N_4404 ;
wire N_4403 ;
wire N_4402 ;
wire N_4401 ;
wire N_4400 ;
wire N_4399 ;
wire N_4398 ;
wire N_4397 ;
wire N_4396 ;
wire N_4395 ;
wire N_4394 ;
wire N_4393 ;
wire N_4392 ;
wire N_4391 ;
wire N_4390 ;
wire N_4389 ;
wire N_4388 ;
wire N_4387 ;
wire N_4386 ;
wire N_4385 ;
wire N_4384 ;
wire N_4383 ;
wire N_4382 ;
wire N_4381 ;
wire N_4380 ;
wire N_4379 ;
wire N_4378 ;
wire N_4377 ;
wire N_4376 ;
wire N_4375 ;
wire N_4374 ;
wire N_4373 ;
wire N_4372 ;
wire N_4371 ;
wire N_4370 ;
wire N_4369 ;
wire N_4368 ;
wire N_4367 ;
wire N_4366 ;
wire N_4365 ;
wire N_4364 ;
wire N_4363 ;
wire N_4362 ;
wire N_4361 ;
wire N_4360 ;
wire N_4359 ;
wire N_4358 ;
wire N_4357 ;
wire N_4356 ;
wire N_4355 ;
wire N_4354 ;
wire N_4353 ;
wire N_4352 ;
wire N_4351 ;
wire N_4350 ;
wire N_4349 ;
wire N_4348 ;
wire N_4347 ;
wire N_4346 ;
wire N_4345 ;
wire N_4344 ;
wire N_4343 ;
wire N_4342 ;
wire N_4341 ;
wire N_4340 ;
wire N_4339 ;
wire N_4338 ;
wire N_4337 ;
wire N_4336 ;
wire N_4335 ;
wire N_4334 ;
wire N_4333 ;
wire N_4332 ;
wire N_4331 ;
wire N_4330 ;
wire N_4329 ;
wire N_4328 ;
wire N_4327 ;
wire N_4326 ;
wire N_4325 ;
wire N_4324 ;
wire N_4323 ;
wire N_4322 ;
wire N_4321 ;
wire N_4320 ;
wire N_4319 ;
wire N_4318 ;
wire N_4317 ;
wire N_4316 ;
wire N_4315 ;
wire N_4314 ;
wire N_4313 ;
wire N_4312 ;
wire N_4311 ;
wire N_4310 ;
wire N_4309 ;
wire N_4308 ;
wire N_4307 ;
wire N_4306 ;
wire N_4305 ;
wire N_4304 ;
wire N_4303 ;
wire N_4302 ;
wire N_4301 ;
wire N_4300 ;
wire N_4299 ;
wire N_4298 ;
wire N_4297 ;
wire N_4296 ;
wire N_4295 ;
wire N_4294 ;
wire N_4293 ;
wire N_4292 ;
wire N_4291 ;
wire N_4290 ;
wire N_4289 ;
wire N_4288 ;
wire N_4287 ;
wire N_4286 ;
wire N_4285 ;
wire N_4284 ;
wire N_4283 ;
wire N_4282 ;
wire N_4281 ;
wire N_4280 ;
wire N_4279 ;
wire N_4278 ;
wire N_4277 ;
wire N_4276 ;
wire N_4275 ;
wire N_4274 ;
wire N_4273 ;
wire N_4272 ;
wire N_4271 ;
wire N_4270 ;
wire N_4269 ;
wire N_4268 ;
wire N_4267 ;
wire N_4266 ;
wire N_4265 ;
wire N_4264 ;
wire N_4263 ;
wire N_4262 ;
wire N_4261 ;
wire N_4260 ;
wire N_4259 ;
wire N_4258 ;
wire N_4257 ;
wire N_4256 ;
wire N_4255 ;
wire N_4254 ;
wire N_4253 ;
wire N_4252 ;
wire N_4251 ;
wire N_4250 ;
wire N_4249 ;
wire N_4248 ;
wire N_4247 ;
wire N_4246 ;
wire N_4245 ;
wire N_4244 ;
wire N_4243 ;
wire N_4242 ;
wire N_4241 ;
wire N_4240 ;
wire N_4239 ;
wire N_4238 ;
wire N_4237 ;
wire N_4236 ;
wire N_4235 ;
wire N_4234 ;
wire N_4233 ;
wire N_4232 ;
wire N_4231 ;
wire N_4230 ;
wire N_4229 ;
wire N_4228 ;
wire N_4227 ;
wire N_4226 ;
wire N_4225 ;
wire N_4224 ;
wire N_4223 ;
wire N_4222 ;
wire N_4221 ;
wire N_4220 ;
wire N_4219 ;
wire N_4218 ;
wire N_4217 ;
wire N_4216 ;
wire N_4215 ;
wire N_4214 ;
wire N_4213 ;
wire N_4212 ;
wire N_4211 ;
wire N_4210 ;
wire N_4209 ;
wire N_4208 ;
wire N_4207 ;
wire N_4206 ;
wire N_4205 ;
wire N_4204 ;
wire N_4203 ;
wire N_4202 ;
wire N_4201 ;
wire N_4200 ;
wire N_4199 ;
wire N_4198 ;
wire N_4197 ;
wire N_4196 ;
wire N_4195 ;
wire N_4194 ;
wire N_4193 ;
wire N_4192 ;
wire N_4191 ;
wire N_4190 ;
wire N_4189 ;
wire N_4188 ;
wire N_4187 ;
wire N_4186 ;
wire N_4185 ;
wire N_4184 ;
wire N_4183 ;
wire N_4182 ;
wire N_4181 ;
wire N_4180 ;
wire N_4179 ;
wire N_4178 ;
wire N_4177 ;
wire N_4176 ;
wire N_4175 ;
wire N_4174 ;
wire N_4173 ;
wire N_4172 ;
wire N_4171 ;
wire N_4170 ;
wire N_4169 ;
wire N_4168 ;
wire N_4167 ;
wire N_4166 ;
wire N_4165 ;
wire N_4164 ;
wire N_4163 ;
wire N_4162 ;
wire N_4161 ;
wire N_4160 ;
wire N_4159 ;
wire N_4158 ;
wire N_4157 ;
wire N_4156 ;
wire N_4155 ;
wire N_4154 ;
wire N_4153 ;
wire N_4152 ;
wire N_4151 ;
wire N_4150 ;
wire N_4149 ;
wire N_4148 ;
wire N_4147 ;
wire N_4146 ;
wire N_4145 ;
wire N_4144 ;
wire N_4143 ;
wire N_4142 ;
wire N_4141 ;
wire N_4140 ;
wire N_4139 ;
wire N_4138 ;
wire N_4137 ;
wire N_4136 ;
wire N_4135 ;
wire N_4134 ;
wire N_4133 ;
wire N_4132 ;
wire N_4131 ;
wire N_4130 ;
wire N_4129 ;
wire N_4128 ;
wire N_4127 ;
wire N_4126 ;
wire N_4125 ;
wire N_4124 ;
wire N_4123 ;
wire N_4122 ;
wire N_4121 ;
wire N_4120 ;
wire N_4119 ;
wire N_4118 ;
wire N_4117 ;
wire N_4116 ;
wire N_4115 ;
wire N_4114 ;
wire N_4113 ;
wire N_4112 ;
wire N_4111 ;
wire N_4110 ;
wire N_4109 ;
wire N_4108 ;
wire N_4107 ;
wire N_4106 ;
wire N_4105 ;
wire N_4104 ;
wire N_4103 ;
wire N_4102 ;
wire N_4101 ;
wire N_4100 ;
wire N_4099 ;
wire N_4098 ;
wire N_4097 ;
wire N_4096 ;
wire N_4095 ;
wire N_4094 ;
wire N_4093 ;
wire N_4092 ;
wire N_4091 ;
wire N_4090 ;
wire N_4089 ;
wire N_4088 ;
wire N_4087 ;
wire N_4086 ;
wire N_4085 ;
wire N_4084 ;
wire N_4083 ;
wire N_4082 ;
wire N_4081 ;
wire N_4080 ;
wire N_4079 ;
wire N_4078 ;
wire N_4077 ;
wire N_4076 ;
wire N_4075 ;
wire N_4074 ;
wire N_4073 ;
wire N_4072 ;
wire N_4071 ;
wire N_4070 ;
wire N_4069 ;
wire N_4068 ;
wire N_4067 ;
wire N_4066 ;
wire N_4065 ;
wire N_4064 ;
wire N_4063 ;
wire N_4062 ;
wire N_4061 ;
wire N_4060 ;
wire N_4059 ;
wire N_4058 ;
wire N_4057 ;
wire N_4056 ;
wire N_4055 ;
wire N_4054 ;
wire N_4053 ;
wire N_4052 ;
wire N_4051 ;
wire N_4050 ;
wire N_4049 ;
wire N_4048 ;
wire N_4047 ;
wire N_4046 ;
wire N_4045 ;
wire N_4044 ;
wire N_4043 ;
wire N_4042 ;
wire N_4041 ;
wire N_4040 ;
wire N_4039 ;
wire N_4038 ;
wire N_4037 ;
wire N_4036 ;
wire N_4035 ;
wire N_4034 ;
wire N_4033 ;
wire N_4032 ;
wire N_4031 ;
wire N_4030 ;
wire N_4029 ;
wire N_4028 ;
wire N_4027 ;
wire N_4026 ;
wire N_4025 ;
wire N_4024 ;
wire N_4023 ;
wire N_4022 ;
wire N_4021 ;
wire N_4020 ;
wire N_4019 ;
wire N_4018 ;
wire N_4017 ;
wire N_4016 ;
wire N_4015 ;
wire N_4014 ;
wire N_4013 ;
wire N_4012 ;
wire N_4011 ;
wire N_4010 ;
wire N_4009 ;
wire N_4008 ;
wire N_4007 ;
wire N_4006 ;
wire N_4005 ;
wire N_4004 ;
wire N_4003 ;
wire N_4002 ;
wire N_4001 ;
wire N_4000 ;
wire N_3999 ;
wire N_3998 ;
wire N_3997 ;
wire N_3996 ;
wire N_3995 ;
wire N_3994 ;
wire N_3993 ;
wire N_3992 ;
wire N_3991 ;
wire N_3990 ;
wire N_3989 ;
wire N_3988 ;
wire N_3987 ;
wire N_3986 ;
wire N_3985 ;
wire N_3984 ;
wire N_3983 ;
wire N_3982 ;
wire N_3981 ;
wire N_3980 ;
wire N_3979 ;
wire N_3978 ;
wire N_3977 ;
wire N_3976 ;
wire N_3975 ;
wire N_3974 ;
wire N_3973 ;
wire N_3972 ;
wire N_3971 ;
wire N_3970 ;
wire N_3969 ;
wire N_3968 ;
wire N_3967 ;
wire N_3966 ;
wire N_3965 ;
wire N_3964 ;
wire N_3963 ;
wire N_3962 ;
wire N_3961 ;
wire N_3960 ;
wire N_3959 ;
wire N_3958 ;
wire N_3957 ;
wire N_3956 ;
wire N_3955 ;
wire N_3954 ;
wire N_3953 ;
wire N_3952 ;
wire N_3951 ;
wire N_3950 ;
wire N_3949 ;
wire N_3948 ;
wire N_3947 ;
wire N_3946 ;
wire N_3945 ;
wire N_3944 ;
wire N_3943 ;
wire N_3942 ;
wire N_3941 ;
wire N_3940 ;
wire N_3939 ;
wire N_3938 ;
wire N_3937 ;
wire N_3936 ;
wire N_3935 ;
wire N_3934 ;
wire N_3933 ;
wire N_3932 ;
wire N_3931 ;
wire N_3930 ;
wire N_3929 ;
wire N_3928 ;
wire N_3927 ;
wire N_3926 ;
wire N_3925 ;
wire N_3924 ;
wire N_3923 ;
wire N_3922 ;
wire N_3921 ;
wire N_3920 ;
wire N_3919 ;
wire N_3918 ;
wire N_3917 ;
wire N_3916 ;
wire N_3915 ;
wire N_3914 ;
wire N_3913 ;
wire N_3912 ;
wire N_3911 ;
wire N_3910 ;
wire N_3909 ;
wire N_3908 ;
wire N_3907 ;
wire N_3906 ;
wire N_3905 ;
wire N_3904 ;
wire N_3903 ;
wire N_3902 ;
wire N_3901 ;
wire N_3900 ;
wire N_3899 ;
wire N_3898 ;
wire N_3897 ;
wire N_3896 ;
wire N_3895 ;
wire N_3894 ;
wire N_3893 ;
wire N_3892 ;
wire N_3891 ;
wire N_3890 ;
wire N_3889 ;
wire N_3888 ;
wire N_3887 ;
wire N_3886 ;
wire N_3885 ;
wire N_3884 ;
wire N_3883 ;
wire N_3882 ;
wire N_3881 ;
wire N_3880 ;
wire N_3879 ;
wire N_3878 ;
wire N_3877 ;
wire N_3876 ;
wire N_3875 ;
wire N_3874 ;
wire N_3873 ;
wire N_3872 ;
wire N_3871 ;
wire N_3870 ;
wire N_3869 ;
wire N_3868 ;
wire N_3867 ;
wire N_3866 ;
wire N_3865 ;
wire N_3864 ;
wire N_3863 ;
wire N_3862 ;
wire N_3861 ;
wire N_3860 ;
wire N_3859 ;
wire N_3858 ;
wire N_3857 ;
wire N_3856 ;
wire N_3855 ;
wire N_3854 ;
wire N_3853 ;
wire N_3852 ;
wire N_3851 ;
wire N_3850 ;
wire N_3849 ;
wire N_3848 ;
wire N_3847 ;
wire N_3846 ;
wire N_3845 ;
wire N_3844 ;
wire N_3843 ;
wire N_3842 ;
wire N_3841 ;
wire N_3840 ;
wire N_3839 ;
wire N_3838 ;
wire N_3837 ;
wire N_3836 ;
wire N_3835 ;
wire N_3834 ;
wire N_3833 ;
wire N_3832 ;
wire N_3831 ;
wire N_3830 ;
wire N_3829 ;
wire N_3828 ;
wire N_3827 ;
wire N_3826 ;
wire N_3825 ;
wire N_3824 ;
wire N_3823 ;
wire N_3822 ;
wire N_3821 ;
wire N_3820 ;
wire N_3819 ;
wire N_3818 ;
wire N_3817 ;
wire N_3816 ;
wire N_3815 ;
wire N_3814 ;
wire N_3813 ;
wire N_3812 ;
wire N_3811 ;
wire N_3810 ;
wire N_3809 ;
wire N_3808 ;
wire N_3807 ;
wire N_3806 ;
wire N_3805 ;
wire N_3804 ;
wire N_3803 ;
wire N_3802 ;
wire N_3801 ;
wire N_3800 ;
wire N_3799 ;
wire N_3798 ;
wire N_3797 ;
wire N_3796 ;
wire N_3795 ;
wire N_3794 ;
wire N_3793 ;
wire N_3792 ;
wire N_3791 ;
wire N_3790 ;
wire N_3789 ;
wire N_3788 ;
wire N_3787 ;
wire N_3786 ;
wire N_3785 ;
wire N_3784 ;
wire N_3783 ;
wire N_3782 ;
wire N_3781 ;
wire N_3780 ;
wire N_3779 ;
wire N_3778 ;
wire N_3777 ;
wire N_3776 ;
wire N_3775 ;
wire N_3774 ;
wire N_3773 ;
wire N_3772 ;
wire N_3771 ;
wire N_3770 ;
wire N_3769 ;
wire N_3768 ;
wire N_3767 ;
wire N_3766 ;
wire N_3765 ;
wire N_3764 ;
wire N_3763 ;
wire N_3762 ;
wire N_3761 ;
wire N_3760 ;
wire N_3759 ;
wire N_3758 ;
wire N_3757 ;
wire N_3756 ;
wire N_3755 ;
wire N_3754 ;
wire N_3753 ;
wire N_3752 ;
wire N_3751 ;
wire N_3750 ;
wire N_3749 ;
wire N_3748 ;
wire N_3747 ;
wire N_3746 ;
wire N_3745 ;
wire N_3744 ;
wire N_3743 ;
wire N_3742 ;
wire N_3741 ;
wire N_3740 ;
wire N_3739 ;
wire N_3738 ;
wire N_3737 ;
wire N_3736 ;
wire N_3735 ;
wire N_3734 ;
wire N_3733 ;
wire N_3732 ;
wire N_3731 ;
wire N_3730 ;
wire N_3729 ;
wire N_3728 ;
wire N_3727 ;
wire N_3726 ;
wire N_3725 ;
wire N_3724 ;
wire N_3723 ;
wire N_3722 ;
wire N_3721 ;
wire N_3720 ;
wire N_3719 ;
wire N_3718 ;
wire N_3717 ;
wire N_3716 ;
wire N_3715 ;
wire N_3714 ;
wire N_3713 ;
wire N_3712 ;
wire N_3711 ;
wire N_3710 ;
wire N_3709 ;
wire N_3708 ;
wire N_3707 ;
wire N_3706 ;
wire N_3705 ;
wire N_3704 ;
wire N_3703 ;
wire N_3702 ;
wire N_3701 ;
wire N_3700 ;
wire N_3699 ;
wire N_3698 ;
wire N_3697 ;
wire N_3696 ;
wire N_3695 ;
wire N_3694 ;
wire N_3693 ;
wire N_3692 ;
wire N_3691 ;
wire N_3690 ;
wire N_3689 ;
wire N_3688 ;
wire N_3687 ;
wire N_3686 ;
wire N_3685 ;
wire N_3684 ;
wire N_3683 ;
wire N_3682 ;
wire N_3681 ;
wire N_3680 ;
wire N_3679 ;
wire N_3678 ;
wire N_3677 ;
wire N_3676 ;
wire N_3675 ;
wire N_3674 ;
wire N_3673 ;
wire N_3672 ;
wire N_3671 ;
wire N_3670 ;
wire N_3669 ;
wire N_3668 ;
wire N_3667 ;
wire N_3666 ;
wire N_3665 ;
wire N_3664 ;
wire N_3663 ;
wire N_3662 ;
wire N_3661 ;
wire N_3660 ;
wire N_3659 ;
wire N_3658 ;
wire N_3657 ;
wire N_3656 ;
wire N_3655 ;
wire N_3654 ;
wire N_3653 ;
wire N_3652 ;
wire N_3651 ;
wire N_3650 ;
wire N_3649 ;
wire N_3648 ;
wire N_3647 ;
wire N_3646 ;
wire N_3645 ;
wire N_3644 ;
wire N_3643 ;
wire N_3642 ;
wire N_3641 ;
wire N_3640 ;
wire N_3639 ;
wire N_3638 ;
wire N_3637 ;
wire N_3636 ;
wire N_3635 ;
wire N_3634 ;
wire N_3633 ;
wire N_3632 ;
wire N_3631 ;
wire N_3630 ;
wire N_3629 ;
wire N_3628 ;
wire N_3627 ;
wire N_3626 ;
wire N_3625 ;
wire N_3624 ;
wire N_3623 ;
wire N_3622 ;
wire N_3621 ;
wire N_3620 ;
wire N_3619 ;
wire N_3618 ;
wire N_3617 ;
wire N_3616 ;
wire N_3615 ;
wire N_3614 ;
wire N_3613 ;
wire N_3612 ;
wire N_3611 ;
wire N_3610 ;
wire N_3609 ;
wire N_3608 ;
wire N_3607 ;
wire N_3606 ;
wire N_3605 ;
wire N_3604 ;
wire N_3603 ;
wire N_3602 ;
wire N_3601 ;
wire N_3600 ;
wire N_3599 ;
wire N_3598 ;
wire N_3597 ;
wire N_3596 ;
wire N_3595 ;
wire N_3594 ;
wire N_3593 ;
wire N_3592 ;
wire N_3591 ;
wire N_3590 ;
wire N_3589 ;
wire N_3588 ;
wire N_3587 ;
wire N_3586 ;
wire N_3585 ;
wire N_3584 ;
wire N_3583 ;
wire N_3582 ;
wire N_3581 ;
wire N_3580 ;
wire N_3579 ;
wire N_3578 ;
wire N_3577 ;
wire N_3576 ;
wire N_3575 ;
wire N_3574 ;
wire N_3573 ;
wire N_3572 ;
wire N_3571 ;
wire N_3570 ;
wire N_3569 ;
wire N_3568 ;
wire N_3567 ;
wire N_3566 ;
wire N_3565 ;
wire N_3564 ;
wire N_3563 ;
wire N_3562 ;
wire N_3561 ;
wire N_3560 ;
wire N_3559 ;
wire N_3558 ;
wire N_3557 ;
wire N_3556 ;
wire N_3555 ;
wire N_3554 ;
wire N_3553 ;
wire N_3552 ;
wire N_3551 ;
wire N_3550 ;
wire N_3549 ;
wire N_3548 ;
wire N_3547 ;
wire N_3546 ;
wire N_3545 ;
wire N_3544 ;
wire N_3543 ;
wire N_3542 ;
wire N_3541 ;
wire N_3540 ;
wire N_3539 ;
wire N_3538 ;
wire N_3537 ;
wire N_3536 ;
wire N_3535 ;
wire N_3534 ;
wire N_3533 ;
wire N_3532 ;
wire N_3531 ;
wire N_3530 ;
wire N_3529 ;
wire N_3528 ;
wire N_3527 ;
wire N_3526 ;
wire N_3525 ;
wire N_3524 ;
wire N_3523 ;
wire N_3522 ;
wire N_3521 ;
wire N_3520 ;
wire N_3519 ;
wire N_3518 ;
wire N_3517 ;
wire N_3516 ;
wire N_3515 ;
wire N_3514 ;
wire N_3513 ;
wire N_3512 ;
wire N_3511 ;
wire N_3510 ;
wire N_3509 ;
wire N_3508 ;
wire N_3507 ;
wire N_3506 ;
wire N_3505 ;
wire N_3504 ;
wire N_3503 ;
wire N_3502 ;
wire N_3501 ;
wire N_3500 ;
wire N_3499 ;
wire N_3498 ;
wire N_3497 ;
wire N_3496 ;
wire N_3495 ;
wire N_3494 ;
wire N_3493 ;
wire N_3492 ;
wire N_3491 ;
wire N_3490 ;
wire N_3489 ;
wire N_3488 ;
wire N_3487 ;
wire N_3486 ;
wire N_3485 ;
wire N_3484 ;
wire N_3483 ;
wire N_3482 ;
wire N_3481 ;
wire N_3480 ;
wire N_3479 ;
wire N_3478 ;
wire N_3477 ;
wire N_3476 ;
wire N_3475 ;
wire N_3474 ;
wire N_3473 ;
wire N_3472 ;
wire N_3471 ;
wire N_3470 ;
wire N_3469 ;
wire N_3468 ;
wire N_3467 ;
wire N_3466 ;
wire N_3465 ;
wire N_3464 ;
wire N_3463 ;
wire N_3462 ;
wire N_3461 ;
wire N_3460 ;
wire N_3459 ;
wire N_3458 ;
wire N_3457 ;
wire N_3456 ;
wire N_3455 ;
wire N_3454 ;
wire N_3453 ;
wire N_3452 ;
wire N_3451 ;
wire N_3450 ;
wire N_3449 ;
wire N_3448 ;
wire N_3447 ;
wire N_3446 ;
wire N_3445 ;
wire N_3444 ;
wire N_3443 ;
wire N_3442 ;
wire N_3441 ;
wire N_3440 ;
wire N_3439 ;
wire N_3438 ;
wire N_3437 ;
wire N_3436 ;
wire N_3435 ;
wire N_3434 ;
wire N_3433 ;
wire N_3432 ;
wire N_3431 ;
wire N_3430 ;
wire N_3429 ;
wire N_3428 ;
wire N_3427 ;
wire N_3426 ;
wire N_3425 ;
wire N_3424 ;
wire N_3423 ;
wire N_3422 ;
wire N_3421 ;
wire N_3420 ;
wire N_3419 ;
wire N_3418 ;
wire N_3417 ;
wire N_3416 ;
wire N_3415 ;
wire N_3414 ;
wire N_3413 ;
wire N_3412 ;
wire N_3411 ;
wire N_3410 ;
wire N_3409 ;
wire N_3408 ;
wire N_3407 ;
wire N_3406 ;
wire N_3405 ;
wire N_3404 ;
wire N_3403 ;
wire N_3402 ;
wire N_3401 ;
wire N_3400 ;
wire N_3399 ;
wire N_3398 ;
wire N_3397 ;
wire N_3396 ;
wire N_3395 ;
wire N_3394 ;
wire N_3393 ;
wire N_3392 ;
wire N_3391 ;
wire N_3390 ;
wire N_3389 ;
wire N_3388 ;
wire N_3387 ;
wire N_3386 ;
wire N_3385 ;
wire N_3384 ;
wire N_3383 ;
wire N_3382 ;
wire N_3381 ;
wire N_3380 ;
wire N_3379 ;
wire N_3378 ;
wire N_3377 ;
wire N_3376 ;
wire N_3375 ;
wire N_3374 ;
wire N_3373 ;
wire N_3372 ;
wire N_3371 ;
wire N_3370 ;
wire N_3369 ;
wire N_3368 ;
wire N_3367 ;
wire N_3366 ;
wire N_3365 ;
wire N_3364 ;
wire N_3363 ;
wire N_3362 ;
wire N_3361 ;
wire N_3360 ;
wire N_3359 ;
wire N_3358 ;
wire N_3357 ;
wire N_3356 ;
wire N_3355 ;
wire N_3354 ;
wire N_3353 ;
wire N_3352 ;
wire N_3351 ;
wire N_3350 ;
wire N_3349 ;
wire N_3348 ;
wire N_3347 ;
wire N_3346 ;
wire N_3345 ;
wire N_3344 ;
wire N_3343 ;
wire N_3342 ;
wire N_3341 ;
wire N_3340 ;
wire N_3339 ;
wire N_3338 ;
wire N_3337 ;
wire N_3336 ;
wire N_3335 ;
wire N_3334 ;
wire N_3333 ;
wire N_3332 ;
wire N_3331 ;
wire N_3330 ;
wire N_3329 ;
wire N_3328 ;
wire N_3327 ;
wire N_3326 ;
wire N_3325 ;
wire N_3324 ;
wire N_3323 ;
wire N_3322 ;
wire N_3321 ;
wire N_3320 ;
wire N_3319 ;
wire N_3318 ;
wire N_3317 ;
wire N_3316 ;
wire N_3315 ;
wire N_3314 ;
wire N_3313 ;
wire N_3312 ;
wire N_3311 ;
wire N_3310 ;
wire N_3309 ;
wire N_3308 ;
wire N_3307 ;
wire N_3306 ;
wire N_3305 ;
wire N_3304 ;
wire N_3303 ;
wire N_3302 ;
wire N_3301 ;
wire N_3300 ;
wire N_3299 ;
wire N_3298 ;
wire N_3297 ;
wire N_3296 ;
wire N_3295 ;
wire N_3294 ;
wire N_3293 ;
wire N_3292 ;
wire N_3291 ;
wire N_3290 ;
wire N_3289 ;
wire N_3288 ;
wire N_3287 ;
wire N_3286 ;
wire N_3285 ;
wire N_3284 ;
wire N_3283 ;
wire N_3282 ;
wire N_3281 ;
wire N_3280 ;
wire N_3279 ;
wire N_3278 ;
wire N_3277 ;
wire N_3276 ;
wire N_3275 ;
wire N_3274 ;
wire N_3273 ;
wire N_3272 ;
wire N_3271 ;
wire N_3270 ;
wire N_3269 ;
wire N_3268 ;
wire N_3267 ;
wire N_3266 ;
wire N_3265 ;
wire N_3264 ;
wire N_3263 ;
wire N_3262 ;
wire N_3261 ;
wire N_3260 ;
wire N_3259 ;
wire N_3258 ;
wire N_3257 ;
wire N_3256 ;
wire N_3255 ;
wire N_3254 ;
wire N_3253 ;
wire N_3252 ;
wire N_3251 ;
wire N_3250 ;
wire N_3249 ;
wire N_3248 ;
wire N_3247 ;
wire N_3246 ;
wire N_3245 ;
wire N_3244 ;
wire N_3243 ;
wire N_3242 ;
wire N_3241 ;
wire N_3240 ;
wire N_3239 ;
wire N_3238 ;
wire N_3237 ;
wire N_3236 ;
wire N_3235 ;
wire N_3234 ;
wire N_3233 ;
wire N_3232 ;
wire N_3231 ;
wire N_3230 ;
wire N_3229 ;
wire N_3228 ;
wire N_3227 ;
wire N_3226 ;
wire N_3225 ;
wire N_3224 ;
wire N_3223 ;
wire N_3222 ;
wire N_3221 ;
wire N_3220 ;
wire N_3219 ;
wire N_3218 ;
wire N_3217 ;
wire N_3216 ;
wire N_3215 ;
wire N_3214 ;
wire N_3213 ;
wire N_3212 ;
wire N_3211 ;
wire N_3210 ;
wire N_3209 ;
wire N_3208 ;
wire N_3207 ;
wire N_3206 ;
wire N_3205 ;
wire N_3204 ;
wire N_3203 ;
wire N_3202 ;
wire N_3201 ;
wire N_3200 ;
wire N_3199 ;
wire N_3198 ;
wire N_3197 ;
wire N_3196 ;
wire N_3195 ;
wire N_3194 ;
wire N_3193 ;
wire N_3192 ;
wire N_3191 ;
wire N_3190 ;
wire N_3189 ;
wire N_3188 ;
wire N_3187 ;
wire N_3186 ;
wire N_3185 ;
wire N_3184 ;
wire N_3183 ;
wire N_3182 ;
wire N_3181 ;
wire N_3180 ;
wire N_3179 ;
wire N_3178 ;
wire N_3177 ;
wire N_3176 ;
wire N_3175 ;
wire N_3174 ;
wire N_3173 ;
wire N_3172 ;
wire N_3171 ;
wire N_3170 ;
wire N_3169 ;
wire N_3168 ;
wire N_3167 ;
wire N_3166 ;
wire N_3165 ;
wire N_3164 ;
wire N_3163 ;
wire N_3162 ;
wire N_3161 ;
wire N_3160 ;
wire N_3159 ;
wire N_3158 ;
wire N_3157 ;
wire N_3156 ;
wire N_3155 ;
wire N_3154 ;
wire N_3153 ;
wire N_3152 ;
wire N_3151 ;
wire N_3150 ;
wire N_3149 ;
wire N_3148 ;
wire N_3147 ;
wire N_3146 ;
wire N_3145 ;
wire N_3144 ;
wire N_3143 ;
wire N_3142 ;
wire N_3141 ;
wire N_3140 ;
wire N_3139 ;
wire N_3138 ;
wire N_3137 ;
wire N_3136 ;
wire N_3135 ;
wire N_3134 ;
wire N_3133 ;
wire N_3132 ;
wire N_3131 ;
wire N_3130 ;
wire N_3129 ;
wire N_3128 ;
wire N_3127 ;
wire N_3126 ;
wire N_3125 ;
wire N_3124 ;
wire N_3123 ;
wire N_3122 ;
wire N_3121 ;
wire N_3120 ;
wire N_3119 ;
wire N_3118 ;
wire N_3117 ;
wire N_3116 ;
wire N_3115 ;
wire N_3114 ;
wire N_3113 ;
wire N_3112 ;
wire N_3111 ;
wire N_3110 ;
wire N_3109 ;
wire N_3108 ;
wire N_3107 ;
wire N_3106_0 ;
wire N_3105 ;
wire N_3104 ;
wire N_3103 ;
wire N_3102 ;
wire N_3101 ;
wire N_3100 ;
wire N_3099 ;
wire N_3098 ;
wire N_3097 ;
wire N_3096 ;
wire N_3095 ;
wire N_3094 ;
wire N_3093 ;
wire N_3092 ;
wire N_3091 ;
wire N_3090 ;
wire N_3089 ;
wire N_3088 ;
wire N_3087 ;
wire N_3086 ;
wire N_3085 ;
wire N_3084 ;
wire N_3083 ;
wire N_3082 ;
wire N_3081 ;
wire N_3080 ;
wire N_3079 ;
wire N_3078 ;
wire N_3077 ;
wire N_3076 ;
wire N_3075 ;
wire N_3074 ;
wire N_3073 ;
wire N_3072 ;
wire N_3071 ;
wire N_3070 ;
wire N_3069 ;
wire N_3068 ;
wire N_3067 ;
wire N_3066 ;
wire N_3065 ;
wire N_3064 ;
wire N_3063 ;
wire N_3062 ;
wire N_3061 ;
wire N_3060 ;
wire N_3059 ;
wire N_3058 ;
wire N_3057 ;
wire N_3056 ;
wire N_3055 ;
wire N_3054 ;
wire N_3053 ;
wire N_3052 ;
wire N_3051 ;
wire N_3050 ;
wire N_3049 ;
wire N_3048 ;
wire N_3047 ;
wire N_3046 ;
wire N_3045 ;
wire N_3044 ;
wire N_3043 ;
wire N_3042 ;
wire N_3041 ;
wire N_3040 ;
wire N_3039 ;
wire N_3038 ;
wire N_3037 ;
wire N_3036 ;
wire N_3035 ;
wire N_3034 ;
wire N_3033 ;
wire N_3032 ;
wire N_3031 ;
wire N_3030 ;
wire N_3029 ;
wire N_3028 ;
wire N_3027 ;
wire N_3026 ;
wire N_3025 ;
wire N_3024 ;
wire N_3023 ;
wire N_3022 ;
wire N_3021 ;
wire N_3020 ;
wire N_3019 ;
wire N_3018 ;
wire N_3017 ;
wire N_3016 ;
wire N_3015 ;
wire N_3014 ;
wire N_3013 ;
wire N_3012 ;
wire N_3011 ;
wire N_3010 ;
wire N_3009 ;
wire N_3008 ;
wire N_3007 ;
wire N_3006 ;
wire N_3005 ;
wire N_3004 ;
wire N_3003 ;
wire N_3002 ;
wire N_3001 ;
wire N_3000 ;
wire N_2999 ;
wire N_2998 ;
wire N_2997 ;
wire N_2996 ;
wire N_2995 ;
wire N_2994 ;
wire N_2993 ;
wire N_2992 ;
wire N_2991 ;
wire N_2990 ;
wire N_2989 ;
wire N_2988 ;
wire N_2987 ;
wire N_2986 ;
wire N_2985 ;
wire N_2984 ;
wire N_2983 ;
wire N_2982 ;
wire N_2981 ;
wire N_2980 ;
wire N_2979 ;
wire N_2978 ;
wire N_2977 ;
wire N_2976 ;
wire N_2975 ;
wire N_2974 ;
wire N_2973 ;
wire N_2972 ;
wire N_2971 ;
wire N_2970 ;
wire N_2969 ;
wire N_2968 ;
wire N_2967 ;
wire N_2966 ;
wire N_2965 ;
wire N_2964 ;
wire N_2963 ;
wire N_2962 ;
wire N_2961 ;
wire N_2960 ;
wire N_2959 ;
wire N_2958 ;
wire N_2957 ;
wire N_2956 ;
wire N_2955 ;
wire N_2954 ;
wire N_2953 ;
wire N_2952 ;
wire N_2951 ;
wire N_2950 ;
wire N_2949 ;
wire N_2948 ;
wire N_2947 ;
wire N_2946 ;
wire N_2945 ;
wire N_2944 ;
wire N_2943 ;
wire N_2942 ;
wire N_2941 ;
wire N_2940 ;
wire N_2939 ;
wire N_2938 ;
wire N_2937 ;
wire N_2936 ;
wire N_2935 ;
wire N_2934 ;
wire N_2933 ;
wire N_2932 ;
wire N_2931 ;
wire N_2930 ;
wire N_2929 ;
wire N_2928 ;
wire N_2927 ;
wire N_2926 ;
wire N_2925 ;
wire N_2924 ;
wire N_2923 ;
wire N_2922 ;
wire N_2921 ;
wire N_2920 ;
wire N_2919 ;
wire N_2918 ;
wire N_2917 ;
wire N_2916 ;
wire N_2915 ;
wire N_2914 ;
wire N_2913 ;
wire N_2912 ;
wire N_2911 ;
wire N_2910 ;
wire N_2909 ;
wire N_2908 ;
wire N_2907 ;
wire N_2906 ;
wire N_2905 ;
wire N_2904 ;
wire N_2903 ;
wire N_2902 ;
wire N_2901 ;
wire N_2900 ;
wire N_2899 ;
wire N_2898 ;
wire N_2897 ;
wire N_2896 ;
wire N_2895 ;
wire N_2894 ;
wire N_2893 ;
wire N_2892 ;
wire N_2891 ;
wire N_2890 ;
wire N_2889 ;
wire N_2888 ;
wire N_2887 ;
wire N_2886 ;
wire N_2885 ;
wire N_2884 ;
wire N_2883 ;
wire N_2882 ;
wire N_2881 ;
wire N_2880 ;
wire N_2879 ;
wire N_2878 ;
wire N_2877 ;
wire N_2876 ;
wire N_2875 ;
wire N_2874 ;
wire N_2873 ;
wire N_2872 ;
wire N_2871 ;
wire N_2870 ;
wire N_2869 ;
wire N_2868 ;
wire N_2867 ;
wire N_2866 ;
wire N_2865 ;
wire N_2864 ;
wire N_2863 ;
wire N_2862 ;
wire N_2861 ;
wire N_2860 ;
wire N_2859 ;
wire N_2858 ;
wire N_2857 ;
wire N_2856 ;
wire N_2855 ;
wire N_2854 ;
wire N_2853 ;
wire N_2852 ;
wire N_2851 ;
wire N_2850 ;
wire N_2849 ;
wire N_2848 ;
wire N_2847 ;
wire N_2846 ;
wire N_2845 ;
wire N_2844 ;
wire N_2843 ;
wire N_2842_0 ;
wire N_2841 ;
wire N_2840 ;
wire N_2839 ;
wire N_2838 ;
wire N_2837 ;
wire N_2836 ;
wire N_2835 ;
wire N_2834 ;
wire N_2833_0 ;
wire N_2832 ;
wire N_2831 ;
wire N_2830 ;
wire N_2829 ;
wire N_2828 ;
wire N_2827 ;
wire N_2826 ;
wire N_2825 ;
wire N_2824_0 ;
wire N_2823 ;
wire N_2822 ;
wire N_2821 ;
wire N_2820 ;
wire N_2819 ;
wire N_2818 ;
wire N_2817 ;
wire N_2816 ;
wire N_2815 ;
wire N_2814 ;
wire N_2813 ;
wire N_2812 ;
wire N_2811 ;
wire N_2810 ;
wire N_2809 ;
wire N_2808 ;
wire N_2807 ;
wire N_2806 ;
wire N_2805 ;
wire N_2804 ;
wire N_2803 ;
wire N_2802 ;
wire N_2801 ;
wire N_2800 ;
wire N_2799 ;
wire N_2798 ;
wire N_2797 ;
wire N_2796 ;
wire N_2795 ;
wire N_2794 ;
wire N_2793 ;
wire N_2792 ;
wire N_2791 ;
wire N_2790 ;
wire N_2789 ;
wire N_2788 ;
wire N_2787 ;
wire N_2786 ;
wire N_2785 ;
wire N_2784 ;
wire N_2783 ;
wire N_2782 ;
wire N_2781 ;
wire N_2780 ;
wire N_2779 ;
wire N_2778 ;
wire N_2777 ;
wire N_2776 ;
wire N_2775 ;
wire N_2774 ;
wire N_2773 ;
wire N_2772 ;
wire N_2771 ;
wire N_2770 ;
wire N_2769 ;
wire N_2768 ;
wire N_2767 ;
wire N_2766 ;
wire N_2765 ;
wire N_2764 ;
wire N_2763 ;
wire N_2762 ;
wire N_2761 ;
wire N_2760 ;
wire N_2759 ;
wire N_2758 ;
wire N_2757 ;
wire N_2756 ;
wire N_2755 ;
wire N_2754 ;
wire N_2753 ;
wire N_2752 ;
wire N_2751 ;
wire N_2750 ;
wire N_2749 ;
wire N_2748 ;
wire N_2747 ;
wire N_2746 ;
wire N_2745 ;
wire N_2744 ;
wire N_2743 ;
wire N_2742 ;
wire N_2741 ;
wire N_2740 ;
wire N_2739 ;
wire N_2738 ;
wire N_2737 ;
wire N_2736 ;
wire N_2735 ;
wire N_2734 ;
wire N_2733 ;
wire N_2732 ;
wire N_2731 ;
wire N_2730 ;
wire N_2729 ;
wire N_2728 ;
wire N_2727 ;
wire N_2726 ;
wire N_2725 ;
wire N_2724 ;
wire N_2723 ;
wire N_2722 ;
wire N_2721 ;
wire N_2720 ;
wire N_2719 ;
wire N_2718 ;
wire N_2717 ;
wire N_2716 ;
wire N_2715 ;
wire N_2714 ;
wire N_2713 ;
wire N_2712 ;
wire N_2711 ;
wire N_2710 ;
wire N_2709 ;
wire N_2708 ;
wire N_2707 ;
wire N_2706 ;
wire N_2705 ;
wire N_2704 ;
wire N_2703 ;
wire N_2702 ;
wire N_2701 ;
wire N_2700 ;
wire N_2699 ;
wire N_2698 ;
wire N_2697 ;
wire N_2696 ;
wire N_2695 ;
wire N_2694 ;
wire N_2693 ;
wire N_2692 ;
wire N_2691 ;
wire N_2690 ;
wire N_2689 ;
wire N_2688 ;
wire N_2687 ;
wire N_2686 ;
wire N_2685 ;
wire N_2684 ;
wire N_2683 ;
wire N_2682 ;
wire N_2681 ;
wire N_2680 ;
wire N_2679 ;
wire N_2678 ;
wire N_2677 ;
wire N_2676 ;
wire N_2675 ;
wire N_2674 ;
wire N_2673 ;
wire N_2672 ;
wire N_2671 ;
wire N_2670 ;
wire N_2669 ;
wire N_2668 ;
wire N_2667 ;
wire N_2666 ;
wire N_2665 ;
wire N_2664 ;
wire N_2663 ;
wire N_2662 ;
wire N_2661 ;
wire N_2660 ;
wire N_2659 ;
wire N_2658 ;
wire N_2657 ;
wire N_2656 ;
wire N_2655 ;
wire N_2654 ;
wire N_2653 ;
wire N_2652 ;
wire N_2651 ;
wire N_2650 ;
wire N_2649 ;
wire N_2648 ;
wire N_2647 ;
wire N_2646 ;
wire N_2645 ;
wire N_2644 ;
wire N_2643 ;
wire N_2642 ;
wire N_2641 ;
wire N_2640 ;
wire N_2639 ;
wire N_2638 ;
wire N_2637 ;
wire N_2636 ;
wire N_2635 ;
wire N_2634 ;
wire N_2633 ;
wire N_2632 ;
wire N_2631 ;
wire N_2630 ;
wire N_2629 ;
wire N_2628 ;
wire N_2627 ;
wire N_2626 ;
wire N_2625 ;
wire N_2624 ;
wire N_2623 ;
wire N_2622 ;
wire N_2621 ;
wire N_2620 ;
wire N_2619 ;
wire N_2618 ;
wire N_2617 ;
wire N_2616 ;
wire N_2615 ;
wire N_2614 ;
wire N_2613 ;
wire N_2612 ;
wire N_2611 ;
wire N_2610 ;
wire N_2609 ;
wire N_2608 ;
wire N_2607 ;
wire N_2606 ;
wire N_2605 ;
wire N_2604 ;
wire N_2603 ;
wire N_2602 ;
wire N_2601 ;
wire N_2600 ;
wire N_2599 ;
wire N_2598 ;
wire N_2597 ;
wire N_2596 ;
wire N_2595 ;
wire N_2594 ;
wire N_2593 ;
wire N_2592 ;
wire N_2591 ;
wire N_2590 ;
wire N_2589 ;
wire N_2588 ;
wire N_2587 ;
wire N_2586 ;
wire N_2585 ;
wire N_2584 ;
wire N_2583 ;
wire N_2582 ;
wire N_2581 ;
wire N_2580 ;
wire N_2579 ;
wire N_2578 ;
wire N_2577 ;
wire N_2576 ;
wire N_2575 ;
wire N_2574 ;
wire N_2573 ;
wire N_2572 ;
wire N_2571 ;
wire N_2570 ;
wire N_2569 ;
wire N_2568 ;
wire N_2567 ;
wire N_2566 ;
wire N_2565 ;
wire N_2564 ;
wire N_2563 ;
wire N_2562 ;
wire N_2561 ;
wire N_2560 ;
wire N_2559 ;
wire N_2558 ;
wire N_2557 ;
wire N_2556 ;
wire N_2555 ;
wire N_2554 ;
wire N_2553 ;
wire N_2552 ;
wire N_2551 ;
wire N_2550 ;
wire N_2549 ;
wire N_2548 ;
wire N_2547 ;
wire N_2546 ;
wire N_2545 ;
wire N_2544 ;
wire N_2543 ;
wire N_2542 ;
wire N_2541 ;
wire N_2540 ;
wire N_2539 ;
wire N_2538 ;
wire N_2537 ;
wire N_2536 ;
wire N_2535 ;
wire N_2534 ;
wire N_2533 ;
wire N_2532 ;
wire N_2531 ;
wire N_2530 ;
wire N_2529 ;
wire N_2528 ;
wire N_2527 ;
wire N_2526 ;
wire N_2525 ;
wire N_2524 ;
wire N_2523 ;
wire N_2522 ;
wire N_2521 ;
wire N_2520 ;
wire N_2519 ;
wire N_2518 ;
wire N_2517 ;
wire N_2516 ;
wire N_2515 ;
wire N_2514 ;
wire N_2513 ;
wire N_2512 ;
wire N_2511 ;
wire N_2510 ;
wire N_2509 ;
wire N_2508 ;
wire N_2507 ;
wire N_2506 ;
wire N_2505 ;
wire N_2504 ;
wire N_2503 ;
wire N_2502 ;
wire N_2501 ;
wire N_2500 ;
wire N_2499 ;
wire N_2498 ;
wire N_2497 ;
wire N_2496 ;
wire N_2495 ;
wire N_2494 ;
wire N_2493 ;
wire N_2492 ;
wire N_2491 ;
wire N_2490 ;
wire N_2489 ;
wire N_2488 ;
wire N_2487 ;
wire N_2486 ;
wire N_2485 ;
wire N_2484 ;
wire N_2483 ;
wire N_2482 ;
wire N_2481 ;
wire N_2480 ;
wire N_2479 ;
wire N_2478 ;
wire N_2477 ;
wire N_2476 ;
wire N_2475 ;
wire N_2474 ;
wire N_2473 ;
wire N_2472 ;
wire N_2471 ;
wire N_2470 ;
wire N_2469 ;
wire N_2468 ;
wire N_2467 ;
wire N_2466 ;
wire N_2465 ;
wire N_2464 ;
wire N_2463 ;
wire N_2462 ;
wire N_2461 ;
wire N_2460 ;
wire N_2459 ;
wire N_2458 ;
wire N_2457 ;
wire N_2456 ;
wire N_2455 ;
wire N_2454 ;
wire N_2453 ;
wire N_2452 ;
wire N_2451 ;
wire N_2450 ;
wire N_2449 ;
wire N_2448 ;
wire N_2447 ;
wire N_2446 ;
wire N_2445 ;
wire N_2444 ;
wire N_2443 ;
wire N_2442 ;
wire N_2441 ;
wire N_2440 ;
wire N_2439 ;
wire N_2438 ;
wire N_2437 ;
wire N_2436 ;
wire N_2435 ;
wire N_2434 ;
wire N_2433 ;
wire N_2432 ;
wire N_2431 ;
wire N_2430 ;
wire N_2429 ;
wire N_2428 ;
wire N_2427 ;
wire N_2426 ;
wire N_2425 ;
wire N_2424 ;
wire N_2423 ;
wire N_2422 ;
wire N_2421 ;
wire N_2420 ;
wire N_2419 ;
wire N_2418 ;
wire N_2417 ;
wire N_2416 ;
wire N_2415 ;
wire N_2414 ;
wire N_2413 ;
wire N_2412 ;
wire N_2411 ;
wire N_2410 ;
wire N_2409 ;
wire N_2408 ;
wire N_2407 ;
wire N_2406 ;
wire N_2405 ;
wire N_2404 ;
wire N_2403 ;
wire N_2402 ;
wire N_2401 ;
wire N_2400 ;
wire N_2399 ;
wire N_2398 ;
wire N_2397 ;
wire N_2396 ;
wire N_2395 ;
wire N_2394 ;
wire N_2393 ;
wire N_2392 ;
wire N_2391 ;
wire N_2390 ;
wire N_2389 ;
wire N_2388 ;
wire N_2387 ;
wire N_2386 ;
wire N_2385 ;
wire N_2384 ;
wire N_2383 ;
wire N_2382 ;
wire N_2381 ;
wire N_2380 ;
wire N_2379 ;
wire N_2378 ;
wire N_2377 ;
wire N_2376 ;
wire N_2375 ;
wire N_2374 ;
wire N_2373 ;
wire N_2372 ;
wire N_2371 ;
wire N_2370 ;
wire N_2369 ;
wire N_2368 ;
wire N_2367 ;
wire N_2366 ;
wire N_2365 ;
wire N_2364 ;
wire N_2363 ;
wire N_2362 ;
wire N_2361 ;
wire N_2360 ;
wire N_2359 ;
wire N_2358 ;
wire N_2357 ;
wire N_2356 ;
wire N_2355 ;
wire N_2354 ;
wire N_2353 ;
wire N_2352 ;
wire N_2351 ;
wire N_2350 ;
wire N_2349 ;
wire N_2348 ;
wire N_2347 ;
wire N_2346 ;
wire N_2345 ;
wire N_2344 ;
wire N_2343 ;
wire N_2342 ;
wire N_2341 ;
wire N_2340 ;
wire N_2339 ;
wire N_2338 ;
wire N_2337 ;
wire N_2336 ;
wire N_2335 ;
wire N_2334 ;
wire N_2333 ;
wire N_2332 ;
wire N_2331 ;
wire N_2330 ;
wire N_2329 ;
wire N_2328 ;
wire N_2327 ;
wire N_2326 ;
wire N_2325 ;
wire N_2324 ;
wire N_2323 ;
wire N_2322 ;
wire N_2321 ;
wire N_2320 ;
wire N_2319 ;
wire N_2318 ;
wire N_2317 ;
wire N_2316 ;
wire N_2315 ;
wire N_2314 ;
wire N_2313 ;
wire N_2312 ;
wire N_2311 ;
wire N_2310 ;
wire N_2309 ;
wire N_2308 ;
wire N_2307 ;
wire N_2306 ;
wire N_2305 ;
wire N_2304 ;
wire N_2303 ;
wire N_2302 ;
wire N_2301 ;
wire N_2300 ;
wire N_2299 ;
wire N_2298 ;
wire N_2297 ;
wire N_2296 ;
wire N_2295 ;
wire N_2294 ;
wire N_2293 ;
wire N_2292 ;
wire N_2291 ;
wire N_2290 ;
wire N_2289 ;
wire N_2288 ;
wire N_2287 ;
wire N_2286 ;
wire N_2285 ;
wire N_2284 ;
wire N_2283 ;
wire N_2282 ;
wire N_2281 ;
wire N_2280 ;
wire N_2279 ;
wire N_2278 ;
wire N_2277 ;
wire N_2276 ;
wire N_2275 ;
wire N_2274 ;
wire N_2273 ;
wire N_2272 ;
wire N_2271 ;
wire N_2270 ;
wire N_2269 ;
wire N_2268 ;
wire N_2267 ;
wire N_2266 ;
wire N_2265 ;
wire N_2264 ;
wire N_2263 ;
wire N_2262 ;
wire N_2261 ;
wire N_2260 ;
wire N_2259 ;
wire N_2258 ;
wire N_2257 ;
wire N_2256 ;
wire N_2255 ;
wire N_2254 ;
wire N_2253 ;
wire N_2252 ;
wire N_2251 ;
wire N_2250 ;
wire N_2249 ;
wire N_2248 ;
wire N_2247 ;
wire N_2246 ;
wire N_2245 ;
wire N_2244 ;
wire N_2243 ;
wire N_2242 ;
wire N_2241 ;
wire N_2240 ;
wire N_2239 ;
wire N_2238 ;
wire N_2237 ;
wire N_2236 ;
wire N_2235 ;
wire N_2234 ;
wire N_2233 ;
wire N_2232 ;
wire N_2231 ;
wire N_2230 ;
wire N_2229 ;
wire N_2228 ;
wire N_2227 ;
wire N_2226 ;
wire N_2225 ;
wire N_2224 ;
wire N_2223 ;
wire N_2222 ;
wire N_2221 ;
wire N_2220 ;
wire N_2219 ;
wire N_2218 ;
wire N_2217 ;
wire N_2216 ;
wire N_2215 ;
wire N_2214 ;
wire N_2213 ;
wire N_2212 ;
wire N_2211 ;
wire N_2210 ;
wire N_2209 ;
wire N_2208 ;
wire N_2207 ;
wire N_2206 ;
wire N_2205 ;
wire N_2204 ;
wire N_2203 ;
wire N_2202 ;
wire N_2201 ;
wire N_2200 ;
wire N_2199 ;
wire N_2198 ;
wire N_2197 ;
wire N_2196 ;
wire N_2195 ;
wire N_2194 ;
wire N_2193 ;
wire N_2192 ;
wire N_2191 ;
wire N_2190 ;
wire N_2189 ;
wire N_2188 ;
wire N_2187 ;
wire N_2186 ;
wire N_2185 ;
wire N_2184 ;
wire N_2183 ;
wire N_2182 ;
wire N_2181 ;
wire N_2180 ;
wire N_2179 ;
wire N_2178 ;
wire N_2177 ;
wire N_2176 ;
wire N_2175 ;
wire N_2174 ;
wire N_2173 ;
wire N_2172 ;
wire N_2171 ;
wire N_2170 ;
wire N_2169 ;
wire N_2168 ;
wire N_2167 ;
wire N_2166 ;
wire N_2165 ;
wire N_2164 ;
wire N_2163 ;
wire N_2162 ;
wire N_2161 ;
wire N_2160 ;
wire N_2159 ;
wire N_2158 ;
wire N_2157 ;
wire N_2156 ;
wire N_2155 ;
wire N_2154 ;
wire N_2153 ;
wire N_2152 ;
wire N_2151 ;
wire N_2150 ;
wire N_2149 ;
wire N_2148 ;
wire N_2147 ;
wire N_2146 ;
wire N_2145 ;
wire N_2144 ;
wire N_2143 ;
wire N_2142 ;
wire N_2141 ;
wire N_2140 ;
wire N_2139 ;
wire N_2138 ;
wire N_2137 ;
wire N_2136 ;
wire N_2135 ;
wire N_2134 ;
wire N_2133 ;
wire N_2132 ;
wire N_2131 ;
wire N_2130 ;
wire N_2129 ;
wire N_2128 ;
wire N_2127 ;
wire N_2126 ;
wire N_2125 ;
wire N_2124 ;
wire N_2123 ;
wire N_2122 ;
wire N_2121 ;
wire N_2120 ;
wire N_2119 ;
wire N_2118 ;
wire N_2117 ;
wire N_2116 ;
wire N_2115 ;
wire N_2114 ;
wire N_2113 ;
wire N_2112 ;
wire N_2111 ;
wire N_2110 ;
wire N_2109 ;
wire N_2108 ;
wire N_2107 ;
wire N_2106 ;
wire N_2105 ;
wire N_2104 ;
wire N_2103 ;
wire N_2102 ;
wire N_2101 ;
wire N_2100 ;
wire N_2099 ;
wire N_2098 ;
wire N_2097 ;
wire N_2096 ;
wire N_2095 ;
wire N_2094 ;
wire N_2093 ;
wire N_2092 ;
wire N_2091 ;
wire N_2090 ;
wire N_2089 ;
wire N_2088 ;
wire N_2087 ;
wire N_2086 ;
wire N_2085 ;
wire N_2084 ;
wire N_2083 ;
wire N_2082 ;
wire N_2081 ;
wire N_2080 ;
wire N_2079 ;
wire N_2078 ;
wire N_2077 ;
wire N_2076 ;
wire N_2075 ;
wire N_2074 ;
wire N_2073 ;
wire N_2072 ;
wire N_2071 ;
wire N_2070 ;
wire N_2069 ;
wire N_2068 ;
wire N_2067 ;
wire N_2066 ;
wire N_2065 ;
wire N_2064 ;
wire N_2063 ;
wire N_2062 ;
wire N_2061 ;
wire N_2060 ;
wire N_2059 ;
wire N_2058 ;
wire N_2057 ;
wire N_2056 ;
wire N_2055 ;
wire N_2054 ;
wire N_2053 ;
wire N_2052 ;
wire N_2051 ;
wire N_2050 ;
wire N_2049 ;
wire N_2048 ;
wire N_2047 ;
wire N_2046 ;
wire N_2045 ;
wire N_2044 ;
wire N_2043 ;
wire N_2042 ;
wire N_2041 ;
wire N_2040 ;
wire N_2039 ;
wire N_2038 ;
wire N_2037 ;
wire N_2036 ;
wire N_2035 ;
wire N_2034 ;
wire N_2033 ;
wire N_2032 ;
wire N_2031 ;
wire N_2030 ;
wire N_2029 ;
wire N_2028 ;
wire N_2027 ;
wire N_2026 ;
wire N_2025 ;
wire N_2024 ;
wire N_2023 ;
wire N_2022 ;
wire N_2021 ;
wire N_2020 ;
wire N_2019 ;
wire N_2018 ;
wire N_2017 ;
wire N_2016 ;
wire N_2015 ;
wire N_2014 ;
wire N_2013 ;
wire N_2012 ;
wire N_2011 ;
wire N_2010 ;
wire N_2009 ;
wire N_2008 ;
wire N_2007 ;
wire N_2006 ;
wire N_2005 ;
wire N_2004 ;
wire N_2003 ;
wire N_2002 ;
wire N_2001 ;
wire N_2000 ;
wire N_1999 ;
wire N_1998 ;
wire N_1997 ;
wire N_1996 ;
wire N_1995 ;
wire N_1994 ;
wire N_1993 ;
wire N_1992 ;
wire N_1991 ;
wire N_1990 ;
wire N_1989 ;
wire N_1988 ;
wire N_1987 ;
wire N_1986 ;
wire N_1985 ;
wire N_1984 ;
wire N_1983 ;
wire N_1982 ;
wire N_1981 ;
wire N_1980 ;
wire N_1979 ;
wire N_1978 ;
wire N_1977 ;
wire N_1976 ;
wire N_1975 ;
wire N_1974 ;
wire N_1973 ;
wire N_1972 ;
wire N_1971 ;
wire N_1970 ;
wire N_1969 ;
wire N_1968 ;
wire N_1967 ;
wire N_1966 ;
wire N_1965 ;
wire N_1964 ;
wire N_1963 ;
wire N_1962 ;
wire N_1961 ;
wire N_1960 ;
wire N_1959 ;
wire N_1958 ;
wire N_1957 ;
wire N_1956 ;
wire N_1955 ;
wire N_1954 ;
wire N_1953 ;
wire N_1952 ;
wire N_1951 ;
wire N_1950 ;
wire N_1949 ;
wire N_1948 ;
wire N_1947 ;
wire N_1946 ;
wire N_1945 ;
wire N_1944 ;
wire N_1943 ;
wire N_1942 ;
wire N_1941 ;
wire N_1940 ;
wire N_1939 ;
wire N_1938 ;
wire N_1937 ;
wire N_1936 ;
wire N_1935 ;
wire N_1934 ;
wire N_1933 ;
wire N_1932 ;
wire N_1931 ;
wire N_1930 ;
wire N_1929 ;
wire N_1928 ;
wire N_1927 ;
wire N_1926 ;
wire N_1925 ;
wire N_1924 ;
wire N_1923 ;
wire N_1922 ;
wire N_1921 ;
wire N_1920 ;
wire N_1919 ;
wire N_1918 ;
wire N_1917 ;
wire N_1916 ;
wire N_1915 ;
wire N_1914 ;
wire N_1913 ;
wire N_1912 ;
wire N_1911 ;
wire N_1910 ;
wire N_1909 ;
wire N_1908 ;
wire N_1907 ;
wire N_1906 ;
wire N_1905 ;
wire N_1904 ;
wire N_1903 ;
wire N_1902 ;
wire N_1901 ;
wire N_1900 ;
wire N_1899 ;
wire N_1898 ;
wire N_1897 ;
wire N_1896 ;
wire N_1895 ;
wire N_1894 ;
wire N_1893 ;
wire N_1892 ;
wire N_1891 ;
wire N_1890 ;
wire N_1889 ;
wire N_1888 ;
wire N_1887 ;
wire N_1886 ;
wire N_1885 ;
wire N_1884 ;
wire N_1883 ;
wire N_1882 ;
wire N_1881 ;
wire N_1880 ;
wire N_1879 ;
wire N_1878 ;
wire N_1877 ;
wire N_1876 ;
wire N_1875 ;
wire N_1874 ;
wire N_1873 ;
wire N_1872 ;
wire N_1871 ;
wire N_1870 ;
wire N_1869 ;
wire N_1868 ;
wire N_1867 ;
wire N_1866 ;
wire N_1865 ;
wire N_1864 ;
wire N_1863 ;
wire N_1862 ;
wire N_1861 ;
wire N_1860 ;
wire N_1859 ;
wire N_1858 ;
wire N_1857 ;
wire N_1856 ;
wire N_1855 ;
wire N_1854 ;
wire N_1853 ;
wire N_1852 ;
wire N_1851 ;
wire N_1850 ;
wire N_1849 ;
wire N_1848 ;
wire N_1847 ;
wire N_1846 ;
wire N_1845 ;
wire N_1844 ;
wire N_1843 ;
wire N_1842 ;
wire N_1841 ;
wire N_1840 ;
wire N_1839 ;
wire N_1838 ;
wire N_1837 ;
wire N_1836 ;
wire N_1835 ;
wire N_1834 ;
wire N_1833 ;
wire N_1832 ;
wire N_1831 ;
wire N_1830 ;
wire N_1829 ;
wire N_1828 ;
wire N_1827 ;
wire N_1826 ;
wire N_1825 ;
wire N_1824 ;
wire N_1823 ;
wire N_1822 ;
wire N_1821 ;
wire N_1820 ;
wire N_1819 ;
wire N_1818 ;
wire N_1817 ;
wire N_1816 ;
wire N_1815 ;
wire N_1814 ;
wire N_1813 ;
wire N_1812 ;
wire N_1811 ;
wire N_1810 ;
wire N_1809 ;
wire N_1808 ;
wire N_1807 ;
wire N_1806 ;
wire N_1805 ;
wire N_1804 ;
wire N_1803 ;
wire N_1802 ;
wire N_1801 ;
wire N_1800 ;
wire N_1799 ;
wire N_1798 ;
wire N_1797 ;
wire N_1796 ;
wire N_1795 ;
wire N_1794 ;
wire N_1793 ;
wire N_1792 ;
wire N_1791 ;
wire N_1790 ;
wire N_1789 ;
wire N_1788 ;
wire N_1787 ;
wire N_1786 ;
wire N_1785 ;
wire N_1784 ;
wire N_1783 ;
wire N_1782 ;
wire N_1781 ;
wire N_1780 ;
wire N_1779 ;
wire N_1778 ;
wire N_1777 ;
wire N_1776 ;
wire N_1775 ;
wire N_1774 ;
wire N_1773 ;
wire N_1772 ;
wire N_1771 ;
wire N_1770 ;
wire N_1769 ;
wire N_1768 ;
wire N_1767 ;
wire N_1766 ;
wire N_1765 ;
wire N_1764 ;
wire N_1763 ;
wire N_1762 ;
wire N_1761 ;
wire N_1760 ;
wire N_1759 ;
wire N_1758 ;
wire N_1757 ;
wire N_1756 ;
wire N_1755 ;
wire N_1754 ;
wire N_1753 ;
wire N_1752 ;
wire N_1751 ;
wire N_1750 ;
wire N_1749 ;
wire N_1748 ;
wire N_1747 ;
wire N_1746 ;
wire N_1745 ;
wire N_1744 ;
wire N_1743 ;
wire N_1742 ;
wire N_1741 ;
wire N_1740 ;
wire N_1739 ;
wire N_1738 ;
wire N_1737 ;
wire N_1736 ;
wire N_1735 ;
wire N_1734 ;
wire N_1733 ;
wire N_1732 ;
wire N_1731 ;
wire N_1730 ;
wire N_1729 ;
wire N_1728 ;
wire N_1727 ;
wire N_1726 ;
wire N_1725 ;
wire N_1724 ;
wire N_1723 ;
wire N_1722 ;
wire N_1721 ;
wire N_1720 ;
wire N_1719 ;
wire N_1718 ;
wire N_1717 ;
wire N_1716 ;
wire N_1715 ;
wire N_1714 ;
wire N_1713 ;
wire N_1712 ;
wire N_1711 ;
wire N_1710 ;
wire N_1709 ;
wire N_1708 ;
wire N_1707 ;
wire N_1706 ;
wire N_1705 ;
wire N_1704 ;
wire N_1703 ;
wire N_1702 ;
wire N_1701 ;
wire N_1700 ;
wire N_1699 ;
wire N_1698 ;
wire N_1697 ;
wire N_1696 ;
wire N_1695 ;
wire N_1694 ;
wire N_1693 ;
wire N_1692 ;
wire N_1691 ;
wire N_1690 ;
wire N_1689 ;
wire N_1688 ;
wire N_1687 ;
wire N_1686 ;
wire N_1685 ;
wire N_1684 ;
wire N_1683 ;
wire N_1682 ;
wire N_1681 ;
wire N_1680 ;
wire N_1679 ;
wire N_1678 ;
wire N_1677 ;
wire N_1676 ;
wire N_1675 ;
wire N_1674 ;
wire N_1673 ;
wire N_1672 ;
wire N_1671 ;
wire N_1670 ;
wire N_1669 ;
wire N_1668 ;
wire N_1667 ;
wire N_1666 ;
wire N_1665 ;
wire N_1664 ;
wire N_1663 ;
wire N_1662 ;
wire N_1661 ;
wire N_1660 ;
wire N_1659 ;
wire N_1658 ;
wire N_1657 ;
wire N_1656 ;
wire N_1655 ;
wire N_1654 ;
wire N_1653 ;
wire N_1652 ;
wire N_1651 ;
wire N_1650 ;
wire N_1649 ;
wire N_1648 ;
wire N_1647 ;
wire N_1646 ;
wire N_1645 ;
wire N_1644 ;
wire N_1643 ;
wire N_1642 ;
wire N_1641 ;
wire N_1640 ;
wire N_1639 ;
wire N_1638 ;
wire N_1637 ;
wire N_1636 ;
wire N_1635 ;
wire N_1634 ;
wire N_1633 ;
wire N_1632 ;
wire N_1631 ;
wire N_1630 ;
wire N_1629 ;
wire N_1628 ;
wire N_1627 ;
wire N_1626 ;
wire N_1625 ;
wire N_1624 ;
wire N_1623 ;
wire N_1622 ;
wire N_1621 ;
wire N_1620 ;
wire N_1619 ;
wire N_1618 ;
wire N_1617 ;
wire N_1616 ;
wire N_1615 ;
wire N_1614 ;
wire N_1613 ;
wire N_1612 ;
wire N_1611 ;
wire N_1610 ;
wire N_1609 ;
wire N_1608 ;
wire N_1607 ;
wire N_1606 ;
wire N_1605 ;
wire N_1604 ;
wire N_1603 ;
wire N_1602 ;
wire N_1601 ;
wire N_1600 ;
wire N_1599 ;
wire N_1598 ;
wire N_1597 ;
wire N_1596 ;
wire N_1595 ;
wire N_1594 ;
wire N_1593 ;
wire N_1592 ;
wire N_1591 ;
wire N_1590 ;
wire N_1589 ;
wire N_1588 ;
wire N_1587 ;
wire N_1586 ;
wire N_1585 ;
wire N_1584 ;
wire N_1583 ;
wire N_1582 ;
wire N_1581 ;
wire N_1580 ;
wire N_1579 ;
wire N_1578 ;
wire N_1577 ;
wire N_1576 ;
wire N_1575 ;
wire N_1574 ;
wire N_1573 ;
wire N_1572 ;
wire N_1571 ;
wire N_1570 ;
wire N_1569 ;
wire N_1568 ;
wire N_1567 ;
wire N_1566 ;
wire N_1565 ;
wire N_1564 ;
wire N_1563 ;
wire N_1562 ;
wire N_1561 ;
wire N_1560 ;
wire N_1559 ;
wire N_1558 ;
wire N_1557 ;
wire N_1556 ;
wire N_1555 ;
wire N_1554 ;
wire N_1553 ;
wire N_1552 ;
wire N_1551 ;
wire N_1550 ;
wire N_1549 ;
wire N_1548 ;
wire N_1547 ;
wire N_1546 ;
wire N_1545 ;
wire N_1544 ;
wire N_1543 ;
wire N_1542 ;
wire N_1541 ;
wire N_1540 ;
wire N_1539 ;
wire N_1538 ;
wire N_1537 ;
wire N_1536 ;
wire N_1535 ;
wire N_1534 ;
wire N_1533 ;
wire N_1532 ;
wire N_1531 ;
wire N_1530 ;
wire N_1529 ;
wire N_1528 ;
wire N_1527 ;
wire N_1526 ;
wire N_1525 ;
wire N_1524 ;
wire N_1523 ;
wire N_1522 ;
wire N_1521 ;
wire N_1520 ;
wire N_1519 ;
wire N_1518 ;
wire N_1517 ;
wire N_1516 ;
wire N_1515 ;
wire N_1514 ;
wire N_1513 ;
wire N_1512 ;
wire N_1511 ;
wire N_1510 ;
wire N_1509 ;
wire N_1508 ;
wire N_1507 ;
wire N_1506 ;
wire N_1505 ;
wire N_1504 ;
wire N_1503 ;
wire N_1502 ;
wire N_1501 ;
wire N_1500 ;
wire N_1499 ;
wire N_1498 ;
wire N_1497 ;
wire N_1496 ;
wire N_1495 ;
wire N_1494 ;
wire N_1493 ;
wire N_1492 ;
wire N_1491 ;
wire N_1490 ;
wire N_1489 ;
wire N_1488 ;
wire N_1487 ;
wire N_1486 ;
wire N_1485 ;
wire N_1484 ;
wire N_1483 ;
wire N_1482 ;
wire N_1481 ;
wire N_1480 ;
wire N_1479 ;
wire N_1478 ;
wire N_1477 ;
wire N_1476 ;
wire N_1475 ;
wire N_1474 ;
wire N_1473 ;
wire N_1472 ;
wire N_1471 ;
wire N_1470 ;
wire N_1469 ;
wire N_1468 ;
wire N_1467 ;
wire N_1466 ;
wire N_1465 ;
wire N_1464 ;
wire N_1463 ;
wire N_1462 ;
wire N_1461 ;
wire N_1460 ;
wire N_1459 ;
wire N_1458 ;
wire N_1457 ;
wire N_1456 ;
wire N_1455 ;
wire N_1454 ;
wire N_1453 ;
wire N_1452 ;
wire N_1451 ;
wire N_1450 ;
wire N_1449 ;
wire N_1448 ;
wire N_1447 ;
wire N_1446 ;
wire N_1445 ;
wire N_1444 ;
wire N_1443 ;
wire N_1442 ;
wire N_1441 ;
wire N_1440 ;
wire N_1439 ;
wire N_1438 ;
wire N_1437 ;
wire N_1436 ;
wire N_1435 ;
wire N_1434 ;
wire N_1433 ;
wire N_1432 ;
wire N_1431 ;
wire N_1430 ;
wire N_1429 ;
wire N_1428 ;
wire N_1427 ;
wire N_1426 ;
wire N_1425 ;
wire N_1424 ;
wire N_1423 ;
wire N_1422 ;
wire N_1421 ;
wire N_1420 ;
wire N_1419 ;
wire N_1418 ;
wire N_1417 ;
wire N_1416 ;
wire N_1415 ;
wire N_1414 ;
wire N_1413 ;
wire N_1412 ;
wire N_1411 ;
wire N_1410 ;
wire N_1409 ;
wire N_1408 ;
wire N_1407 ;
wire N_1406 ;
wire N_1405 ;
wire N_1404 ;
wire N_1403 ;
wire N_1402 ;
wire N_1401 ;
wire N_1400 ;
wire N_1399 ;
wire N_1398 ;
wire N_1397 ;
wire N_1396 ;
wire N_1395 ;
wire N_1394 ;
wire N_1393 ;
wire N_1392 ;
wire N_1391 ;
wire N_1390 ;
wire N_1389 ;
wire N_1388 ;
wire N_1387 ;
wire N_1386 ;
wire N_1385 ;
wire N_1384 ;
wire N_1383 ;
wire N_1382 ;
wire N_1381 ;
wire N_1380 ;
wire N_1379 ;
wire N_1378 ;
wire N_1377 ;
wire N_1376 ;
wire N_1375 ;
wire N_1374 ;
wire N_1373 ;
wire N_1372 ;
wire N_1371 ;
wire N_1370 ;
wire N_1369 ;
wire N_1368 ;
wire N_1367 ;
wire N_1366 ;
wire N_1365 ;
wire N_1364 ;
wire N_1363 ;
wire N_1362 ;
wire N_1361 ;
wire N_1360 ;
wire N_1359 ;
wire N_1358 ;
wire N_1357 ;
wire N_1356 ;
wire N_1355 ;
wire N_1354 ;
wire N_1353 ;
wire N_1352 ;
wire N_1351 ;
wire N_1350 ;
wire N_1349 ;
wire N_1348 ;
wire N_1347 ;
wire N_1346 ;
wire N_1345 ;
wire N_1344 ;
wire N_1343 ;
wire N_1342 ;
wire N_1341 ;
wire N_1340 ;
wire N_1339 ;
wire N_1338 ;
wire N_1337 ;
wire N_1336 ;
wire N_1335 ;
wire N_1334 ;
wire N_1333 ;
wire N_1332 ;
wire N_1331 ;
wire N_1330 ;
wire N_1329 ;
wire N_1328 ;
wire N_1327 ;
wire N_1326 ;
wire N_1325 ;
wire N_1324 ;
wire N_1323 ;
wire N_1322 ;
wire N_1321 ;
wire N_1320 ;
wire N_1319 ;
wire N_1318 ;
wire N_1317 ;
wire N_1316 ;
wire N_1315 ;
wire N_1314 ;
wire N_1313 ;
wire N_1312 ;
wire N_1311 ;
wire N_1310 ;
wire N_1309 ;
wire N_1308 ;
wire N_1307 ;
wire N_1306 ;
wire N_1305 ;
wire N_1304 ;
wire N_1303 ;
wire N_1302 ;
wire N_1301 ;
wire N_1300 ;
wire N_1299 ;
wire N_1298 ;
wire N_1297 ;
wire N_1296 ;
wire N_1295 ;
wire N_1294 ;
wire N_1293 ;
wire N_1292 ;
wire N_1291 ;
wire N_1290 ;
wire N_1289 ;
wire N_1288 ;
wire N_1287 ;
wire N_1286 ;
wire N_1285 ;
wire N_1284 ;
wire N_1283 ;
wire N_1282 ;
wire N_1281 ;
wire N_1280 ;
wire N_1279 ;
wire N_1278 ;
wire N_1277 ;
wire N_1276 ;
wire N_1275 ;
wire N_1274 ;
wire N_1273 ;
wire N_1272 ;
wire N_1271 ;
wire N_1270 ;
wire N_1269 ;
wire N_1268 ;
wire N_1267 ;
wire N_1266 ;
wire N_1265 ;
wire N_1264 ;
wire N_1263 ;
wire N_1262 ;
wire N_1261 ;
wire N_1260 ;
wire N_1259 ;
wire N_1258 ;
wire N_1257 ;
wire N_1256 ;
wire N_1255 ;
wire N_1254 ;
wire N_1253 ;
wire N_1252 ;
wire N_1251 ;
wire N_1250 ;
wire N_1249 ;
wire N_1248 ;
wire N_1247 ;
wire N_1246 ;
wire N_1245 ;
wire N_1244 ;
wire N_1243 ;
wire N_1242 ;
wire N_1241 ;
wire N_1240 ;
wire N_1239 ;
wire N_1238 ;
wire N_1237 ;
wire N_1236 ;
wire N_1235 ;
wire N_1234 ;
wire N_1233 ;
wire N_1232 ;
wire N_1231 ;
wire N_1230 ;
wire N_1229 ;
wire N_1228 ;
wire N_1227 ;
wire N_1226 ;
wire N_1225 ;
wire N_1224 ;
wire N_1223 ;
wire N_1222 ;
wire N_1221 ;
wire N_1220 ;
wire N_1219 ;
wire N_1218 ;
wire N_1217 ;
wire N_1216 ;
wire N_1215 ;
wire N_1214 ;
wire N_1213 ;
wire N_1212 ;
wire N_1211 ;
wire N_1210 ;
wire N_1209 ;
wire N_1208 ;
wire N_1207 ;
wire N_1206 ;
wire N_1205 ;
wire N_1204 ;
wire N_1203 ;
wire N_1202 ;
wire N_1201 ;
wire N_1200 ;
wire N_1199 ;
wire N_1198 ;
wire N_1197 ;
wire N_1196 ;
wire N_1195 ;
wire N_1194 ;
wire N_1193 ;
wire N_1192 ;
wire N_1191 ;
wire N_1190 ;
wire N_1189 ;
wire N_1188 ;
wire N_1187 ;
wire N_1186 ;
wire N_1185 ;
wire N_1184 ;
wire N_1183 ;
wire N_1182 ;
wire N_1181 ;
wire N_1180 ;
wire N_1179 ;
wire N_1178 ;
wire N_1177 ;
wire N_1176 ;
wire N_1175 ;
wire N_1174 ;
wire N_1173 ;
wire N_1172 ;
wire N_1171 ;
wire N_1170 ;
wire N_1169 ;
wire N_1168 ;
wire N_1167 ;
wire N_1166 ;
wire N_1165 ;
wire N_1164 ;
wire N_1163 ;
wire N_1162 ;
wire N_1161 ;
wire N_1160 ;
wire N_1159 ;
wire N_1158 ;
wire N_1157 ;
wire N_1156 ;
wire N_1155 ;
wire N_1154 ;
wire N_1153 ;
wire N_1152 ;
wire N_1151 ;
wire N_1150 ;
wire N_1149 ;
wire N_1148 ;
wire N_1147 ;
wire N_1146 ;
wire N_1145 ;
wire N_1144 ;
wire N_1143 ;
wire N_1142 ;
wire N_1141 ;
wire N_1140 ;
wire N_1139 ;
wire N_1138 ;
wire N_1137 ;
wire N_1136 ;
wire N_1135 ;
wire N_1134 ;
wire N_1133 ;
wire N_1132 ;
wire N_1131 ;
wire N_1130 ;
wire N_1129 ;
wire N_1128 ;
wire N_1127 ;
wire N_1126 ;
wire N_1125 ;
wire N_1124 ;
wire N_1123 ;
wire N_1122 ;
wire N_1121 ;
wire N_1120 ;
wire N_1119 ;
wire N_1118 ;
wire N_1117 ;
wire N_1116 ;
wire N_1115 ;
wire N_1114 ;
wire N_1113 ;
wire N_1112 ;
wire N_1111 ;
wire N_1110 ;
wire N_1109 ;
wire N_1108 ;
wire N_1107 ;
wire N_1106 ;
wire N_1105 ;
wire N_1104 ;
wire N_1103 ;
wire N_1102 ;
wire N_1101 ;
wire N_1100 ;
wire N_1099 ;
wire N_1098 ;
wire N_1097 ;
wire N_1096 ;
wire N_1095 ;
wire N_1094 ;
wire N_1093 ;
wire N_1092 ;
wire N_1091 ;
wire N_1090 ;
wire N_1089 ;
wire N_1088 ;
wire N_1087 ;
wire N_1086 ;
wire N_1085 ;
wire N_1084 ;
wire N_1083 ;
wire N_1082 ;
wire N_1081 ;
wire N_1080 ;
wire N_1079 ;
wire N_1078 ;
wire N_1077 ;
wire N_1076 ;
wire N_1075 ;
wire N_1074 ;
wire N_1073 ;
wire N_1072 ;
wire N_1071 ;
wire N_1070 ;
wire N_1069 ;
wire N_1068 ;
wire N_1067 ;
wire N_1066 ;
wire N_1065 ;
wire N_1064 ;
wire N_1063 ;
wire N_1062 ;
wire N_1061 ;
wire N_1060 ;
wire N_1059 ;
wire N_1058 ;
wire N_1057 ;
wire N_1056 ;
wire N_1055 ;
wire N_1054 ;
wire N_1053 ;
wire N_1052 ;
wire N_1051 ;
wire N_1050 ;
wire N_1049 ;
wire N_1048 ;
wire N_1047 ;
wire N_1046 ;
wire N_1045 ;
wire N_1044 ;
wire N_1043 ;
wire N_1042 ;
wire N_1041 ;
wire N_1040 ;
wire N_1039 ;
wire N_1038 ;
wire N_1037 ;
wire N_1036 ;
wire N_1035 ;
wire N_1034 ;
wire N_1033 ;
wire N_1032 ;
wire N_1031 ;
wire N_1030 ;
wire N_1029 ;
wire N_1028 ;
wire N_1027 ;
wire N_1026 ;
wire N_1025 ;
wire N_1024 ;
wire N_1023 ;
wire N_1022 ;
wire N_1021 ;
wire N_1020 ;
wire N_1019 ;
wire N_1018 ;
wire N_1017 ;
wire N_1016 ;
wire N_1015 ;
wire N_1014 ;
wire N_1013 ;
wire N_1012 ;
wire N_1011 ;
wire N_1010 ;
wire N_1009 ;
wire N_1008 ;
wire N_1007 ;
wire N_1006 ;
wire N_1005 ;
wire N_1004 ;
wire N_1003 ;
wire N_1002 ;
wire N_1001 ;
wire N_1000 ;
wire N_999 ;
wire N_998 ;
wire N_997 ;
wire N_996 ;
wire N_995 ;
wire N_994 ;
wire N_993 ;
wire N_992 ;
wire N_991 ;
wire N_990 ;
wire N_989 ;
wire N_988 ;
wire N_987 ;
wire N_986 ;
wire N_985 ;
wire N_984 ;
wire N_983 ;
wire N_982 ;
wire N_981 ;
wire N_980 ;
wire N_979 ;
wire N_978 ;
wire N_977 ;
wire N_976 ;
wire N_975 ;
wire N_974 ;
wire N_973 ;
wire N_972 ;
wire N_971 ;
wire N_970 ;
wire N_969 ;
wire N_968 ;
wire N_967 ;
wire N_966 ;
wire N_965 ;
wire N_964 ;
wire N_963 ;
wire N_962 ;
wire N_961 ;
wire N_960 ;
wire N_959 ;
wire N_958 ;
wire N_957 ;
wire N_956 ;
wire N_955 ;
wire N_954 ;
wire N_953 ;
wire N_952 ;
wire N_951 ;
wire N_950 ;
wire N_949 ;
wire N_948 ;
wire N_947 ;
wire N_946 ;
wire N_945 ;
wire N_944 ;
wire N_943 ;
wire N_942 ;
wire N_941 ;
wire N_940 ;
wire N_939 ;
wire N_938 ;
wire N_937 ;
wire N_936 ;
wire N_935 ;
wire N_934 ;
wire N_933 ;
wire N_932 ;
wire N_931 ;
wire N_930 ;
wire N_929 ;
wire N_928 ;
wire N_927 ;
wire N_926 ;
wire N_925 ;
wire N_924 ;
wire N_923 ;
wire N_922 ;
wire N_921 ;
wire N_920 ;
wire N_919 ;
wire N_918 ;
wire N_917 ;
wire N_916 ;
wire N_915 ;
wire N_914 ;
wire N_913 ;
wire N_912 ;
wire N_911 ;
wire N_910 ;
wire N_909 ;
wire N_908 ;
wire N_907 ;
wire N_906 ;
wire N_905 ;
wire N_904 ;
wire N_903 ;
wire N_902 ;
wire N_901 ;
wire N_900 ;
wire N_899 ;
wire N_898 ;
wire N_897 ;
wire N_896 ;
wire N_895 ;
wire N_894 ;
wire N_893 ;
wire N_892 ;
wire N_891 ;
wire N_890 ;
wire N_889 ;
wire N_888 ;
wire N_887 ;
wire N_886 ;
wire N_885 ;
wire N_884 ;
wire N_883 ;
wire N_882 ;
wire N_881 ;
wire N_880 ;
wire N_879 ;
wire N_878 ;
wire N_877 ;
wire N_876 ;
wire N_875 ;
wire N_874 ;
wire N_873 ;
wire N_872 ;
wire N_871 ;
wire N_870 ;
wire N_869 ;
wire N_868 ;
wire N_867 ;
wire N_866 ;
wire N_865 ;
wire N_864 ;
wire N_863 ;
wire N_862 ;
wire N_861 ;
wire N_860 ;
wire N_859 ;
wire N_858 ;
wire N_857 ;
wire N_856 ;
wire N_855 ;
wire N_854 ;
wire N_853 ;
wire N_852 ;
wire N_851 ;
wire N_850 ;
wire N_849 ;
wire N_848 ;
wire N_847 ;
wire N_846 ;
wire N_845 ;
wire N_844 ;
wire N_843 ;
wire N_842 ;
wire N_841 ;
wire N_840 ;
wire N_839 ;
wire N_838 ;
wire N_837 ;
wire N_836 ;
wire N_835 ;
wire N_834 ;
wire N_833 ;
wire N_832 ;
wire N_831 ;
wire N_830 ;
wire N_829 ;
wire N_828 ;
wire N_827 ;
wire N_826 ;
wire N_825 ;
wire N_824 ;
wire N_823 ;
wire N_822 ;
wire N_821 ;
wire N_820 ;
wire N_819 ;
wire N_818 ;
wire N_817 ;
wire N_816 ;
wire N_815 ;
wire N_814 ;
wire N_813 ;
wire N_812 ;
wire N_811 ;
wire N_810 ;
wire N_809 ;
wire N_808 ;
wire N_807 ;
wire N_806 ;
wire N_805 ;
wire N_804 ;
wire N_803 ;
wire N_802 ;
wire N_801 ;
wire N_800 ;
wire N_799 ;
wire N_798 ;
wire N_797 ;
wire N_796 ;
wire N_795 ;
wire N_794 ;
wire N_793 ;
wire N_792 ;
wire N_791 ;
wire N_790 ;
wire N_789 ;
wire N_788 ;
wire N_787 ;
wire N_786 ;
wire N_785 ;
wire N_784 ;
wire N_783 ;
wire N_782 ;
wire N_781 ;
wire N_780 ;
wire N_779 ;
wire N_778 ;
wire N_777 ;
wire N_776 ;
wire N_775 ;
wire N_774 ;
wire N_773 ;
wire N_772 ;
wire N_771 ;
wire N_770 ;
wire N_769 ;
wire N_768 ;
wire N_767 ;
wire N_766 ;
wire N_765 ;
wire N_764 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_756 ;
wire N_755 ;
wire N_754 ;
wire N_753 ;
wire N_752 ;
wire N_751 ;
wire N_750 ;
wire N_749 ;
wire N_748 ;
wire N_747 ;
wire N_746 ;
wire N_745 ;
wire N_744 ;
wire N_743 ;
wire N_742 ;
wire N_741 ;
wire N_740 ;
wire N_739 ;
wire N_738 ;
wire N_737 ;
wire N_736 ;
wire N_735 ;
wire N_734 ;
wire N_733 ;
wire N_732 ;
wire N_731 ;
wire N_730 ;
wire N_729 ;
wire N_728 ;
wire N_727 ;
wire N_726 ;
wire N_725 ;
wire N_724 ;
wire N_723 ;
wire N_722 ;
wire N_721 ;
wire N_720 ;
wire N_719 ;
wire N_718 ;
wire N_717 ;
wire N_716 ;
wire N_715 ;
wire N_714 ;
wire N_713 ;
wire N_712 ;
wire N_711 ;
wire N_710 ;
wire N_709 ;
wire N_708 ;
wire N_707 ;
wire N_706 ;
wire N_705 ;
wire N_704 ;
wire N_703 ;
wire N_702 ;
wire N_701 ;
wire N_700 ;
wire N_699 ;
wire N_698 ;
wire N_697 ;
wire N_696 ;
wire N_695 ;
wire N_694 ;
wire N_693 ;
wire N_692 ;
wire N_691 ;
wire N_690 ;
wire N_689 ;
wire N_688 ;
wire N_687 ;
wire N_686 ;
wire N_685 ;
wire N_684 ;
wire N_683 ;
wire N_682 ;
wire N_681 ;
wire N_680 ;
wire N_679 ;
wire N_678 ;
wire N_677 ;
wire N_676 ;
wire N_675 ;
wire N_674 ;
wire N_673 ;
wire N_672 ;
wire N_671 ;
wire N_670 ;
wire N_669 ;
wire N_668 ;
wire N_667 ;
wire N_666 ;
wire N_665 ;
wire N_664 ;
wire N_663 ;
wire N_662 ;
wire N_661 ;
wire N_660 ;
wire N_659 ;
wire N_658 ;
wire N_657 ;
wire N_656 ;
wire N_655 ;
wire N_654 ;
wire N_653 ;
wire N_652 ;
wire N_651 ;
wire N_650 ;
wire N_649 ;
wire N_648 ;
wire N_647 ;
wire N_646 ;
wire N_645 ;
wire N_644 ;
wire N_643 ;
wire N_642 ;
wire N_641 ;
wire N_640 ;
wire N_639 ;
wire N_638 ;
wire N_637 ;
wire N_636 ;
wire N_635 ;
wire N_634 ;
wire N_633 ;
wire N_632 ;
wire N_631 ;
wire N_630 ;
wire N_629 ;
wire N_628 ;
wire N_627 ;
wire N_626 ;
wire N_625 ;
wire N_624 ;
wire N_623 ;
wire N_622 ;
wire N_621 ;
wire N_620 ;
wire N_619 ;
wire N_618 ;
wire N_617 ;
wire N_616 ;
wire N_615 ;
wire N_614 ;
wire N_613 ;
wire N_612 ;
wire N_611 ;
wire N_610 ;
wire N_609 ;
wire N_608 ;
wire N_607 ;
wire N_606 ;
wire N_605 ;
wire N_604 ;
wire N_603 ;
wire N_602 ;
wire N_601 ;
wire N_600 ;
wire N_599 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_591 ;
wire N_590 ;
wire N_589 ;
wire N_588 ;
wire N_587 ;
wire N_586 ;
wire N_585 ;
wire N_584 ;
wire N_583 ;
wire N_582 ;
wire N_581 ;
wire N_580 ;
wire N_579 ;
wire N_578 ;
wire N_577 ;
wire N_576 ;
wire N_575 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire N_569 ;
wire N_568 ;
wire N_567 ;
wire N_566 ;
wire N_565 ;
wire N_564 ;
wire N_563 ;
wire N_562 ;
wire N_561 ;
wire N_560 ;
wire N_559 ;
wire N_558 ;
wire N_557_0 ;
wire N_556 ;
wire N_555 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_551 ;
wire N_550 ;
wire N_549 ;
wire N_548 ;
wire N_547 ;
wire N_546 ;
wire N_545 ;
wire N_544 ;
wire N_543 ;
wire N_542 ;
wire N_541 ;
wire N_540 ;
wire N_539 ;
wire N_538 ;
wire N_537 ;
wire N_536 ;
wire N_535 ;
wire N_534 ;
wire N_533 ;
wire N_532 ;
wire N_531 ;
wire N_530 ;
wire N_529 ;
wire N_528 ;
wire N_527 ;
wire N_526 ;
wire N_525 ;
wire N_524 ;
wire N_523 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_517 ;
wire N_516 ;
wire N_515 ;
wire N_514 ;
wire N_513 ;
wire N_512 ;
wire N_511 ;
wire N_510 ;
wire N_509 ;
wire N_508 ;
wire N_507 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_501 ;
wire N_500 ;
wire N_499 ;
wire N_498 ;
wire N_497 ;
wire N_496 ;
wire N_495 ;
wire N_494 ;
wire N_493 ;
wire N_492 ;
wire N_491 ;
wire N_490 ;
wire N_489 ;
wire N_488 ;
wire N_487 ;
wire N_486 ;
wire N_485 ;
wire N_484 ;
wire N_483 ;
wire N_482 ;
wire N_481 ;
wire N_480 ;
wire N_479 ;
wire N_478 ;
wire N_477 ;
wire N_476 ;
wire N_475 ;
wire N_474 ;
wire N_473 ;
wire N_472 ;
wire N_471 ;
wire N_470 ;
wire N_469 ;
wire N_468 ;
wire N_467 ;
wire N_466 ;
wire N_465 ;
wire N_464 ;
wire N_463 ;
wire N_462 ;
wire N_461 ;
wire N_460 ;
wire N_459 ;
wire N_458 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
wire N_454 ;
wire N_453 ;
wire N_452 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_446 ;
wire N_445 ;
wire N_444 ;
wire N_443 ;
wire N_442 ;
wire N_441 ;
wire N_440 ;
wire N_439 ;
wire N_438 ;
wire N_437 ;
wire N_436 ;
wire N_435 ;
wire N_434 ;
wire N_433 ;
wire N_432 ;
wire N_431 ;
wire N_430 ;
wire N_429 ;
wire N_428 ;
wire N_427 ;
wire N_426 ;
wire N_425 ;
wire N_424 ;
wire N_423 ;
wire N_422 ;
wire N_421 ;
wire N_420 ;
wire N_419 ;
wire N_418 ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_322 ;
wire N_321 ;
wire N_320 ;
wire N_319 ;
wire N_318 ;
wire N_317 ;
wire N_316 ;
wire N_315 ;
wire N_314 ;
wire N_313 ;
wire N_312 ;
wire N_311 ;
wire N_310 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_305 ;
wire N_304 ;
wire N_303 ;
wire N_302 ;
wire N_301 ;
wire N_300 ;
wire N_299 ;
wire N_298 ;
wire N_297 ;
wire N_296 ;
wire N_295 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_281 ;
wire N_280 ;
wire N_279 ;
wire N_278 ;
wire N_277 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_247 ;
wire N_246 ;
wire N_245 ;
wire N_244 ;
wire N_243 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
wire NC132 ;
wire NC133 ;
wire NC134 ;
wire NC135 ;
wire NC136 ;
wire NC137 ;
wire NC138 ;
wire NC139 ;
wire NC140 ;
wire NC141 ;
wire NC142 ;
wire NC143 ;
wire NC144 ;
wire NC145 ;
wire NC146 ;
wire NC147 ;
wire NC148 ;
wire NC149 ;
wire NC150 ;
wire NC151 ;
wire NC152 ;
wire NC153 ;
wire NC154 ;
wire NC155 ;
wire NC156 ;
wire NC157 ;
wire NC158 ;
wire NC159 ;
wire NC160 ;
wire NC161 ;
wire NC162 ;
wire NC163 ;
wire NC164 ;
wire NC165 ;
wire NC166 ;
wire NC167 ;
wire NC168 ;
wire NC169 ;
wire NC170 ;
wire NC171 ;
wire NC172 ;
wire NC173 ;
wire NC174 ;
wire NC175 ;
wire NC176 ;
wire NC177 ;
wire NC178 ;
wire NC179 ;
wire NC180 ;
wire NC181 ;
wire NC182 ;
wire NC183 ;
wire NC184 ;
wire NC185 ;
wire NC186 ;
wire NC187 ;
wire NC188 ;
wire NC189 ;
  CLKINT Uart3FifoReset_RNIT71C_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_2404_i)
);
  CLKINT Uart0FifoReset_RNIQCKC_0 (
	.Y(Uart0FifoReset_i_arst),
	.A(N_2407_i)
);
  CLKINT Uart1FifoReset_RNIRLOH_0 (
	.Y(Uart1FifoReset_i_arst),
	.A(N_2406_i)
);
  CLKINT Uart2FifoReset_RNISUSM_0 (
	.Y(Uart2FifoReset_i_arst),
	.A(N_2405_i)
);
  CFG1 \timer_RNO[0]  (
	.A(timer_Z[0]),
	.Y(timer_i[0])
);
defparam \timer_RNO[0] .INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_1 (
	.A(N_2404_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIT71C_1.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_1 (
	.A(N_2405_i),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_RNISUSM_1.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_1 (
	.A(N_2406_i),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_RNIRLOH_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_1 (
	.A(N_2407_i),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_RNIQCKC_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_2 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_RNIQCKC_2.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_2 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_RNIRLOH_2.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_2 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_RNISUSM_2.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIT71C_2.INIT=2'h1;
// @42:302
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un3_registerspacewritereq_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un3_registerspacereadreq_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_726_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_743_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_741_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_739_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_737_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_735_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_733_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_731_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_729_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE StartMachine_i (
	.Q(domachine_i),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(StartMachine_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[13]  (
	.Q(timer_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[12]  (
	.Q(timer_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[11]  (
	.Q(timer_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[10]  (
	.Q(timer_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[9]  (
	.Q(timer_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[8]  (
	.Q(timer_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[7]  (
	.Q(timer_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[6]  (
	.Q(timer_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[5]  (
	.Q(timer_Z[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[4]  (
	.Q(timer_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[3]  (
	.Q(timer_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[2]  (
	.Q(timer_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[28]  (
	.Q(timer_Z[28]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_28_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[27]  (
	.Q(timer_Z[27]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_27_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[26]  (
	.Q(timer_Z[26]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_26_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[25]  (
	.Q(timer_Z[25]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_25_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[24]  (
	.Q(timer_Z[24]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_24_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[23]  (
	.Q(timer_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_23_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[22]  (
	.Q(timer_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_22_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[21]  (
	.Q(timer_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_21_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[20]  (
	.Q(timer_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_20_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[19]  (
	.Q(timer_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_19_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[18]  (
	.Q(timer_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[17]  (
	.Q(timer_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[16]  (
	.Q(timer_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[15]  (
	.Q(timer_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[14]  (
	.Q(timer_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[31]  (
	.Q(timer_Z[31]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_s_31_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[30]  (
	.Q(timer_Z[30]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_30_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[29]  (
	.Q(timer_Z[29]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_29_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[6]  (
	.Q(nHVEn1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[5]  (
	.Q(PowernEnHV_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[4]  (
	.Q(Ux1SelJmp_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[3]  (
	.Q(Uart3OE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[2]  (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[1]  (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[0]  (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[1]  (
	.Q(timer_Z[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \timer[0]  (
	.Q(timer_Z[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0OE_i[7]  (
	.Q(HVDis2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[12]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[11]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[10]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[9]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[8]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[5]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[3]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[2]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[1]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[26]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[24]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[22]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[20]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[17]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[9]  (
	.Q(DacSetpointMappingIndex_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[8]  (
	.Q(DacSetpointMappingIndex_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[7]  (
	.Q(DacSetpointMappingIndex_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[6]  (
	.Q(DacSetpointMappingIndex_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[5]  (
	.Q(DacSetpointMappingIndex_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[4]  (
	.Q(DacSetpointMappingIndex_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[3]  (
	.Q(DacSetpointMappingIndex_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[2]  (
	.Q(DacSetpointMappingIndex_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[1]  (
	.Q(DacSetpointMappingIndex_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DacSetpointMappingIndex[0]  (
	.Q(DacSetpointMappingIndex_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(DacSetpointMappingIndex_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[30]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:302
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[7]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[6]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[4]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[31]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[29]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[28]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[27]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[25]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[23]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[21]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[19]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[18]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[16]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[15]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
// @42:302
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[14]),
	.EN(un1_lastreadreq5_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3127_i)
);
  CFG3 un1_address_inv_24_0_RNIK8CQ (
	.A(DataOut_194_1),
	.B(RamAddress[2]),
	.C(un1_address_inv_24_0_Z),
	.Y(N_3127_i)
);
defparam un1_address_inv_24_0_RNIK8CQ.INIT=8'h0D;
// @42:321
  ARI1 un2_timer_s_1_426 (
	.FCO(un2_timer_s_1_426_FCO),
	.S(un2_timer_s_1_426_S),
	.Y(un2_timer_s_1_426_Y),
	.B(timer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_timer_s_1_426.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_1 (
	.FCO(un2_timer_cry_1_Z),
	.S(un2_timer_cry_1_S),
	.Y(un2_timer_cry_1_Y),
	.B(timer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_s_1_426_FCO)
);
defparam un2_timer_cry_1.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_2 (
	.FCO(un2_timer_cry_2_Z),
	.S(un2_timer_cry_2_S),
	.Y(un2_timer_cry_2_Y),
	.B(timer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_1_Z)
);
defparam un2_timer_cry_2.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_3 (
	.FCO(un2_timer_cry_3_Z),
	.S(un2_timer_cry_3_S),
	.Y(un2_timer_cry_3_Y),
	.B(timer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_2_Z)
);
defparam un2_timer_cry_3.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_4 (
	.FCO(un2_timer_cry_4_Z),
	.S(un2_timer_cry_4_S),
	.Y(un2_timer_cry_4_Y),
	.B(timer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_3_Z)
);
defparam un2_timer_cry_4.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_5 (
	.FCO(un2_timer_cry_5_Z),
	.S(un2_timer_cry_5_S),
	.Y(un2_timer_cry_5_Y),
	.B(timer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_4_Z)
);
defparam un2_timer_cry_5.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_6 (
	.FCO(un2_timer_cry_6_Z),
	.S(un2_timer_cry_6_S),
	.Y(un2_timer_cry_6_Y),
	.B(timer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_5_Z)
);
defparam un2_timer_cry_6.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_7 (
	.FCO(un2_timer_cry_7_Z),
	.S(un2_timer_cry_7_S),
	.Y(un2_timer_cry_7_Y),
	.B(timer_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_6_Z)
);
defparam un2_timer_cry_7.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_8 (
	.FCO(un2_timer_cry_8_Z),
	.S(un2_timer_cry_8_S),
	.Y(un2_timer_cry_8_Y),
	.B(timer_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_7_Z)
);
defparam un2_timer_cry_8.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_9 (
	.FCO(un2_timer_cry_9_Z),
	.S(un2_timer_cry_9_S),
	.Y(un2_timer_cry_9_Y),
	.B(timer_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_8_Z)
);
defparam un2_timer_cry_9.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_10 (
	.FCO(un2_timer_cry_10_Z),
	.S(un2_timer_cry_10_S),
	.Y(un2_timer_cry_10_Y),
	.B(timer_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_9_Z)
);
defparam un2_timer_cry_10.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_11 (
	.FCO(un2_timer_cry_11_Z),
	.S(un2_timer_cry_11_S),
	.Y(un2_timer_cry_11_Y),
	.B(timer_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_10_Z)
);
defparam un2_timer_cry_11.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_12 (
	.FCO(un2_timer_cry_12_Z),
	.S(un2_timer_cry_12_S),
	.Y(un2_timer_cry_12_Y),
	.B(timer_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_11_Z)
);
defparam un2_timer_cry_12.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_13 (
	.FCO(un2_timer_cry_13_Z),
	.S(un2_timer_cry_13_S),
	.Y(un2_timer_cry_13_Y),
	.B(timer_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_12_Z)
);
defparam un2_timer_cry_13.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_14 (
	.FCO(un2_timer_cry_14_Z),
	.S(un2_timer_cry_14_S),
	.Y(un2_timer_cry_14_Y),
	.B(timer_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_13_Z)
);
defparam un2_timer_cry_14.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_15 (
	.FCO(un2_timer_cry_15_Z),
	.S(un2_timer_cry_15_S),
	.Y(un2_timer_cry_15_Y),
	.B(timer_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_14_Z)
);
defparam un2_timer_cry_15.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_16 (
	.FCO(un2_timer_cry_16_Z),
	.S(un2_timer_cry_16_S),
	.Y(un2_timer_cry_16_Y),
	.B(timer_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_15_Z)
);
defparam un2_timer_cry_16.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_17 (
	.FCO(un2_timer_cry_17_Z),
	.S(un2_timer_cry_17_S),
	.Y(un2_timer_cry_17_Y),
	.B(timer_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_16_Z)
);
defparam un2_timer_cry_17.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_18 (
	.FCO(un2_timer_cry_18_Z),
	.S(un2_timer_cry_18_S),
	.Y(un2_timer_cry_18_Y),
	.B(timer_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_17_Z)
);
defparam un2_timer_cry_18.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_19 (
	.FCO(un2_timer_cry_19_Z),
	.S(un2_timer_cry_19_S),
	.Y(un2_timer_cry_19_Y),
	.B(timer_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_18_Z)
);
defparam un2_timer_cry_19.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_20 (
	.FCO(un2_timer_cry_20_Z),
	.S(un2_timer_cry_20_S),
	.Y(un2_timer_cry_20_Y),
	.B(timer_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_19_Z)
);
defparam un2_timer_cry_20.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_21 (
	.FCO(un2_timer_cry_21_Z),
	.S(un2_timer_cry_21_S),
	.Y(un2_timer_cry_21_Y),
	.B(timer_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_20_Z)
);
defparam un2_timer_cry_21.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_22 (
	.FCO(un2_timer_cry_22_Z),
	.S(un2_timer_cry_22_S),
	.Y(un2_timer_cry_22_Y),
	.B(timer_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_21_Z)
);
defparam un2_timer_cry_22.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_23 (
	.FCO(un2_timer_cry_23_Z),
	.S(un2_timer_cry_23_S),
	.Y(un2_timer_cry_23_Y),
	.B(timer_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_22_Z)
);
defparam un2_timer_cry_23.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_24 (
	.FCO(un2_timer_cry_24_Z),
	.S(un2_timer_cry_24_S),
	.Y(un2_timer_cry_24_Y),
	.B(timer_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_23_Z)
);
defparam un2_timer_cry_24.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_25 (
	.FCO(un2_timer_cry_25_Z),
	.S(un2_timer_cry_25_S),
	.Y(un2_timer_cry_25_Y),
	.B(timer_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_24_Z)
);
defparam un2_timer_cry_25.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_26 (
	.FCO(un2_timer_cry_26_Z),
	.S(un2_timer_cry_26_S),
	.Y(un2_timer_cry_26_Y),
	.B(timer_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_25_Z)
);
defparam un2_timer_cry_26.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_27 (
	.FCO(un2_timer_cry_27_Z),
	.S(un2_timer_cry_27_S),
	.Y(un2_timer_cry_27_Y),
	.B(timer_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_26_Z)
);
defparam un2_timer_cry_27.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_28 (
	.FCO(un2_timer_cry_28_Z),
	.S(un2_timer_cry_28_S),
	.Y(un2_timer_cry_28_Y),
	.B(timer_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_27_Z)
);
defparam un2_timer_cry_28.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_29 (
	.FCO(un2_timer_cry_29_Z),
	.S(un2_timer_cry_29_S),
	.Y(un2_timer_cry_29_Y),
	.B(timer_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_28_Z)
);
defparam un2_timer_cry_29.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_s_31 (
	.FCO(un2_timer_s_31_FCO),
	.S(un2_timer_s_31_S),
	.Y(un2_timer_s_31_Y),
	.B(timer_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_30_Z)
);
defparam un2_timer_s_31.INIT=20'h4AA00;
// @42:321
  ARI1 un2_timer_cry_30 (
	.FCO(un2_timer_cry_30_Z),
	.S(un2_timer_cry_30_S),
	.Y(un2_timer_cry_30_Y),
	.B(timer_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_29_Z)
);
defparam un2_timer_cry_30.INIT=20'h4AA00;
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_0 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_0_A_DOUT[17:1], DacSetpointMappings_1[0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[0]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_0.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%0%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_1 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_1_A_DOUT[17:1], DacSetpointMappings_1[1]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19}),
	.BUSY(NC37),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[1]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_1.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%1%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_2 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_2_A_DOUT[17:1], DacSetpointMappings_1[2]}),
	.B_DOUT({NC55, NC54, NC53, NC52, NC51, NC50, NC49, NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38}),
	.BUSY(NC56),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[2]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_2.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%2%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_3 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_3_A_DOUT[17:1], DacSetpointMappings_1[3]}),
	.B_DOUT({NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, NC65, NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57}),
	.BUSY(NC75),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[3]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_3.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%3%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_4 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_4_A_DOUT[17:1], DacSetpointMappings_1[4]}),
	.B_DOUT({NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, NC81, NC80, NC79, NC78, NC77, NC76}),
	.BUSY(NC94),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[4]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_4.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%4%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_5 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_5_A_DOUT[17:1], DacSetpointMappings_1[5]}),
	.B_DOUT({NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, NC98, NC97, NC96, NC95}),
	.BUSY(NC113),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[5]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_5.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%5%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_6 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_6_A_DOUT[17:1], DacSetpointMappings_1[6]}),
	.B_DOUT({NC131, NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, NC114}),
	.BUSY(NC132),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[6]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_6.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%6%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_7 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_7_A_DOUT[17:1], DacSetpointMappings_1[7]}),
	.B_DOUT({NC150, NC149, NC148, NC147, NC146, NC145, NC144, NC143, NC142, NC141, NC140, NC139, NC138, NC137, NC136, NC135, NC134, NC133}),
	.BUSY(NC151),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[7]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_7.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%7%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_8 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_8_A_DOUT[17:1], DacSetpointMappings_1[8]}),
	.B_DOUT({NC169, NC168, NC167, NC166, NC165, NC164, NC163, NC162, NC161, NC160, NC159, NC158, NC157, NC156, NC155, NC154, NC153, NC152}),
	.BUSY(NC170),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[8]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_8.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%8%MICRO_RAM";
// @42:302
  RAM64x18 DacSetpointMappings_1_DacSetpointMappings_1_0_9 (
	.A_DOUT({DacSetpointMappings_1_DacSetpointMappings_1_0_9_A_DOUT[17:1], DacSetpointMappings_1[9]}),
	.B_DOUT({NC188, NC187, NC186, NC185, NC184, NC183, NC182, NC181, NC180, NC179, NC178, NC177, NC176, NC175, NC174, NC173, NC172, NC171}),
	.BUSY(NC189),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR(DacSetpointMappingIndex_Z[9:0]),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[9]}),
	.C_WEN(DacSetpointMappings_0_1_sqmuxa),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, GND}),
	.SII_LOCK(GND)
);
defparam DacSetpointMappings_1_DacSetpointMappings_1_0_9.RAMINDEX="DacSetpointMappings_1[9:0]%960%10%SPEED%0%9%MICRO_RAM";
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[0]  (
	.A(RamAddress[2]),
	.B(RamAddress[4]),
	.C(un1_address_inv_6_0_Z),
	.D(un1_address_inv_5_2_Z),
	.Y(un1_serialnumber_1[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=16'hF100;
// @42:220
  CFG4 WriteUart1_1_sqmuxa_0_a2 (
	.A(un1_lastreadreq5_2_0_i),
	.B(ReadUart1_1_sqmuxa_0_a2_0),
	.C(HVDis2_i_1_sqmuxa_11),
	.D(Uart2FifoReset_1_sqmuxa_i_1),
	.Y(WriteUart1_1_sqmuxa)
);
defparam WriteUart1_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:220
  CFG4 WriteUart2_1_sqmuxa_0_a2 (
	.A(un1_lastreadreq5_2_0_i),
	.B(ReadUart2_1_sqmuxa_0_a2_0_Z),
	.C(HVDis2_i_1_sqmuxa_11),
	.D(Uart2FifoReset_1_sqmuxa_i_1),
	.Y(WriteUart2_1_sqmuxa)
);
defparam WriteUart2_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(un1_address_1_Z),
	.B(DacSetpointMappingIndex_Z[5]),
	.C(un1_address_inv_12_1z),
	.D(Uart1RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hF888;
// @42:302
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_4_Z[2]),
	.B(un1_serialnumber_1_iv_3_Z[2]),
	.C(un1_serialnumber_1_iv_9_0_Z[2]),
	.D(un1_serialnumber_1_iv_i_1[2]),
	.Y(un1_serialnumber_1_iv_i[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0100;
// @42:302
  CFG4 \DataOut_RNO_0[2]  (
	.A(un1_serialnumber_1_iv_7_1_Z[2]),
	.B(un1_serialnumber_1_iv_9_Z[2]),
	.C(Uart2TxFifoEmpty),
	.D(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_i_1[2])
);
defparam \DataOut_RNO_0[2] .INIT=16'h1011;
// @42:302
  CFG4 \un1_serialnumber_0_iv[20]  (
	.A(un1_serialnumber_0_iv_1_0_Z[20]),
	.B(un1_serialnumber_0_iv_4_Z[20]),
	.C(Uart2RxFifoCount[5]),
	.D(un1_address_inv_14_Z),
	.Y(un1_serialnumber[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=16'hFDDD;
// @42:302
  CFG3 \un1_serialnumber_0_iv_1_0[20]  (
	.A(un1_address_inv_22_1z),
	.B(Ux1SelJmp_i),
	.C(un1_serialnumber_0_iv_2_Z[20]),
	.Y(un1_serialnumber_0_iv_1_0_Z[20])
);
defparam \un1_serialnumber_0_iv_1_0[20] .INIT=8'h07;
// @42:302
  CFG4 \un1_serialnumber_0_iv[24]  (
	.A(PowernEnHV_i),
	.B(un1_address_inv_22_1z),
	.C(un1_serialnumber_0_iv_1_Z[24]),
	.D(un1_serialnumber_0_iv_1_0_Z[24]),
	.Y(un1_serialnumber[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=16'hF8FF;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1_0[24]  (
	.A(Uart3ClkDivider_m[0]),
	.B(Uart2RxFifoCount[9]),
	.C(un1_address_inv_14_Z),
	.D(un1_serialnumber_0_iv_3_1_Z[24]),
	.Y(un1_serialnumber_0_iv_1_0_Z[24])
);
defparam \un1_serialnumber_0_iv_1_0[24] .INIT=16'h1500;
// @42:302
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(un1_serialnumber_0_iv_0_Z[17]),
	.B(un1_serialnumber_0_iv_1_0_Z[17]),
	.C(Oe1_c),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFBBB;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1_0[17]  (
	.A(Uart2RxFifoCount[2]),
	.B(un1_serialnumber_0_iv_1_Z[17]),
	.C(un1_serialnumber_0_iv_2_Z[17]),
	.D(un1_address_inv_14_Z),
	.Y(un1_serialnumber_0_iv_1_0_Z[17])
);
defparam \un1_serialnumber_0_iv_1_0[17] .INIT=16'h0103;
// @42:302
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1_iv_4_Z[15]),
	.B(un1_serialnumber_1_iv_1_Z[15]),
	.C(Uart1ClkDivider_m_0),
	.D(un1_serialnumber_1_iv_0_Z[15]),
	.Y(un1_serialnumber_1_iv_Z[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFFFB;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[15]  (
	.A(Uart2RxFifoCount[0]),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.C(un1_address_inv_14_Z),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_1_Z[15])
);
defparam \un1_serialnumber_1_iv_1[15] .INIT=16'h135F;
// @42:302
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(un1_serialnumber_0_iv_3_Z[4]),
	.B(Uart2RxFifoData_m_4),
	.C(un1_serialnumber_0_iv_1_Z[4]),
	.D(un1_serialnumber_0_iv_5_Z[4]),
	.Y(un1_serialnumber_0_iv_Z[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFEF;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[4]  (
	.A(DacSetpointMappings_1[4]),
	.B(un1_address_inv_22_1z),
	.C(DMMainPorts_1_RamBusDataOut[4]),
	.D(N_5892),
	.Y(un1_serialnumber_0_iv_1_Z[4])
);
defparam \un1_serialnumber_0_iv_1[4] .INIT=16'h3F15;
// @42:302
  CFG4 \un1_serialnumber_1_iv[21]  (
	.A(un1_serialnumber_1_iv_1_Z[21]),
	.B(un1_serialnumber_1_iv_1_0_Z[21]),
	.C(un1_serialnumber_1_iv_2_Z[21]),
	.D(un1_address_inv_5_Z),
	.Y(un1_serialnumber[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=16'hFFFB;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1_0[21]  (
	.A(Uart0RxFifoCount[6]),
	.B(Uart2RxFifoCount[6]),
	.C(un1_address_inv_14_Z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_1_0_Z[21])
);
defparam \un1_serialnumber_1_iv_1_0[21] .INIT=16'h153F;
// @42:220
  CFG4 Uart2FifoReset_1_sqmuxa (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.C(Uart2FifoReset_1_sqmuxa_4_Z),
	.D(Uart2FifoReset_1_sqmuxa_1_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=16'h1000;
// @42:220
  CFG4 Uart2FifoReset_1_sqmuxa_1 (
	.A(RamAddress[6]),
	.B(RamAddress[7]),
	.C(HVDis2_i_1_sqmuxa_11),
	.D(Uart2FifoReset_1_sqmuxa_i_1),
	.Y(Uart2FifoReset_1_sqmuxa_1_Z)
);
defparam Uart2FifoReset_1_sqmuxa_1.INIT=16'h4000;
// @42:302
  CFG3 \un1_serialnumber_0_iv_3[9]  (
	.A(DMMainPorts_1_RamBusDataOut[9]),
	.B(un1_serialnumber_0_iv_3_1_Z[9]),
	.C(un1_address_inv_22_1z),
	.Y(un1_serialnumber_0_iv_3_Z[9])
);
defparam \un1_serialnumber_0_iv_3[9] .INIT=8'hB3;
// @42:302
  CFG4 \un1_serialnumber_0_iv_3_1[9]  (
	.A(DacSetpointMappingIndex_Z[9]),
	.B(timer_Z[9]),
	.C(un1_address_inv_7_Z),
	.D(un1_address_1_Z),
	.Y(un1_serialnumber_0_iv_3_1_Z[9])
);
defparam \un1_serialnumber_0_iv_3_1[9] .INIT=16'h153F;
// @42:302
  CFG4 \un1_serialnumber_0_iv_3_1[24]  (
	.A(Uart3RxFifoCount[9]),
	.B(Uart0RxFifoCount[9]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_0_iv_3_1_Z[24])
);
defparam \un1_serialnumber_0_iv_3_1[24] .INIT=16'h135F;
// @42:302
  CFG4 \un1_serialnumber_0_iv_5[4]  (
	.A(Uart0RxFifoData[4]),
	.B(un1_address_inv_9_Z),
	.C(un1_serialnumber_0_iv_5_1_Z[4]),
	.D(Uart1RxFifoData_m_0),
	.Y(un1_serialnumber_0_iv_5_Z[4])
);
defparam \un1_serialnumber_0_iv_5[4] .INIT=16'hFF8F;
// @42:302
  CFG4 \un1_serialnumber_0_iv_5_1[4]  (
	.A(DacSetpointMappingIndex_Z[4]),
	.B(un1_address_inv_3_Z),
	.C(un1_address_1_Z),
	.D(Uart3RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_5_1_Z[4])
);
defparam \un1_serialnumber_0_iv_5_1[4] .INIT=16'h135F;
// @42:302
  CFG4 \un1_serialnumber_1_iv_7_1[2]  (
	.A(Uart1RxFifoData[2]),
	.B(un1_address_inv_12_1z),
	.C(un1_address_inv_3_Z),
	.D(Uart3RxFifoData[2]),
	.Y(un1_serialnumber_1_iv_7_1_Z[2])
);
defparam \un1_serialnumber_1_iv_7_1[2] .INIT=16'h44F4;
// @42:302
  CFG3 \un1_serialnumber_1_iv_7[3]  (
	.A(un1_serialnumber_1_iv_7_1_Z[3]),
	.B(Uart2TxFifoFull),
	.C(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_7_Z[3])
);
defparam \un1_serialnumber_1_iv_7[3] .INIT=8'hBA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_7_1[3]  (
	.A(Uart1RxFifoData[3]),
	.B(un1_address_inv_12_1z),
	.C(un1_address_inv_3_Z),
	.D(Uart3RxFifoData[3]),
	.Y(un1_serialnumber_1_iv_7_1_Z[3])
);
defparam \un1_serialnumber_1_iv_7_1[3] .INIT=16'h44F4;
  CFG4 un1_address_4_2_RNI8U3E (
	.A(RamAddress[3]),
	.B(un1_address_4_2_Z),
	.C(RamAddress[7]),
	.D(RamAddress[4]),
	.Y(DataOut_194_1)
);
defparam un1_address_4_2_RNI8U3E.INIT=16'h44E4;
// @42:302
  CFG4 \un1_serialnumber_1_iv[11]  (
	.A(un1_serialnumber_1_iv_0_Z[11]),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(un1_serialnumber_1[0]),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_Z[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=16'hFEFA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_12[1]  (
	.A(un1_serialnumber_1_iv_2_Z[1]),
	.B(un1_serialnumber_1_iv_9_Z[1]),
	.C(DMMainPorts_1_RamBusDataOut[1]),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_12_Z[1])
);
defparam \un1_serialnumber_1_iv_12[1] .INIT=16'hEFEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[26]  (
	.A(un1_address_inv_14_Z),
	.B(un1_address_inv_22_1z),
	.C(Uart2RxFifoCount[11]),
	.D(HVDis2_i),
	.Y(un1_serialnumber_1_iv_3_Z[26])
);
defparam \un1_serialnumber_1_iv_3[26] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[27]  (
	.A(Uart2RxFifoCount[12]),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.C(un1_address_inv_14_Z),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_3_Z[27])
);
defparam \un1_serialnumber_1_iv_3[27] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[16]  (
	.A(Uart2ClkDivider[0]),
	.B(Oe0_c),
	.C(un1_address_inv_17_1z),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_2_Z[16])
);
defparam \un1_serialnumber_1_iv_2[16] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[19]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_22_1z),
	.C(Uart3OE_i),
	.D(Uart2ClkDivider[3]),
	.Y(un1_serialnumber_1_iv_2_Z[19])
);
defparam \un1_serialnumber_1_iv_2[19] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[18]  (
	.A(Uart2RxFifoCount[3]),
	.B(Oe2_c),
	.C(un1_address_inv_14_Z),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_3_Z[18])
);
defparam \un1_serialnumber_1_iv_3[18] .INIT=16'hECA0;
// @42:302
  CFG3 \un1_serialnumber_1_iv_0[27]  (
	.A(Uart0RxFifoCount[12]),
	.B(un1_address_inv_10_1z),
	.C(un1_address_inv_5_Z),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=8'hF8;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[8]  (
	.A(un1_address_inv_5_2_Z),
	.B(DacSetpointMappingIndex_Z[8]),
	.C(un1_address_1_Z),
	.D(un1_address_inv_6_0_Z),
	.Y(un1_serialnumber_0_iv_1_Z[8])
);
defparam \un1_serialnumber_0_iv_1[8] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[5]  (
	.A(un1_address_inv_9_Z),
	.B(un1_address_inv_3_Z),
	.C(Uart0RxFifoData[5]),
	.D(Uart3RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_1_Z[5])
);
defparam \un1_serialnumber_1_iv_1[5] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[2]  (
	.A(un1_address_1_Z),
	.B(un1_address_inv_10_1z),
	.C(Uart0TxFifoEmpty),
	.D(DacSetpointMappingIndex_Z[2]),
	.Y(un1_serialnumber_1_iv_3_Z[2])
);
defparam \un1_serialnumber_1_iv_3[2] .INIT=16'h0CAE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[3]  (
	.A(un1_address_1_Z),
	.B(un1_address_inv_10_1z),
	.C(Uart0TxFifoFull),
	.D(DacSetpointMappingIndex_Z[3]),
	.Y(un1_serialnumber_1_iv_3_Z[3])
);
defparam \un1_serialnumber_1_iv_3[3] .INIT=16'h0CAE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[1]  (
	.A(un1_address_1_Z),
	.B(un1_address_inv_10_1z),
	.C(Uart0RxFifoFull),
	.D(DacSetpointMappingIndex_Z[1]),
	.Y(un1_serialnumber_1_iv_4_Z[1])
);
defparam \un1_serialnumber_1_iv_4[1] .INIT=16'h0CAE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[0]  (
	.A(un1_address_1_Z),
	.B(un1_address_inv_10_1z),
	.C(Uart0RxFifoEmpty),
	.D(DacSetpointMappingIndex_Z[0]),
	.Y(un1_serialnumber_1_iv_3_Z[0])
);
defparam \un1_serialnumber_1_iv_3[0] .INIT=16'hEAC0;
// @42:220
  CFG3 DacSetpointMappingIndex_1_sqmuxa_2 (
	.A(N_557),
	.B(Uart2FifoReset_1_sqmuxa_i_1),
	.C(HVDis2_i_1_sqmuxa_11),
	.Y(DacSetpointMappingIndex_1_sqmuxa_2_Z)
);
defparam DacSetpointMappingIndex_1_sqmuxa_2.INIT=8'h40;
// @42:302
  CFG3 \un1_serialnumber_0_iv_0[9]  (
	.A(DacSetpointMappings_1[9]),
	.B(N_5892),
	.C(un1_address_inv_5_Z),
	.Y(un1_serialnumber_0_iv_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0[9] .INIT=8'hF2;
// @42:220
  CFG2 Uart3FifoReset_1_sqmuxa_0_0 (
	.A(RamAddress[2]),
	.B(RamAddress[11]),
	.Y(Uart3FifoReset_1_sqmuxa_0)
);
defparam Uart3FifoReset_1_sqmuxa_0_0.INIT=4'h2;
// @42:220
  CFG2 Uart2FifoReset_1_sqmuxa_0_0 (
	.A(RamAddress[11]),
	.B(RamAddress[8]),
	.Y(Uart2FifoReset_1_sqmuxa_0)
);
defparam Uart2FifoReset_1_sqmuxa_0_0.INIT=4'h1;
// @42:337
  CFG2 un1_address_inv_5_2 (
	.A(RamAddress[7]),
	.B(RamAddress[5]),
	.Y(un1_address_inv_5_2_Z)
);
defparam un1_address_inv_5_2.INIT=4'h1;
// @42:409
  CFG2 un1_address_4_2 (
	.A(RamAddress[4]),
	.B(RamAddress[6]),
	.Y(un1_address_4_2_Z)
);
defparam un1_address_4_2.INIT=4'h8;
// @42:533
  CFG2 LastReadReq_1_sqmuxa (
	.A(un3_registerspacereadreq_i),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @42:415
  CFG2 un1_address_inv_14_2_0_a2 (
	.A(RamAddress[4]),
	.B(RamAddress[5]),
	.Y(un28_readreq_2)
);
defparam un1_address_inv_14_2_0_a2.INIT=4'h1;
// @42:220
  CFG2 DacSetpointMappingIndex_1_sqmuxa_1_0_a2 (
	.A(RamAddress[1]),
	.B(LastWriteReq_Z),
	.Y(Uart2FifoReset_1_sqmuxa_i_1)
);
defparam DacSetpointMappingIndex_1_sqmuxa_1_0_a2.INIT=4'h1;
// @42:549
  CFG2 DacSetpointMappings_0_1_sqmuxa_6_i (
	.A(RamAddress[7]),
	.B(RamAddress[5]),
	.Y(N_5892)
);
defparam DacSetpointMappings_0_1_sqmuxa_6_i.INIT=4'h7;
// @42:664
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(un3_registerspacewritereq_i),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @42:409
  CFG2 un1_address_4_1_i (
	.A(RamAddress[2]),
	.B(RamAddress[3]),
	.Y(N_557)
);
defparam un1_address_4_1_i.INIT=4'h7;
// @42:549
  CFG2 HVDis2_i_0_sqmuxa_0_a2_0 (
	.A(un3_registerspacewritereq_i),
	.B(shot_i),
	.Y(N_2842)
);
defparam HVDis2_i_0_sqmuxa_0_a2_0.INIT=4'h2;
// @42:549
  CFG4 DacSetpointMappings_0_1_sqmuxa_0_a2_1_0 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[5]),
	.D(RamAddress[6]),
	.Y(DacSetpointMappings_0_1_sqmuxa_0_a2_1)
);
defparam DacSetpointMappings_0_1_sqmuxa_0_a2_1_0.INIT=16'h0020;
// @42:220
  CFG4 StartMachine_i_0_sqmuxa_0_a2_0_0 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(StartMachine_i_0_sqmuxa_0_a2_0)
);
defparam StartMachine_i_0_sqmuxa_0_a2_0_0.INIT=16'h0800;
// @42:302
  CFG3 un1_lastreadreq5_1 (
	.A(RamAddress[1]),
	.B(RamAddress[0]),
	.C(LastReadReq_Z),
	.Y(un1_lastreadreq5_1_Z)
);
defparam un1_lastreadreq5_1.INIT=8'hFE;
// @42:219
  CFG4 ReadUart3_1_sqmuxa_0_a2_0_1 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[5]),
	.D(RamAddress[6]),
	.Y(ReadUart3_1_sqmuxa_0_a2_0)
);
defparam ReadUart3_1_sqmuxa_0_a2_0_1.INIT=16'h0002;
// @42:220
  CFG3 Uart1FifoReset_1_sqmuxa_0_a2_0 (
	.A(RamAddress[4]),
	.B(RamAddress[3]),
	.C(RamAddress[2]),
	.Y(Uart1FifoReset_1_sqmuxa_0_a2_0_Z)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2_0.INIT=8'h20;
// @42:220
  CFG3 Uart0FifoReset_1_sqmuxa_0_a2_0_1 (
	.A(RamAddress[4]),
	.B(RamAddress[3]),
	.C(RamAddress[2]),
	.Y(Uart0FifoReset_1_sqmuxa_0_a2_0)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2_0_1.INIT=8'h04;
// @42:220
  CFG4 DacSetpointMappingIndex_1_sqmuxa_1 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[5]),
	.D(RamAddress[6]),
	.Y(DacSetpointMappingIndex_1_sqmuxa_1_Z)
);
defparam DacSetpointMappingIndex_1_sqmuxa_1.INIT=16'h0008;
// @42:371
  CFG4 un10_readreq_4 (
	.A(RamAddress[13]),
	.B(RamAddress[12]),
	.C(RamAddress[7]),
	.D(RamAddress[3]),
	.Y(un10_readreq_4_Z)
);
defparam un10_readreq_4.INIT=16'h0001;
// @42:371
  CFG4 un10_readreq_3 (
	.A(RamAddress[0]),
	.B(RamAddress[1]),
	.C(RamAddress[5]),
	.D(RamAddress[6]),
	.Y(un10_readreq_3_Z)
);
defparam un10_readreq_3.INIT=16'h1000;
// @42:340
  CFG3 un1_address_inv_6_0 (
	.A(RamAddress[4]),
	.B(RamAddress[3]),
	.C(RamAddress[2]),
	.Y(un1_address_inv_6_0_Z)
);
defparam un1_address_inv_6_0.INIT=8'h10;
// @42:335
  CFG3 un49_readreq_1_a3_0_c_0 (
	.A(RamAddress[7]),
	.B(RamAddress[3]),
	.C(RamAddress[6]),
	.Y(un49_readreq_1_a3_0_c_0_Z)
);
defparam un49_readreq_1_a3_0_c_0.INIT=8'h02;
// @48:783
  CFG4 un3_registerspacewritereq_0_a2_1 (
	.A(RamBusWrnRd_i),
	.B(RamBusCE_i),
	.C(RamAddress[10]),
	.D(RamAddress[11]),
	.Y(un3_registerspacewritereq_0_a2_1_Z)
);
defparam un3_registerspacewritereq_0_a2_1.INIT=16'h0008;
// @48:785
  CFG4 un3_registerspacereadreq_0_a2_1_0 (
	.A(RamBusWrnRd_i),
	.B(RamBusCE_i),
	.C(RamAddress[10]),
	.D(RamAddress[11]),
	.Y(un3_registerspacereadreq_0_a2_1)
);
defparam un3_registerspacereadreq_0_a2_1_0.INIT=16'h0004;
// @42:469
  CFG4 un1_address_inv_20 (
	.A(RamAddress[5]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_20_Z)
);
defparam un1_address_inv_20.INIT=16'h0400;
// @42:219
  CFG3 ReadUart2_1_sqmuxa_0_a2_0 (
	.A(RamAddress[5]),
	.B(RamAddress[6]),
	.C(RamAddress[7]),
	.Y(N_2833)
);
defparam ReadUart2_1_sqmuxa_0_a2_0.INIT=8'h08;
// @42:396
  CFG3 un1_address_inv_13 (
	.A(RamAddress[2]),
	.B(un1_address_4_2_Z),
	.C(RamAddress[3]),
	.Y(un1_address_inv_13_Z)
);
defparam un1_address_inv_13.INIT=8'h08;
// @42:448
  CFG4 un1_address_inv_17 (
	.A(RamAddress[6]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_17_1z)
);
defparam un1_address_inv_17.INIT=16'h0002;
// @42:473
  CFG4 un1_address_inv_21 (
	.A(RamAddress[7]),
	.B(RamAddress[5]),
	.C(RamAddress[2]),
	.D(RamAddress[3]),
	.Y(un1_address_inv_21_Z)
);
defparam un1_address_inv_21.INIT=16'h0100;
// @42:337
  CFG3 un1_address_inv_5 (
	.A(RamAddress[2]),
	.B(un1_address_inv_5_2_Z),
	.C(RamAddress[4]),
	.Y(un1_address_inv_5_Z)
);
defparam un1_address_inv_5.INIT=8'h04;
// @42:461
  CFG3 un1_address_inv_18 (
	.A(RamAddress[3]),
	.B(un28_readreq_2),
	.C(RamAddress[7]),
	.Y(un1_address_inv_18_Z)
);
defparam un1_address_inv_18.INIT=8'h08;
// @42:393
  CFG3 un1_address_inv_12 (
	.A(RamAddress[2]),
	.B(un1_address_4_2_Z),
	.C(RamAddress[3]),
	.Y(un1_address_inv_12_1z)
);
defparam un1_address_inv_12.INIT=8'h40;
// @42:377
  CFG4 un1_address_inv_10 (
	.A(RamAddress[6]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_10_1z)
);
defparam un1_address_inv_10.INIT=16'h0020;
// @42:374
  CFG4 un1_address_inv_9 (
	.A(RamAddress[6]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_9_Z)
);
defparam un1_address_inv_9.INIT=16'h2000;
// @42:302
  CFG2 \un1_serialnumber_1_iv_4_RNO[6]  (
	.A(DacSetpointMappings_1[6]),
	.B(N_5892),
	.Y(DacSetpointMappings_1_m[6])
);
defparam \un1_serialnumber_1_iv_4_RNO[6] .INIT=4'h2;
// @42:302
  CFG2 \un1_serialnumber_1_iv_4_RNO[5]  (
	.A(DacSetpointMappings_1[5]),
	.B(N_5892),
	.Y(DacSetpointMappings_1_m[5])
);
defparam \un1_serialnumber_1_iv_4_RNO[5] .INIT=4'h2;
// @42:302
  CFG2 \un1_serialnumber_1_iv_5_RNO[3]  (
	.A(DacSetpointMappings_1[3]),
	.B(N_5892),
	.Y(DacSetpointMappings_1_i_m[3])
);
defparam \un1_serialnumber_1_iv_5_RNO[3] .INIT=4'h1;
// @42:302
  CFG2 \un1_serialnumber_1_iv_5_RNO[2]  (
	.A(DacSetpointMappings_1[2]),
	.B(N_5892),
	.Y(DacSetpointMappings_1_i_m[2])
);
defparam \un1_serialnumber_1_iv_5_RNO[2] .INIT=4'h1;
// @42:343
  CFG4 un1_address_inv_7 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_7_Z)
);
defparam un1_address_inv_7.INIT=16'h0080;
// @42:431
  CFG3 un1_address_inv_3 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.Y(un1_address_inv_3_Z)
);
defparam un1_address_inv_3.INIT=8'h08;
// @42:434
  CFG4 un1_address_inv_16 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_16_1z)
);
defparam un1_address_inv_16.INIT=16'h2000;
// @42:531
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @42:531
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @42:531
  CFG3 ReadUart3_5_f0 (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart3_1_sqmuxa),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h32;
// @42:531
  CFG3 ReadUart0_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart0_1z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h54;
// @42:549
  CFG3 HVDis2_i_1_sqmuxa_11_0_a2 (
	.A(RamAddress[12]),
	.B(RamAddress[0]),
	.C(RamAddress[13]),
	.Y(HVDis2_i_1_sqmuxa_11)
);
defparam HVDis2_i_1_sqmuxa_11_0_a2.INIT=8'h01;
// @42:516
  CFG3 un1_address_1 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[2]),
	.Y(un1_address_1_Z)
);
defparam un1_address_1.INIT=8'h80;
// @20:344
  CFG2 Uart3FifoReset_RNIT71C (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_2404_i)
);
defparam Uart3FifoReset_RNIT71C.INIT=4'hE;
// @20:344
  CFG2 Uart2FifoReset_RNISUSM (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(N_2405_i)
);
defparam Uart2FifoReset_RNISUSM.INIT=4'hE;
// @20:344
  CFG2 Uart1FifoReset_RNIRLOH (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(N_2406_i)
);
defparam Uart1FifoReset_RNIRLOH.INIT=4'hE;
// @20:344
  CFG2 Uart0FifoReset_RNIQCKC (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(N_2407_i)
);
defparam Uart0FifoReset_RNIQCKC.INIT=4'hE;
// @42:531
  CFG4 ReadAck_4_u (
	.A(RegisterSpaceReadAck),
	.B(LastReadReq_Z),
	.C(un3_registerspacereadreq_i),
	.D(LastReadReq_1_sqmuxa_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h00CA;
// @42:549
  CFG4 HVDis2_i_1_sqmuxa_0_a2_0_0 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(HVDis2_i_1_sqmuxa_0_a2_0)
);
defparam HVDis2_i_1_sqmuxa_0_a2_0_0.INIT=16'h4000;
// @42:549
  CFG3 DacSetpointMappings_0_1_sqmuxa_0_a2_2_1 (
	.A(RamAddress[2]),
	.B(DacSetpointMappings_0_1_sqmuxa_0_a2_1),
	.C(RamAddress[3]),
	.Y(DacSetpointMappings_0_1_sqmuxa_0_a2_2_Z)
);
defparam DacSetpointMappings_0_1_sqmuxa_0_a2_2_1.INIT=8'h04;
// @42:220
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2_1 (
	.A(RamAddress[2]),
	.B(un3_registerspacewritereq_i),
	.C(RamAddress[4]),
	.D(RamAddress[3]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_1.INIT=16'h0004;
// @42:219
  CFG3 ReadUart3_1_sqmuxa_0_a2_1 (
	.A(RamAddress[2]),
	.B(ReadUart3_1_sqmuxa_0_a2_0),
	.C(RamAddress[3]),
	.Y(ReadUart3_1_sqmuxa_0_a2_1_Z)
);
defparam ReadUart3_1_sqmuxa_0_a2_1.INIT=8'h40;
// @42:220
  CFG4 Uart3FifoReset_1_sqmuxa_4 (
	.A(RamAddress[8]),
	.B(RamAddress[9]),
	.C(HVDis2_i_1_sqmuxa_11),
	.D(RamAddress[10]),
	.Y(Uart3FifoReset_1_sqmuxa_4_Z)
);
defparam Uart3FifoReset_1_sqmuxa_4.INIT=16'h0010;
// @42:220
  CFG4 Uart3FifoReset_1_sqmuxa_3 (
	.A(RamAddress[3]),
	.B(Uart3FifoReset_1_sqmuxa_0),
	.C(RamAddress[6]),
	.D(RamAddress[7]),
	.Y(Uart3FifoReset_1_sqmuxa_3_Z)
);
defparam Uart3FifoReset_1_sqmuxa_3.INIT=16'h0800;
// @42:220
  CFG4 Uart2FifoReset_1_sqmuxa_4 (
	.A(RamAddress[9]),
	.B(RamAddress[10]),
	.C(Uart2FifoReset_1_sqmuxa_0),
	.D(un28_readreq_2),
	.Y(Uart2FifoReset_1_sqmuxa_4_Z)
);
defparam Uart2FifoReset_1_sqmuxa_4.INIT=16'h1000;
// @42:302
  CFG4 un1_address_inv_24_0 (
	.A(RamAddress[6]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(un1_address_inv_24_0_Z)
);
defparam un1_address_inv_24_0.INIT=16'h8200;
// @42:549
  CFG4 DacSetpointMappings_0_1_sqmuxa_0_a2_2_0 (
	.A(RamAddress[9]),
	.B(RamAddress[8]),
	.C(RamAddress[11]),
	.D(RamAddress[10]),
	.Y(un1_lastreadreq5_2_0_i)
);
defparam DacSetpointMappings_0_1_sqmuxa_0_a2_2_0.INIT=16'h0001;
// @48:783
  CFG3 un3_registerspacewritereq_0_a2 (
	.A(RamAddress[12]),
	.B(un3_registerspacewritereq_0_a2_1_Z),
	.C(RamAddress[13]),
	.Y(un3_registerspacewritereq_i)
);
defparam un3_registerspacewritereq_0_a2.INIT=8'h04;
// @48:785
  CFG3 un3_registerspacereadreq_0_a2 (
	.A(RamAddress[12]),
	.B(un3_registerspacereadreq_0_a2_1),
	.C(RamAddress[13]),
	.Y(un3_registerspacereadreq_i)
);
defparam un3_registerspacereadreq_0_a2.INIT=8'h04;
// @42:478
  CFG3 un1_address_inv_22 (
	.A(N_557),
	.B(un1_address_inv_5_2_Z),
	.C(RamAddress[4]),
	.Y(un1_address_inv_22_1z)
);
defparam un1_address_inv_22.INIT=8'h40;
// @42:415
  CFG4 un1_address_inv_14 (
	.A(RamAddress[2]),
	.B(un28_readreq_2),
	.C(RamAddress[7]),
	.D(RamAddress[3]),
	.Y(un1_address_inv_14_Z)
);
defparam un1_address_inv_14.INIT=16'h0040;
// @42:465
  CFG4 un1_address_inv_19 (
	.A(RamAddress[2]),
	.B(un1_address_inv_5_2_Z),
	.C(RamAddress[4]),
	.D(RamAddress[3]),
	.Y(un1_address_inv_19_Z)
);
defparam un1_address_inv_19.INIT=16'h0040;
// @42:220
  CFG4 WriteUart1_1_sqmuxa_0_a2_s (
	.A(RamAddress[4]),
	.B(RamAddress[3]),
	.C(RamAddress[2]),
	.D(N_2833),
	.Y(ReadUart1_1_sqmuxa_0_a2_0)
);
defparam WriteUart1_1_sqmuxa_0_a2_s.INIT=16'h0200;
// @42:220
  CFG4 WriteUart2_1_sqmuxa_0_a2_s (
	.A(RamAddress[4]),
	.B(RamAddress[3]),
	.C(RamAddress[2]),
	.D(N_2833),
	.Y(ReadUart2_1_sqmuxa_0_a2_0_Z)
);
defparam WriteUart2_1_sqmuxa_0_a2_s.INIT=16'h8000;
// @42:302
  CFG2 \un1_serialnumber_1_iv_1[25]  (
	.A(un1_address_inv_5_Z),
	.B(un1_address_inv_18_Z),
	.Y(un1_serialnumber_1[25])
);
defparam \un1_serialnumber_1_iv_1[25] .INIT=4'hE;
// @42:302
  CFG2 \un1_serialnumber_1_iv_RNO[31]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[31]),
	.Y(timer_m[31])
);
defparam \un1_serialnumber_1_iv_RNO[31] .INIT=4'h8;
// @42:302
  CFG2 \un1_serialnumber_1_iv_4_RNO[15]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[15]),
	.Y(timer_m[15])
);
defparam \un1_serialnumber_1_iv_4_RNO[15] .INIT=4'h8;
// @42:302
  CFG2 \un1_serialnumber_1_iv_RNO[10]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[10]),
	.Y(timer_m[10])
);
defparam \un1_serialnumber_1_iv_RNO[10] .INIT=4'h8;
// @42:302
  CFG2 \un1_serialnumber_0_iv_RNO[30]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[30]),
	.Y(timer_m[30])
);
defparam \un1_serialnumber_0_iv_RNO[30] .INIT=4'h8;
// @42:302
  CFG3 Uart0FifoReset_RNO (
	.A(Uart0FifoReset_1_sqmuxa),
	.B(Uart0FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_743_i)
);
defparam Uart0FifoReset_RNO.INIT=8'h0E;
// @42:302
  CFG3 Uart1FifoReset_RNO (
	.A(Uart1FifoReset_1_sqmuxa),
	.B(Uart1FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_741_i)
);
defparam Uart1FifoReset_RNO.INIT=8'h0E;
// @42:302
  CFG3 Uart2FifoReset_RNO (
	.A(Uart2FifoReset_Z),
	.B(Uart2FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_739_i)
);
defparam Uart2FifoReset_RNO.INIT=8'h0E;
// @42:302
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_Z),
	.B(Uart3FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_737_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @42:302
  CFG3 WriteUart0_RNO (
	.A(WriteUart0_1z),
	.B(WriteUart0_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_735_i)
);
defparam WriteUart0_RNO.INIT=8'h0E;
// @42:302
  CFG3 WriteUart1_RNO (
	.A(WriteUart1_1_sqmuxa),
	.B(WriteUart1_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_733_i)
);
defparam WriteUart1_RNO.INIT=8'h0E;
// @42:302
  CFG3 WriteUart2_RNO (
	.A(WriteUart2_1_sqmuxa),
	.B(WriteUart2_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_731_i)
);
defparam WriteUart2_RNO.INIT=8'h0E;
// @42:302
  CFG3 WriteUart3_RNO (
	.A(WriteUart3_1_sqmuxa),
	.B(WriteUart3_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_729_i)
);
defparam WriteUart3_RNO.INIT=8'h0E;
// @42:335
  CFG4 un49_readreq_1_o3_0 (
	.A(RamAddress[7]),
	.B(RamAddress[4]),
	.C(RamAddress[3]),
	.D(RamAddress[2]),
	.Y(N_3106)
);
defparam un49_readreq_1_o3_0.INIT=16'hF7EF;
// @42:302
  CFG4 WriteAck_RNO (
	.A(RegisterSpaceWriteAck),
	.B(LastWriteReq_Z),
	.C(un3_registerspacewritereq_i),
	.D(LastWriteReq_1_sqmuxa),
	.Y(N_726_i)
);
defparam WriteAck_RNO.INIT=16'h00CA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[0]  (
	.A(un1_address_inv_16_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[0]),
	.D(Uart3RxFifoEmpty),
	.Y(un1_serialnumber_1_iv_4_Z[0])
);
defparam \un1_serialnumber_1_iv_4[0] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[0]  (
	.A(Uart1RxFifoData[0]),
	.B(un1_address_inv_12_1z),
	.C(un1_address_inv_3_Z),
	.D(Uart3RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_2_Z[0])
);
defparam \un1_serialnumber_1_iv_2[0] .INIT=16'hF888;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1_0[0]  (
	.A(Uart0RxFifoData[0]),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoEmpty),
	.D(un1_address_inv_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1_0[0] .INIT=16'hEAC0;
// @42:302
  CFG3 \un1_serialnumber_1_iv_0[0]  (
	.A(DacSetpointMappings_1[0]),
	.B(N_5892),
	.C(Uart2RxFifoData_m_0),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=8'hF2;
// @42:302
  CFG4 \un1_serialnumber_1_iv_5[1]  (
	.A(un1_address_inv_16_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[1]),
	.D(Uart3RxFifoFull),
	.Y(un1_serialnumber_1_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_5[1] .INIT=16'h0CAE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[1]  (
	.A(Uart1RxFifoData[1]),
	.B(un1_address_inv_12_1z),
	.C(un1_address_inv_3_Z),
	.D(Uart3RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_3_Z[1])
);
defparam \un1_serialnumber_1_iv_3[1] .INIT=16'h44F4;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[1]  (
	.A(Uart0RxFifoData[1]),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoFull),
	.D(un1_address_inv_9_Z),
	.Y(un1_serialnumber_1_iv_2_Z[1])
);
defparam \un1_serialnumber_1_iv_2[1] .INIT=16'h5D0C;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1_0[1]  (
	.A(un1_address_inv_20_Z),
	.B(un1_address_inv_21_Z),
	.C(un1_address_inv_6_0_Z),
	.D(un1_address_inv_5_2_Z),
	.Y(un1_serialnumber_1_iv_1_0_Z[1])
);
defparam \un1_serialnumber_1_iv_1_0[1] .INIT=16'hFEEE;
// @42:302
  CFG3 \un1_serialnumber_1_iv_0_0[1]  (
	.A(DacSetpointMappings_1[1]),
	.B(N_5892),
	.C(Uart2RxFifoData_i_m[1]),
	.Y(un1_serialnumber_1_iv_0_0_Z[1])
);
defparam \un1_serialnumber_1_iv_0_0[1] .INIT=8'hF1;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[3]  (
	.A(un1_address_inv_16_1z),
	.B(un1_address_inv_7_Z),
	.C(Uart3TxFifoFull),
	.D(timer_Z[3]),
	.Y(un1_serialnumber_1_iv_4_Z[3])
);
defparam \un1_serialnumber_1_iv_4[3] .INIT=16'h0ACE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[3]  (
	.A(Uart0RxFifoData[3]),
	.B(un1_address_inv_13_Z),
	.C(Uart1TxFifoFull),
	.D(un1_address_inv_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[3])
);
defparam \un1_serialnumber_1_iv_1[3] .INIT=16'h5D0C;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[2]  (
	.A(un1_address_inv_16_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[2]),
	.D(Uart3TxFifoEmpty),
	.Y(un1_serialnumber_1_iv_4_Z[2])
);
defparam \un1_serialnumber_1_iv_4[2] .INIT=16'h0CAE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(Uart0RxFifoData[2]),
	.B(un1_address_inv_13_Z),
	.C(Uart1TxFifoEmpty),
	.D(un1_address_inv_9_Z),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'h5D0C;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[7]  (
	.A(DacSetpointMappingIndex_Z[7]),
	.B(timer_Z[7]),
	.C(un1_address_inv_7_Z),
	.D(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_3_Z[7])
);
defparam \un1_serialnumber_1_iv_3[7] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[7]  (
	.A(un1_address_inv_9_Z),
	.B(N_5892),
	.C(DacSetpointMappings_1[7]),
	.D(Uart0RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_1_Z[7])
);
defparam \un1_serialnumber_1_iv_1[7] .INIT=16'hBA30;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[6]  (
	.A(un1_address_1_Z),
	.B(DacSetpointMappingIndex_Z[6]),
	.C(un1_address_inv_12_1z),
	.D(Uart1RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_2_Z[6])
);
defparam \un1_serialnumber_1_iv_2[6] .INIT=16'hF888;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[6]  (
	.A(un1_address_inv_9_Z),
	.B(un1_address_inv_3_Z),
	.C(Uart0RxFifoData[6]),
	.D(Uart3RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_1_Z[6])
);
defparam \un1_serialnumber_1_iv_1[6] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[18]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[18]),
	.D(Uart2ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_2_Z[18])
);
defparam \un1_serialnumber_1_iv_2[18] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[18]  (
	.A(Uart3RxFifoCount[3]),
	.B(Uart1RxFifoCount[3]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_13_Z),
	.Y(un1_serialnumber_1_iv_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1[18] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[19]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[4]),
	.D(timer_Z[19]),
	.Y(un1_serialnumber_1_iv_1_Z[19])
);
defparam \un1_serialnumber_1_iv_1[19] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_0[19]  (
	.A(Uart3RxFifoCount[4]),
	.B(Uart0RxFifoCount[4]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0[19] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[16]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[1]),
	.D(timer_Z[16]),
	.Y(un1_serialnumber_1_iv_1_Z[16])
);
defparam \un1_serialnumber_1_iv_1[16] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(Uart3RxFifoCount[1]),
	.B(Uart0RxFifoCount[1]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_0[15]  (
	.A(Uart3RxFifoCount[0]),
	.B(Uart0RxFifoCount[0]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0[15] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_2[8]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(Uart1ClkDivider[0]),
	.D(timer_Z[8]),
	.Y(un1_serialnumber_0_iv_2_Z[8])
);
defparam \un1_serialnumber_0_iv_2[8] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_3[4]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[4]),
	.D(Uart0ClkDivider[4]),
	.Y(un1_serialnumber_0_iv_3_Z[4])
);
defparam \un1_serialnumber_0_iv_3[4] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[21]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[21]),
	.D(Uart2ClkDivider[5]),
	.Y(un1_serialnumber_1_iv_2_Z[21])
);
defparam \un1_serialnumber_1_iv_2[21] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[21]  (
	.A(Uart3RxFifoCount[6]),
	.B(Uart1RxFifoCount[6]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_13_Z),
	.Y(un1_serialnumber_1_iv_1_Z[21])
);
defparam \un1_serialnumber_1_iv_1[21] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[27]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[27]),
	.D(Uart3ClkDivider[3]),
	.Y(un1_serialnumber_1_iv_2_Z[27])
);
defparam \un1_serialnumber_1_iv_2[27] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[27]  (
	.A(Uart3RxFifoCount[12]),
	.B(Uart1RxFifoCount[12]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_13_Z),
	.Y(un1_serialnumber_1_iv_1_Z[27])
);
defparam \un1_serialnumber_1_iv_1[27] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_2[20]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[20]),
	.D(Uart2ClkDivider[4]),
	.Y(un1_serialnumber_0_iv_2_Z[20])
);
defparam \un1_serialnumber_0_iv_2[20] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[20]  (
	.A(Uart3RxFifoCount[5]),
	.B(Uart1RxFifoCount[5]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_13_Z),
	.Y(un1_serialnumber_0_iv_1_Z[20])
);
defparam \un1_serialnumber_0_iv_1[20] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[23]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[23]),
	.D(Uart2ClkDivider[7]),
	.Y(un1_serialnumber_1_iv_2_Z[23])
);
defparam \un1_serialnumber_1_iv_2[23] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[23]  (
	.A(Uart3RxFifoCount[8]),
	.B(Uart1RxFifoCount[8]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_13_Z),
	.Y(un1_serialnumber_1_iv_1_Z[23])
);
defparam \un1_serialnumber_1_iv_1[23] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_2[17]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[17]),
	.D(Uart2ClkDivider[1]),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[17]  (
	.A(Uart3RxFifoCount[2]),
	.B(Uart0RxFifoCount[2]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_0_iv_1_Z[17])
);
defparam \un1_serialnumber_0_iv_1[17] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_0[17]  (
	.A(un1_address_inv_6_0_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[2]),
	.D(un1_address_inv_5_2_Z),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=16'hEAC0;
// @42:302
  CFG3 \un1_serialnumber_1_iv_2[26]  (
	.A(un1_serialnumber_1[25]),
	.B(Uart3ClkDivider[2]),
	.C(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_2_Z[26])
);
defparam \un1_serialnumber_1_iv_2[26] .INIT=8'hEA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[26]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[11]),
	.D(timer_Z[26]),
	.Y(un1_serialnumber_1_iv_1_Z[26])
);
defparam \un1_serialnumber_1_iv_1[26] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(Uart3RxFifoCount[11]),
	.B(Uart0RxFifoCount[11]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1_0[25]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[10]),
	.D(timer_Z[25]),
	.Y(un1_serialnumber_1_iv_1_Z[25])
);
defparam \un1_serialnumber_1_iv_1_0[25] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[24]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[9]),
	.D(timer_Z[24]),
	.Y(un1_serialnumber_0_iv_1_Z[24])
);
defparam \un1_serialnumber_0_iv_1[24] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[22]  (
	.A(un1_address_inv_7_Z),
	.B(un1_address_inv_13_Z),
	.C(Uart1RxFifoCount[7]),
	.D(timer_Z[22]),
	.Y(un1_serialnumber_0_iv_1_Z[22])
);
defparam \un1_serialnumber_0_iv_1[22] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_0[22]  (
	.A(Uart3RxFifoCount[7]),
	.B(Uart0RxFifoCount[7]),
	.C(un1_address_inv_16_1z),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_0_iv_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[11]),
	.D(Uart1ClkDivider[3]),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_0[29]  (
	.A(un1_address_inv_17_1z),
	.B(un1_address_inv_7_Z),
	.C(timer_Z[29]),
	.D(Uart3ClkDivider[5]),
	.Y(un1_serialnumber_0_iv_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=16'hEAC0;
// @42:371
  CFG4 un10_readreq_6 (
	.A(RamAddress[2]),
	.B(RamAddress[4]),
	.C(un10_readreq_4_Z),
	.D(un10_readreq_3_Z),
	.Y(un10_readreq_6_Z)
);
defparam un10_readreq_6.INIT=16'h2000;
// @42:335
  CFG4 un49_readreq_1_a3_0_0_0 (
	.A(un49_readreq_1_a3_0_c_0_Z),
	.B(N_2833),
	.C(RamAddress[4]),
	.D(RamAddress[2]),
	.Y(un49_readreq_1_a3_0_0_0_Z)
);
defparam un49_readreq_1_a3_0_0_0.INIT=16'hCCCE;
// @42:549
  CFG2 DacSetpointMappings_0_1_sqmuxa_0_a2_2 (
	.A(un1_lastreadreq5_2_0_i),
	.B(HVDis2_i_1_sqmuxa_11),
	.Y(N_2824)
);
defparam DacSetpointMappings_0_1_sqmuxa_0_a2_2.INIT=4'h8;
// @42:335
  CFG3 un49_readreq_1_a3_0_d (
	.A(RamAddress[6]),
	.B(N_3106),
	.C(RamAddress[5]),
	.Y(un49_readreq_1_a3_0_d_Z)
);
defparam un49_readreq_1_a3_0_d.INIT=8'h04;
// @42:302
  CFG3 \un1_serialnumber_1_iv_7[0]  (
	.A(un1_serialnumber_1_iv_2_Z[0]),
	.B(Uart2RxFifoEmpty),
	.C(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=8'hEA;
// @42:302
  CFG3 \un1_serialnumber_1_iv_9[1]  (
	.A(un1_serialnumber_1_iv_3_Z[1]),
	.B(Uart2RxFifoFull),
	.C(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_9_Z[1])
);
defparam \un1_serialnumber_1_iv_9[1] .INIT=8'hBA;
// @42:302
  CFG3 \un1_serialnumber_1_iv_7[1]  (
	.A(un1_serialnumber_1_iv_1_0_Z[1]),
	.B(un1_address_inv_19_Z),
	.C(un1_address_inv_18_Z),
	.Y(un1_serialnumber_1_iv_7_Z[1])
);
defparam \un1_serialnumber_1_iv_7[1] .INIT=8'hFE;
// @42:302
  CFG3 \un1_serialnumber_1_iv_6[3]  (
	.A(un1_serialnumber_1_iv_1_Z[3]),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.C(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_6_Z[3])
);
defparam \un1_serialnumber_1_iv_6[3] .INIT=8'hBA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_5[3]  (
	.A(Uart2RxFifoData_i_m[3]),
	.B(DacSetpointMappings_1_i_m[3]),
	.C(Uart0ClkDivider[3]),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_5_Z[3])
);
defparam \un1_serialnumber_1_iv_5[3] .INIT=16'hEFEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_5[2]  (
	.A(Uart2RxFifoData_i_m[2]),
	.B(DacSetpointMappings_1_i_m[2]),
	.C(Uart0ClkDivider[2]),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_5_Z[2])
);
defparam \un1_serialnumber_1_iv_5[2] .INIT=16'hEFEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_6[7]  (
	.A(un1_serialnumber_1_iv_3_Z[7]),
	.B(Uart1RxFifoData_m_3),
	.C(un1_address_inv_3_Z),
	.D(Uart3RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_6_Z[7])
);
defparam \un1_serialnumber_1_iv_6[7] .INIT=16'hFEEE;
// @42:302
  CFG3 \un1_serialnumber_1_iv_5[7]  (
	.A(un1_serialnumber_1_iv_1_Z[7]),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.C(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_5_Z[7])
);
defparam \un1_serialnumber_1_iv_5[7] .INIT=8'hEA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(un1_address_inv_17_1z),
	.B(Uart0ClkDivider[7]),
	.C(Uart2RxFifoData_m_7),
	.D(un1_address_inv_18_Z),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv_6[5]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[5]),
	.C(un1_serialnumber_1[0]),
	.D(Uart0ClkDivider_m[5]),
	.Y(un1_serialnumber_1_iv_6_Z[5])
);
defparam \un1_serialnumber_1_iv_6[5] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[5]  (
	.A(DMMainPorts_1_RamBusDataOut[5]),
	.B(Uart2RxFifoData_m_5),
	.C(un1_address_inv_22_1z),
	.D(DacSetpointMappings_1_m[5]),
	.Y(un1_serialnumber_1_iv_4_Z[5])
);
defparam \un1_serialnumber_1_iv_4[5] .INIT=16'hFFEC;
// @42:302
  CFG4 \un1_serialnumber_1_iv_6[6]  (
	.A(un1_address_inv_7_Z),
	.B(timer_Z[6]),
	.C(un1_serialnumber_1[0]),
	.D(Uart0ClkDivider_m[6]),
	.Y(un1_serialnumber_1_iv_6_Z[6])
);
defparam \un1_serialnumber_1_iv_6[6] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[6]  (
	.A(DMMainPorts_1_RamBusDataOut[6]),
	.B(Uart2RxFifoData_m_6),
	.C(un1_address_inv_22_1z),
	.D(DacSetpointMappings_1_m[6]),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=16'hFFEC;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[18]  (
	.A(un1_address_inv_18_Z),
	.B(un1_serialnumber_1_iv_1_Z[18]),
	.C(Uart0RxFifoCount[3]),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_1_iv_4_Z[18])
);
defparam \un1_serialnumber_1_iv_4[18] .INIT=16'hFEEE;
// @42:302
  CFG3 \un1_serialnumber_1_iv_3[19]  (
	.A(Uart2RxFifoCount[4]),
	.B(un1_serialnumber_1_iv_0_Z[19]),
	.C(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_3_Z[19])
);
defparam \un1_serialnumber_1_iv_3[19] .INIT=8'hEC;
// @42:302
  CFG3 \un1_serialnumber_1_iv_3[16]  (
	.A(Uart2RxFifoCount[1]),
	.B(un1_serialnumber_1_iv_0_Z[16]),
	.C(un1_address_inv_14_Z),
	.Y(un1_serialnumber_1_iv_3_Z[16])
);
defparam \un1_serialnumber_1_iv_3[16] .INIT=8'hEC;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[15]  (
	.A(un1_address_inv_13_Z),
	.B(un1_serialnumber_1[0]),
	.C(Uart1RxFifoCount[0]),
	.D(timer_m[15]),
	.Y(un1_serialnumber_1_iv_4_Z[15])
);
defparam \un1_serialnumber_1_iv_4[15] .INIT=16'hFFEC;
// @42:302
  CFG4 \un1_serialnumber_0_iv_3[8]  (
	.A(DacSetpointMappings_1[8]),
	.B(RamBusDataOut_m_0),
	.C(N_5892),
	.D(un1_address_inv_18_Z),
	.Y(un1_serialnumber_0_iv_3_Z[8])
);
defparam \un1_serialnumber_0_iv_3[8] .INIT=16'hFFCE;
// @42:302
  CFG4 \un1_serialnumber_0_iv_4[20]  (
	.A(un1_address_inv_18_Z),
	.B(un1_serialnumber_0_iv_1_Z[20]),
	.C(Uart0RxFifoCount[5]),
	.D(un1_address_inv_10_1z),
	.Y(un1_serialnumber_0_iv_4_Z[20])
);
defparam \un1_serialnumber_0_iv_4[20] .INIT=16'hFEEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[23]  (
	.A(Uart0RxFifoCount_m_0),
	.B(Uart2RxFifoCount[8]),
	.C(un1_address_inv_14_Z),
	.D(un1_address_inv_5_Z),
	.Y(un1_serialnumber_1_iv_3_Z[23])
);
defparam \un1_serialnumber_1_iv_3[23] .INIT=16'hFFEA;
// @42:302
  CFG4 \un1_serialnumber_1_iv_4[25]  (
	.A(Uart0RxFifoCount[10]),
	.B(un1_address_inv_10_1z),
	.C(Uart3RxFifoCount_m_0),
	.D(un1_serialnumber_1_iv_1_Z[25]),
	.Y(un1_serialnumber_1_iv_4_Z[25])
);
defparam \un1_serialnumber_1_iv_4[25] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv_3[25]  (
	.A(un1_address_inv_14_Z),
	.B(un1_address_inv_22_1z),
	.C(Uart2RxFifoCount[10]),
	.D(nHVEn1_i),
	.Y(un1_serialnumber_1_iv_3_Z[25])
);
defparam \un1_serialnumber_1_iv_3[25] .INIT=16'hECA0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_2[22]  (
	.A(Uart2RxFifoCount[7]),
	.B(Uart2ClkDivider[6]),
	.C(un1_address_inv_17_1z),
	.D(un1_address_inv_14_Z),
	.Y(un1_serialnumber_0_iv_2_Z[22])
);
defparam \un1_serialnumber_0_iv_2[22] .INIT=16'hEAC0;
// @42:302
  CFG4 un1_lastreadreq5_4 (
	.A(un1_lastreadreq5_1_Z),
	.B(shot_i),
	.C(un3_registerspacereadreq_i),
	.D(O_RNIJM1E_Y_0),
	.Y(un1_lastreadreq5_4_Z)
);
defparam un1_lastreadreq5_4.INIT=16'hEFFF;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[10]  (
	.A(Uart1ClkDivider[2]),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.C(un1_address_inv_22_1z),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_1_Z[10])
);
defparam \un1_serialnumber_1_iv_1[10] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_2[13]  (
	.A(timer_Z[13]),
	.B(un1_address_inv_7_Z),
	.C(un1_address_inv_18_Z),
	.D(un1_serialnumber_1[0]),
	.Y(un1_serialnumber_1_iv_2_Z[13])
);
defparam \un1_serialnumber_1_iv_2[13] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[14]  (
	.A(Uart1ClkDivider[6]),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.C(un1_address_inv_22_1z),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_1_Z[14])
);
defparam \un1_serialnumber_1_iv_1[14] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_0_iv_1[12]  (
	.A(Uart1ClkDivider[4]),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_address_inv_22_1z),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_0_iv_1_Z[12])
);
defparam \un1_serialnumber_0_iv_1[12] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv_1[28]  (
	.A(Uart3ClkDivider[4]),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(un1_address_inv_22_1z),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_1_Z[28])
);
defparam \un1_serialnumber_1_iv_1[28] .INIT=16'hEAC0;
// @42:302
  CFG4 \un1_serialnumber_1_iv[31]  (
	.A(un1_address_inv_17_1z),
	.B(Uart3ClkDivider[7]),
	.C(un1_address_inv_5_Z),
	.D(timer_m[31]),
	.Y(un1_serialnumber_1_iv_Z[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=16'hFFF8;
// @42:302
  CFG3 \un1_serialnumber_0_iv[29]  (
	.A(DMMainPorts_1_RamBusDataOut[29]),
	.B(un1_serialnumber_0_iv_0_Z[29]),
	.C(un1_address_inv_22_1z),
	.Y(un1_serialnumber[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=8'hEC;
// @42:302
  CFG4 \un1_serialnumber_0_iv[30]  (
	.A(un1_address_inv_17_1z),
	.B(Uart3ClkDivider[6]),
	.C(un1_address_inv_5_Z),
	.D(timer_m[30]),
	.Y(un1_serialnumber[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=16'hFFF8;
// @42:220
  CFG4 Uart3FifoReset_1_sqmuxa (
	.A(Uart3FifoReset_1_sqmuxa_3_Z),
	.B(Uart2FifoReset_1_sqmuxa_i_1),
	.C(un28_readreq_2),
	.D(Uart3FifoReset_1_sqmuxa_4_Z),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=16'h8000;
// @42:220
  CFG4 DacSetpointMappingIndex_1_sqmuxa (
	.A(DacSetpointMappingIndex_1_sqmuxa_1_Z),
	.B(un1_lastreadreq5_2_0_i),
	.C(DacSetpointMappingIndex_1_sqmuxa_2_Z),
	.D(un3_registerspacewritereq_i),
	.Y(DacSetpointMappingIndex_1_sqmuxa_Z)
);
defparam DacSetpointMappingIndex_1_sqmuxa.INIT=16'h8000;
// @42:302
  CFG4 \un1_serialnumber_1_iv_9[2]  (
	.A(un1_address_inv_21_Z),
	.B(un1_address_inv_20_Z),
	.C(un1_address_inv_19_Z),
	.D(un1_address_inv_18_Z),
	.Y(un1_serialnumber_1_iv_9_Z[2])
);
defparam \un1_serialnumber_1_iv_9[2] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_10[0]  (
	.A(un1_serialnumber_1_iv_1_Z[0]),
	.B(un1_serialnumber_1_iv_7_Z[0]),
	.C(DMMainPorts_1_RamBusDataOut[0]),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_10_Z[0])
);
defparam \un1_serialnumber_1_iv_10[0] .INIT=16'hFEEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_9[0]  (
	.A(un1_serialnumber_1[0]),
	.B(un1_serialnumber_1_iv_0_Z[0]),
	.C(Uart0ClkDivider[0]),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_9_Z[0])
);
defparam \un1_serialnumber_1_iv_9[0] .INIT=16'hFEEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_11[1]  (
	.A(un1_serialnumber_1_iv_7_Z[1]),
	.B(un1_serialnumber_1_iv_0_0_Z[1]),
	.C(Uart0ClkDivider[1]),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_1_iv_11_Z[1])
);
defparam \un1_serialnumber_1_iv_11[1] .INIT=16'hEFEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv_9_0[2]  (
	.A(un1_serialnumber_1_iv_1_Z[2]),
	.B(un1_serialnumber_1_iv_5_Z[2]),
	.C(DMMainPorts_1_RamBusDataOut[2]),
	.D(un1_address_inv_22_1z),
	.Y(un1_serialnumber_1_iv_9_0_Z[2])
);
defparam \un1_serialnumber_1_iv_9_0[2] .INIT=16'hEFEE;
// @42:302
  CFG3 \un1_serialnumber_1_iv[23]  (
	.A(un1_serialnumber_1_iv_1_Z[23]),
	.B(un1_serialnumber_1_iv_3_Z[23]),
	.C(un1_serialnumber_1_iv_2_Z[23]),
	.Y(un1_serialnumber[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=8'hFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[14]  (
	.A(timer_Z[14]),
	.B(un1_address_inv_7_Z),
	.C(un1_address_inv_18_Z),
	.D(un1_serialnumber_1_iv_1_Z[14]),
	.Y(un1_serialnumber[14])
);
defparam \un1_serialnumber_1_iv[14] .INIT=16'hFFF8;
// @42:302
  CFG4 \un1_serialnumber_1_iv[28]  (
	.A(timer_Z[28]),
	.B(un1_address_inv_7_Z),
	.C(un1_address_inv_5_Z),
	.D(un1_serialnumber_1_iv_1_Z[28]),
	.Y(un1_serialnumber[28])
);
defparam \un1_serialnumber_1_iv[28] .INIT=16'hFFF8;
// @42:302
  CFG3 \un1_serialnumber_0_iv[8]  (
	.A(un1_serialnumber_0_iv_1_Z[8]),
	.B(un1_serialnumber_0_iv_2_Z[8]),
	.C(un1_serialnumber_0_iv_3_Z[8]),
	.Y(un1_serialnumber[8])
);
defparam \un1_serialnumber_0_iv[8] .INIT=8'hFE;
// @42:220
  CFG4 Uart1FifoReset_1_sqmuxa_0_a2 (
	.A(Uart2FifoReset_1_sqmuxa_i_1),
	.B(Uart1FifoReset_1_sqmuxa_0_a2_0_Z),
	.C(N_2824),
	.D(N_2833),
	.Y(Uart1FifoReset_1_sqmuxa)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:302
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(timer_m[10]),
	.B(un1_address_inv_18_Z),
	.C(un1_serialnumber_1[0]),
	.D(un1_serialnumber_1_iv_1_Z[10]),
	.Y(un1_serialnumber[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(timer_Z[12]),
	.B(un1_address_inv_7_Z),
	.C(un1_address_inv_5_Z),
	.D(un1_serialnumber_0_iv_1_Z[12]),
	.Y(un1_serialnumber[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hFFF8;
// @42:302
  CFG3 \un1_serialnumber_0_iv[22]  (
	.A(un1_serialnumber_0_iv_0_Z[22]),
	.B(un1_serialnumber_0_iv_1_Z[22]),
	.C(un1_serialnumber_0_iv_2_Z[22]),
	.Y(un1_serialnumber[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=8'hFE;
// @42:549
  CFG4 Uart0TxFifoData_1_sqmuxa (
	.A(un10_readreq_6_Z),
	.B(N_2842),
	.C(LastWriteReq_Z),
	.D(un1_lastreadreq5_2_0_i),
	.Y(Uart0TxFifoData_1_sqmuxa_Z)
);
defparam Uart0TxFifoData_1_sqmuxa.INIT=16'h0800;
// @42:220
  CFG4 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(Uart2FifoReset_1_sqmuxa_i_1),
	.B(Uart0FifoReset_1_sqmuxa_0_a2_0),
	.C(N_2824),
	.D(N_2833),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:220
  CFG3 WriteUart3_1_sqmuxa_0_a2 (
	.A(Uart2FifoReset_1_sqmuxa_i_1),
	.B(ReadUart3_1_sqmuxa_0_a2_1_Z),
	.C(N_2824),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=8'h80;
// @42:220
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2 (
	.A(Uart2FifoReset_1_sqmuxa_i_1),
	.B(N_2833),
	.C(Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z),
	.D(N_2824),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:549
  CFG4 DacSetpointMappings_0_1_sqmuxa_0_a2 (
	.A(DacSetpointMappings_0_1_sqmuxa_0_a2_2_Z),
	.B(Uart2FifoReset_1_sqmuxa_i_1),
	.C(N_2824),
	.D(N_2842),
	.Y(DacSetpointMappings_0_1_sqmuxa)
);
defparam DacSetpointMappings_0_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:219
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(ReadUart3_1_sqmuxa_0_a2_1_Z),
	.B(N_2824),
	.C(LastReadReq_Z),
	.D(RamAddress[1]),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h0008;
// @42:302
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(un1_serialnumber_0_iv_0_Z[9]),
	.B(un1_serialnumber_0_iv_3_Z[9]),
	.C(Uart1ClkDivider[1]),
	.D(un1_address_inv_17_1z),
	.Y(un1_serialnumber_0_iv_Z[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hFEEE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_address_inv_17_1z),
	.B(Uart1ClkDivider[5]),
	.C(un1_serialnumber_1_iv_2_Z[13]),
	.D(RamBusDataOut_m_5),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFFF8;
// @42:219
  CFG4 ReadUart1_1_sqmuxa_0_a2 (
	.A(ReadUart1_1_sqmuxa_0_a2_0),
	.B(N_2824),
	.C(LastReadReq_Z),
	.D(RamAddress[1]),
	.Y(ReadUart1_1_sqmuxa)
);
defparam ReadUart1_1_sqmuxa_0_a2.INIT=16'h0008;
// @42:219
  CFG4 ReadUart2_1_sqmuxa_0_a2 (
	.A(ReadUart2_1_sqmuxa_0_a2_0_Z),
	.B(N_2824),
	.C(LastReadReq_Z),
	.D(RamAddress[1]),
	.Y(ReadUart2_1_sqmuxa)
);
defparam ReadUart2_1_sqmuxa_0_a2.INIT=16'h0008;
// @42:549
  CFG4 HVDis2_i_1_sqmuxa_0_a2_1 (
	.A(Uart2FifoReset_1_sqmuxa_i_1),
	.B(N_2824),
	.C(RamAddress[5]),
	.D(RamAddress[6]),
	.Y(N_5938)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1.INIT=16'h0008;
// @42:219
  CFG3 ReadUart0_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un1_lastreadreq5_2_0_i),
	.C(un10_readreq_6_Z),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=8'h40;
// @42:220
  CFG3 WriteUart0_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un1_lastreadreq5_2_0_i),
	.C(un10_readreq_6_Z),
	.Y(WriteUart0_1_sqmuxa_Z)
);
defparam WriteUart0_1_sqmuxa.INIT=8'h40;
// @42:302
  CFG3 \un1_serialnumber_1_iv_11[3]  (
	.A(un1_serialnumber_1_iv_9_Z[2]),
	.B(un1_serialnumber_1_iv_5_Z[3]),
	.C(un1_serialnumber_1_iv_6_Z[3]),
	.Y(un1_serialnumber_1_iv_11_Z[3])
);
defparam \un1_serialnumber_1_iv_11[3] .INIT=8'hFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[7]  (
	.A(un1_serialnumber_1_iv_4_Z[7]),
	.B(un1_serialnumber_1[0]),
	.C(un1_serialnumber_1_iv_5_Z[7]),
	.D(un1_serialnumber_1_iv_6_Z[7]),
	.Y(un1_serialnumber_1_iv_Z[7])
);
defparam \un1_serialnumber_1_iv[7] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[6]  (
	.A(un1_serialnumber_1_iv_2_Z[6]),
	.B(un1_serialnumber_1_iv_1_Z[6]),
	.C(un1_serialnumber_1_iv_4_Z[6]),
	.D(un1_serialnumber_1_iv_6_Z[6]),
	.Y(un1_serialnumber_1_iv_Z[6])
);
defparam \un1_serialnumber_1_iv[6] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[27]  (
	.A(un1_serialnumber_1_iv_0_Z[27]),
	.B(un1_serialnumber_1_iv_2_Z[27]),
	.C(un1_serialnumber_1_iv_3_Z[27]),
	.D(un1_serialnumber_1_iv_1_Z[27]),
	.Y(un1_serialnumber[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[25]  (
	.A(un1_serialnumber_1_iv_3_Z[25]),
	.B(un1_serialnumber_1_iv_4_Z[25]),
	.C(Uart3ClkDivider_m[1]),
	.D(un1_serialnumber_1[25]),
	.Y(un1_serialnumber_1_iv_Z[25])
);
defparam \un1_serialnumber_1_iv[25] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(un1_serialnumber_1_iv_1_Z[19]),
	.B(un1_serialnumber_1[0]),
	.C(un1_serialnumber_1_iv_2_Z[19]),
	.D(un1_serialnumber_1_iv_3_Z[19]),
	.Y(un1_serialnumber[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[18]  (
	.A(un1_serialnumber_1[0]),
	.B(un1_serialnumber_1_iv_2_Z[18]),
	.C(un1_serialnumber_1_iv_4_Z[18]),
	.D(un1_serialnumber_1_iv_3_Z[18]),
	.Y(un1_serialnumber[18])
);
defparam \un1_serialnumber_1_iv[18] .INIT=16'hFFFE;
// @42:302
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_1_Z[16]),
	.B(un1_serialnumber_1[0]),
	.C(un1_serialnumber_1_iv_2_Z[16]),
	.D(un1_serialnumber_1_iv_3_Z[16]),
	.Y(un1_serialnumber[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFFFE;
// @42:549
  CFG3 HVDis2_i_1_sqmuxa_0_a2 (
	.A(N_5938),
	.B(HVDis2_i_1_sqmuxa_0_a2_0),
	.C(N_2842),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a2.INIT=8'h80;
// @42:302
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_1_iv_1_Z[26]),
	.B(un1_serialnumber_1_iv_0_Z[26]),
	.C(un1_serialnumber_1_iv_2_Z[26]),
	.D(un1_serialnumber_1_iv_3_Z[26]),
	.Y(un1_serialnumber[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFFFE;
// @42:302
  CFG4 un1_lastreadreq5 (
	.A(un49_readreq_1_a3_0_0_0_Z),
	.B(un1_lastreadreq5_4_Z),
	.C(un1_lastreadreq5_2_0_i),
	.D(un49_readreq_1_a3_0_d_Z),
	.Y(un1_lastreadreq5_i)
);
defparam un1_lastreadreq5.INIT=16'h3020;
// @42:220
  CFG3 StartMachine_i_0_sqmuxa_0_a2 (
	.A(un3_registerspacewritereq_i),
	.B(N_5938),
	.C(StartMachine_i_0_sqmuxa_0_a2_0),
	.Y(StartMachine_i_0_sqmuxa)
);
defparam StartMachine_i_0_sqmuxa_0_a2.INIT=8'h80;
// @42:302
  CFG4 \un1_serialnumber_1_iv[5]  (
	.A(un1_serialnumber_1_iv_2_Z[5]),
	.B(un1_serialnumber_1_iv_1_Z[5]),
	.C(un1_serialnumber_1_iv_4_Z[5]),
	.D(un1_serialnumber_1_iv_6_Z[5]),
	.Y(un1_serialnumber_1_iv_Z[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=16'hFFFE;
// @42:549
  CFG2 Uart1TxFifoData_1_sqmuxa_0_a2 (
	.A(WriteUart1_1_sqmuxa),
	.B(N_2842),
	.Y(Uart1TxFifoData_1_sqmuxa)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2.INIT=4'h8;
// @42:549
  CFG2 Uart2TxFifoData_1_sqmuxa_0_a2 (
	.A(WriteUart2_1_sqmuxa),
	.B(N_2842),
	.Y(Uart2TxFifoData_1_sqmuxa)
);
defparam Uart2TxFifoData_1_sqmuxa_0_a2.INIT=4'h8;
// @42:302
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_3_Z[0]),
	.B(un1_serialnumber_1_iv_4_Z[0]),
	.C(un1_serialnumber_1_iv_9_Z[0]),
	.D(un1_serialnumber_1_iv_10_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFFE;
// @42:302
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_3_Z[3]),
	.B(un1_serialnumber_1_iv_4_Z[3]),
	.C(un1_serialnumber_1_iv_7_Z[3]),
	.D(un1_serialnumber_1_iv_11_Z[3]),
	.Y(un1_serialnumber_1_iv_i[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @42:302
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_5_Z[1]),
	.B(un1_serialnumber_1_iv_4_Z[1]),
	.C(un1_serialnumber_1_iv_11_Z[1]),
	.D(un1_serialnumber_1_iv_12_Z[1]),
	.Y(un1_serialnumber_1_iv_i[1])
);
defparam \DataOut_RNO[1] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14_13 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_411_FCO ;
wire ClkDiv_s_411_S ;
wire ClkDiv_s_411_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_411 (
	.FCO(ClkDiv_s_411_FCO),
	.S(ClkDiv_s_411_S),
	.Y(ClkDiv_s_411_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_411.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_411_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_3095_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_3095_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_3095_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_3095_i)
);
defparam \un17_clkdiv_1.N_3095_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @33:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @44:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_13_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [10:10] counter_r_RNILTPT6_Y;
wire [11:11] counter_r_RNIDM6G7_Y;
wire [13:13] counter_r_RNO_FCO;
wire [13:13] counter_r_RNO_Y;
wire [12:12] counter_r_RNI6GJ28_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_5;
wire [12:12] raddr_r_s_FCO_5;
wire [12:12] raddr_r_s_Y_5;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y_5;
wire [12:12] waddr_r_s_FCO_5;
wire [12:12] waddr_r_s_Y_5;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4656_i ;
wire N_38_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4662_i ;
wire N_4663_i ;
wire N_4664_i ;
wire N_4665_i ;
wire N_4666_i ;
wire N_4667_i ;
wire N_4668_i ;
wire N_4669_i ;
wire N_4670_i ;
wire N_4671_i ;
wire N_4659_i ;
wire N_4660_i ;
wire N_4661_i ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_424_FCO ;
wire raddr_r_s_424_S ;
wire raddr_r_s_424_Y ;
wire waddr_r_s_425_FCO ;
wire waddr_r_s_425_S ;
wire waddr_r_s_425_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4657 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4672 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4656_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4662_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4663_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4664_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4665_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4666_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4667_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4668_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4669_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4670_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4671_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart0RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4659_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart0RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4660_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart0RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4661_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILTPT6[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNILTPT6_Y[10]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNILTPT6[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDM6G7[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDM6G7_Y[11]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDM6G7[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI6GJ28[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI6GJ28_Y[12]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI6GJ28[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_424 (
	.FCO(raddr_r_s_424_FCO),
	.S(raddr_r_s_424_S),
	.Y(raddr_r_s_424_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_424.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_424_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_5[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_5[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_5[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_5[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_425 (
	.FCO(waddr_r_s_425_FCO),
	.S(waddr_r_s_425_S),
	.Y(waddr_r_s_425_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_425.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_425_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_5[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_5[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_5[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_5[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4656_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4656_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4656_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4656_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNISDMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_1_RNISDMJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIRCMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_1_RNIRCMJ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIVOLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_2_RNIVOLD.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIUNLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_2_RNIUNLD.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI24LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_3_RNI24LN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI13LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_3_RNI13LN.INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNIJV2T (
	.A(re_i),
	.B(we_i),
	.C(Uart0RxFifoFull),
	.D(Uart0RxFifoEmpty),
	.Y(N_38_i_i)
);
defparam empty_r_RNIJV2T.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[0]),
	.B(Uart0RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNIU9GB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(N_4656_i)
);
defparam full_r_RNIU9GB.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4662_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4663_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4664_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4665_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4666_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4667_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4668_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4669_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4670_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4671_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4659_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4660_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4661_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart0RxFifoFull),
	.D(do_read_Z),
	.Y(N_4657)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4672)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4657),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4672),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_0 */

module gated_fifo_8_13_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [12:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_0 */

module UartRxFifoExtClk_13_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @46:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_3 */

module fifo_8_13_1_0 (
  RamBusDataOut_m_5,
  RamBusDataOut_m_0,
  DMMainPorts_1_RamBusDataOut_5,
  DMMainPorts_1_RamBusDataOut_0,
  Uart2RxFifoData_i_m,
  Uart2RxFifoData,
  Uart3ClkDivider_m,
  Uart3ClkDivider,
  Uart0RxFifoCount_m_0,
  Uart0RxFifoCount_0,
  Uart2RxFifoData_m_7,
  Uart2RxFifoData_m_6,
  Uart2RxFifoData_m_5,
  Uart2RxFifoData_m_4,
  Uart2RxFifoData_m_0,
  Uart1RxFifoData_m_3,
  Uart1RxFifoData_m_0,
  Uart1RxFifoData_3,
  Uart1RxFifoData_0,
  Uart0ClkDivider_m,
  Uart0ClkDivider,
  RamAddress_0,
  RamAddress_5,
  RamAddress_1,
  Uart1ClkDivider_m_0,
  Uart1ClkDivider_0,
  Uart3RxFifoCount_m_0,
  Uart3RxFifoCount_0,
  Uart0TxFifoData,
  OutgoingTxByte,
  un1_address_inv_22,
  un1_address_inv_10,
  un1_address_inv_12,
  un1_address_inv_16,
  un1_address_inv_17,
  we_i,
  re_i,
  r_ack_i,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty
)
;
output RamBusDataOut_m_5 ;
output RamBusDataOut_m_0 ;
input DMMainPorts_1_RamBusDataOut_5 ;
input DMMainPorts_1_RamBusDataOut_0 ;
output [3:1] Uart2RxFifoData_i_m ;
input [7:0] Uart2RxFifoData ;
output [1:0] Uart3ClkDivider_m ;
input [1:0] Uart3ClkDivider ;
output Uart0RxFifoCount_m_0 ;
input Uart0RxFifoCount_0 ;
output Uart2RxFifoData_m_7 ;
output Uart2RxFifoData_m_6 ;
output Uart2RxFifoData_m_5 ;
output Uart2RxFifoData_m_4 ;
output Uart2RxFifoData_m_0 ;
output Uart1RxFifoData_m_3 ;
output Uart1RxFifoData_m_0 ;
input Uart1RxFifoData_3 ;
input Uart1RxFifoData_0 ;
output [6:5] Uart0ClkDivider_m ;
input [6:5] Uart0ClkDivider ;
input RamAddress_0 ;
input RamAddress_5 ;
input RamAddress_1 ;
output Uart1ClkDivider_m_0 ;
input Uart1ClkDivider_0 ;
output Uart3RxFifoCount_m_0 ;
input Uart3RxFifoCount_0 ;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input un1_address_inv_22 ;
input un1_address_inv_10 ;
input un1_address_inv_12 ;
input un1_address_inv_16 ;
input un1_address_inv_17 ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
wire RamBusDataOut_m_5 ;
wire RamBusDataOut_m_0 ;
wire DMMainPorts_1_RamBusDataOut_5 ;
wire DMMainPorts_1_RamBusDataOut_0 ;
wire Uart0RxFifoCount_m_0 ;
wire Uart0RxFifoCount_0 ;
wire Uart2RxFifoData_m_7 ;
wire Uart2RxFifoData_m_6 ;
wire Uart2RxFifoData_m_5 ;
wire Uart2RxFifoData_m_4 ;
wire Uart2RxFifoData_m_0 ;
wire Uart1RxFifoData_m_3 ;
wire Uart1RxFifoData_m_0 ;
wire Uart1RxFifoData_3 ;
wire Uart1RxFifoData_0 ;
wire RamAddress_0 ;
wire RamAddress_5 ;
wire RamAddress_1 ;
wire Uart1ClkDivider_m_0 ;
wire Uart1ClkDivider_0 ;
wire Uart3RxFifoCount_m_0 ;
wire Uart3RxFifoCount_0 ;
wire un1_address_inv_22 ;
wire un1_address_inv_10 ;
wire un1_address_inv_12 ;
wire un1_address_inv_16 ;
wire un1_address_inv_17 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [10:10] counter_r_RNIVMNU2_Y;
wire [11:11] counter_r_RNI138I3_Y;
wire [13:13] counter_r_RNO_FCO_0;
wire [13:13] counter_r_RNO_Y_0;
wire [12:12] counter_r_RNI4GO54_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_1;
wire [11:1] raddr_r_cry_Y_4;
wire [12:12] raddr_r_s_FCO_4;
wire [12:12] raddr_r_s_Y_4;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_1;
wire [11:1] waddr_r_cry_Y_4;
wire [12:12] waddr_r_s_FCO_4;
wire [12:12] waddr_r_s_Y_4;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_0;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_0;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_0;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_0;
wire Uart0TxFifoEmpty_i ;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_422_FCO ;
wire raddr_r_s_422_S ;
wire raddr_r_s_422_Y ;
wire waddr_r_s_423_FCO ;
wire waddr_r_s_423_S ;
wire waddr_r_s_423_Y ;
wire do_write_Z ;
wire un9_counter_r_9 ;
wire un14_counter_r_3 ;
wire un5_counter_r_7 ;
wire un5_counter_r_6 ;
wire un5_counter_r_4 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un9_counter_r_0 ;
wire un5_counter_r_5_0 ;
wire un5_counter_r_4_0 ;
wire un14_counter_r_11 ;
wire un9_counter_r_2_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un5_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI6FI1 (
	.A(Uart0TxFifoEmpty),
	.Y(Uart0TxFifoEmpty_i)
);
defparam empty_r_RNI6FI1.INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVMNU2[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIVMNU2_Y[10]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIVMNU2[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI138I3[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI138I3_Y[11]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI138I3[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_0[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_0[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI4GO54[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI4GO54_Y[12]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI4GO54[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_422 (
	.FCO(raddr_r_s_422_FCO),
	.S(raddr_r_s_422_S),
	.Y(raddr_r_s_422_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_422.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_1[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_422_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_4[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_4[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_4[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_4[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_423 (
	.FCO(waddr_r_s_423_FCO),
	.S(waddr_r_s_423_S),
	.Y(waddr_r_s_423_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_423.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_423_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_4[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_4[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_4[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_4[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_0[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_0[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_0[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_0[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI6R1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI6R1V.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI5Q1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI5Q1V.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI961P[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNI961P[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI851P[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNI851P[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNICH0J[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_3_OLDA_RNICH0J[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIBG0J[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_3_OLDA_RNIBG0J[0] .INIT=8'hD8;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[2]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_4  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un5_counter_r_4)
);
defparam \update.un5_counter_r_4 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_5_0  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.C(un9_counter_r_0),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_5_0)
);
defparam \update.un5_counter_r_5_0 .INIT=16'h1000;
// @39:82
  CFG4 \update.un5_counter_r_4_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(do_read_Z),
	.Y(un5_counter_r_4_0)
);
defparam \update.un5_counter_r_4_1 .INIT=16'h4000;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.C(un14_counter_r_9),
	.D(un14_counter_r_3),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(un5_counter_r_6),
	.Y(un9_counter_r_2_0)
);
defparam \update.un9_counter_r_2_0 .INIT=16'h1000;
// @42:302
  CFG2 \Uart3ClkDivider_m_cZ[1]  (
	.A(un1_address_inv_17),
	.B(Uart3ClkDivider[1]),
	.Y(Uart3ClkDivider_m[1])
);
defparam \Uart3ClkDivider_m_cZ[1] .INIT=4'h8;
// @42:302
  CFG2 \Uart3RxFifoCount_m[10]  (
	.A(un1_address_inv_16),
	.B(Uart3RxFifoCount_0),
	.Y(Uart3RxFifoCount_m_0)
);
defparam \Uart3RxFifoCount_m[10] .INIT=4'h8;
// @42:302
  CFG2 \Uart1ClkDivider_m[7]  (
	.A(un1_address_inv_17),
	.B(Uart1ClkDivider_0),
	.Y(Uart1ClkDivider_m_0)
);
defparam \Uart1ClkDivider_m[7] .INIT=4'h8;
// @42:302
  CFG4 \Uart2RxFifoData_m[7]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[7]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_m_7)
);
defparam \Uart2RxFifoData_m[7] .INIT=16'h0080;
// @42:302
  CFG2 \Uart1RxFifoData_m[7]  (
	.A(un1_address_inv_12),
	.B(Uart1RxFifoData_3),
	.Y(Uart1RxFifoData_m_3)
);
defparam \Uart1RxFifoData_m[7] .INIT=4'h8;
// @42:302
  CFG2 \Uart0ClkDivider_m_cZ[6]  (
	.A(un1_address_inv_17),
	.B(Uart0ClkDivider[6]),
	.Y(Uart0ClkDivider_m[6])
);
defparam \Uart0ClkDivider_m_cZ[6] .INIT=4'h8;
// @42:302
  CFG4 \Uart2RxFifoData_m[6]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[6]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_m_6)
);
defparam \Uart2RxFifoData_m[6] .INIT=16'h0080;
// @42:302
  CFG2 \Uart0ClkDivider_m_cZ[5]  (
	.A(un1_address_inv_17),
	.B(Uart0ClkDivider[5]),
	.Y(Uart0ClkDivider_m[5])
);
defparam \Uart0ClkDivider_m_cZ[5] .INIT=4'h8;
// @42:302
  CFG4 \Uart2RxFifoData_m[5]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[5]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_m_5)
);
defparam \Uart2RxFifoData_m[5] .INIT=16'h0080;
// @42:302
  CFG4 \Uart2RxFifoData_m[4]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[4]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_m_4)
);
defparam \Uart2RxFifoData_m[4] .INIT=16'h0080;
// @42:302
  CFG2 \Uart1RxFifoData_m[4]  (
	.A(un1_address_inv_12),
	.B(Uart1RxFifoData_0),
	.Y(Uart1RxFifoData_m_0)
);
defparam \Uart1RxFifoData_m[4] .INIT=4'h8;
// @42:302
  CFG4 \Uart2RxFifoData_i_m_cZ[3]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[3]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_i_m[3])
);
defparam \Uart2RxFifoData_i_m_cZ[3] .INIT=16'h0020;
// @42:302
  CFG4 \Uart2RxFifoData_i_m_cZ[2]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[2]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_i_m[2])
);
defparam \Uart2RxFifoData_i_m_cZ[2] .INIT=16'h0020;
// @42:302
  CFG4 \Uart2RxFifoData_m[0]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[0]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_m_0)
);
defparam \Uart2RxFifoData_m[0] .INIT=16'h0080;
// @42:302
  CFG2 \Uart0RxFifoCount_m[8]  (
	.A(un1_address_inv_10),
	.B(Uart0RxFifoCount_0),
	.Y(Uart0RxFifoCount_m_0)
);
defparam \Uart0RxFifoCount_m[8] .INIT=4'h8;
// @42:302
  CFG2 \Uart3ClkDivider_m_cZ[0]  (
	.A(un1_address_inv_17),
	.B(Uart3ClkDivider[0]),
	.Y(Uart3ClkDivider_m[0])
);
defparam \Uart3ClkDivider_m_cZ[0] .INIT=4'h8;
// @42:302
  CFG4 \Uart2RxFifoData_i_m_cZ[1]  (
	.A(RamAddress_0),
	.B(Uart2RxFifoData[1]),
	.C(RamAddress_5),
	.D(RamAddress_1),
	.Y(Uart2RxFifoData_i_m[1])
);
defparam \Uart2RxFifoData_i_m_cZ[1] .INIT=16'h0020;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG3 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=8'h80;
// @42:302
  CFG2 \RamBusDataOut_m[13]  (
	.A(un1_address_inv_22),
	.B(DMMainPorts_1_RamBusDataOut_5),
	.Y(RamBusDataOut_m_5)
);
defparam \RamBusDataOut_m[13] .INIT=4'h8;
// @42:302
  CFG2 \RamBusDataOut_m[8]  (
	.A(un1_address_inv_22),
	.B(DMMainPorts_1_RamBusDataOut_0),
	.Y(RamBusDataOut_m_0)
);
defparam \RamBusDataOut_m[8] .INIT=4'h8;
// @39:82
  CFG4 \update.un5_counter_r  (
	.A(un5_counter_r_4),
	.B(un5_counter_r_5_0),
	.C(do_write_Z),
	.D(un5_counter_r_4_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h0800;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_read_Z),
	.B(un19_counter_r),
	.C(do_write_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hDCCC;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_0),
	.C(un9_counter_r_2_0),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_0 */

module gated_fifo_8_13_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart3RxFifoCount_0,
  Uart3RxFifoCount_m_0,
  Uart1ClkDivider_0,
  Uart1ClkDivider_m_0,
  RamAddress_0,
  RamAddress_5,
  RamAddress_1,
  Uart0ClkDivider,
  Uart0ClkDivider_m,
  Uart1RxFifoData_3,
  Uart1RxFifoData_0,
  Uart1RxFifoData_m_3,
  Uart1RxFifoData_m_0,
  Uart2RxFifoData_m_7,
  Uart2RxFifoData_m_6,
  Uart2RxFifoData_m_5,
  Uart2RxFifoData_m_4,
  Uart2RxFifoData_m_0,
  Uart0RxFifoCount_0,
  Uart0RxFifoCount_m_0,
  Uart3ClkDivider,
  Uart3ClkDivider_m,
  Uart2RxFifoData,
  Uart2RxFifoData_i_m,
  DMMainPorts_1_RamBusDataOut_5,
  DMMainPorts_1_RamBusDataOut_0,
  RamBusDataOut_m_5,
  RamBusDataOut_m_0,
  CurrentState,
  Uart0TxFifoFull,
  un1_address_inv_17,
  un1_address_inv_16,
  un1_address_inv_12,
  un1_address_inv_10,
  un1_address_inv_22,
  un1_NextState_1_sqmuxa_i_1,
  Uart0TxFifoEmpty,
  WriteUart0,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
input Uart3RxFifoCount_0 ;
output Uart3RxFifoCount_m_0 ;
input Uart1ClkDivider_0 ;
output Uart1ClkDivider_m_0 ;
input RamAddress_0 ;
input RamAddress_5 ;
input RamAddress_1 ;
input [6:5] Uart0ClkDivider ;
output [6:5] Uart0ClkDivider_m ;
input Uart1RxFifoData_3 ;
input Uart1RxFifoData_0 ;
output Uart1RxFifoData_m_3 ;
output Uart1RxFifoData_m_0 ;
output Uart2RxFifoData_m_7 ;
output Uart2RxFifoData_m_6 ;
output Uart2RxFifoData_m_5 ;
output Uart2RxFifoData_m_4 ;
output Uart2RxFifoData_m_0 ;
input Uart0RxFifoCount_0 ;
output Uart0RxFifoCount_m_0 ;
input [1:0] Uart3ClkDivider ;
output [1:0] Uart3ClkDivider_m ;
input [7:0] Uart2RxFifoData ;
output [3:1] Uart2RxFifoData_i_m ;
input DMMainPorts_1_RamBusDataOut_5 ;
input DMMainPorts_1_RamBusDataOut_0 ;
output RamBusDataOut_m_5 ;
output RamBusDataOut_m_0 ;
input [1:0] CurrentState ;
output Uart0TxFifoFull ;
input un1_address_inv_17 ;
input un1_address_inv_16 ;
input un1_address_inv_12 ;
input un1_address_inv_10 ;
input un1_address_inv_22 ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart0TxFifoEmpty ;
input WriteUart0 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart3RxFifoCount_0 ;
wire Uart3RxFifoCount_m_0 ;
wire Uart1ClkDivider_0 ;
wire Uart1ClkDivider_m_0 ;
wire RamAddress_0 ;
wire RamAddress_5 ;
wire RamAddress_1 ;
wire Uart1RxFifoData_3 ;
wire Uart1RxFifoData_0 ;
wire Uart1RxFifoData_m_3 ;
wire Uart1RxFifoData_m_0 ;
wire Uart2RxFifoData_m_7 ;
wire Uart2RxFifoData_m_6 ;
wire Uart2RxFifoData_m_5 ;
wire Uart2RxFifoData_m_4 ;
wire Uart2RxFifoData_m_0 ;
wire Uart0RxFifoCount_0 ;
wire Uart0RxFifoCount_m_0 ;
wire DMMainPorts_1_RamBusDataOut_5 ;
wire DMMainPorts_1_RamBusDataOut_0 ;
wire RamBusDataOut_m_5 ;
wire RamBusDataOut_m_0 ;
wire Uart0TxFifoFull ;
wire un1_address_inv_17 ;
wire un1_address_inv_16 ;
wire un1_address_inv_12 ;
wire un1_address_inv_10 ;
wire un1_address_inv_22 ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart0TxFifoEmpty ;
wire WriteUart0 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIFPMA1 (
	.A(CurrentState[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIFPMA1.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_0 fifo_i (
	.RamBusDataOut_m_5(RamBusDataOut_m_5),
	.RamBusDataOut_m_0(RamBusDataOut_m_0),
	.DMMainPorts_1_RamBusDataOut_5(DMMainPorts_1_RamBusDataOut_5),
	.DMMainPorts_1_RamBusDataOut_0(DMMainPorts_1_RamBusDataOut_0),
	.Uart2RxFifoData_i_m(Uart2RxFifoData_i_m[3:1]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart3ClkDivider_m(Uart3ClkDivider_m[1:0]),
	.Uart3ClkDivider(Uart3ClkDivider[1:0]),
	.Uart0RxFifoCount_m_0(Uart0RxFifoCount_m_0),
	.Uart0RxFifoCount_0(Uart0RxFifoCount_0),
	.Uart2RxFifoData_m_7(Uart2RxFifoData_m_7),
	.Uart2RxFifoData_m_6(Uart2RxFifoData_m_6),
	.Uart2RxFifoData_m_5(Uart2RxFifoData_m_5),
	.Uart2RxFifoData_m_4(Uart2RxFifoData_m_4),
	.Uart2RxFifoData_m_0(Uart2RxFifoData_m_0),
	.Uart1RxFifoData_m_3(Uart1RxFifoData_m_3),
	.Uart1RxFifoData_m_0(Uart1RxFifoData_m_0),
	.Uart1RxFifoData_3(Uart1RxFifoData_3),
	.Uart1RxFifoData_0(Uart1RxFifoData_0),
	.Uart0ClkDivider_m(Uart0ClkDivider_m[6:5]),
	.Uart0ClkDivider(Uart0ClkDivider[6:5]),
	.RamAddress_0(RamAddress_0),
	.RamAddress_5(RamAddress_5),
	.RamAddress_1(RamAddress_1),
	.Uart1ClkDivider_m_0(Uart1ClkDivider_m_0),
	.Uart1ClkDivider_0(Uart1ClkDivider_0),
	.Uart3RxFifoCount_m_0(Uart3RxFifoCount_m_0),
	.Uart3RxFifoCount_0(Uart3RxFifoCount_0),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.un1_address_inv_22(un1_address_inv_22),
	.un1_address_inv_10(un1_address_inv_10),
	.un1_address_inv_12(un1_address_inv_12),
	.un1_address_inv_16(un1_address_inv_16),
	.un1_address_inv_17(un1_address_inv_17),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_0 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI1AV62 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI1AV62.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module UartTxFifoExtClk_13_3 (
  RamBusDataOut_m_5,
  RamBusDataOut_m_0,
  DMMainPorts_1_RamBusDataOut_5,
  DMMainPorts_1_RamBusDataOut_0,
  Uart2RxFifoData_i_m,
  Uart2RxFifoData,
  Uart3ClkDivider_m,
  Uart3ClkDivider,
  Uart0RxFifoCount_m_0,
  Uart0RxFifoCount_0,
  Uart2RxFifoData_m_7,
  Uart2RxFifoData_m_6,
  Uart2RxFifoData_m_5,
  Uart2RxFifoData_m_4,
  Uart2RxFifoData_m_0,
  Uart1RxFifoData_m_3,
  Uart1RxFifoData_m_0,
  Uart1RxFifoData_3,
  Uart1RxFifoData_0,
  Uart0ClkDivider_m,
  Uart0ClkDivider,
  RamAddress_0,
  RamAddress_5,
  RamAddress_1,
  Uart1ClkDivider_m_0,
  Uart1ClkDivider_0,
  Uart3RxFifoCount_m_0,
  Uart3RxFifoCount_0,
  Uart0TxFifoData,
  Tx0_c,
  UartTxClk0,
  WriteUart0,
  Uart0TxFifoEmpty,
  un1_address_inv_22,
  un1_address_inv_10,
  un1_address_inv_12,
  un1_address_inv_16,
  un1_address_inv_17,
  Uart0TxFifoFull,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output RamBusDataOut_m_5 ;
output RamBusDataOut_m_0 ;
input DMMainPorts_1_RamBusDataOut_5 ;
input DMMainPorts_1_RamBusDataOut_0 ;
output [3:1] Uart2RxFifoData_i_m ;
input [7:0] Uart2RxFifoData ;
output [1:0] Uart3ClkDivider_m ;
input [1:0] Uart3ClkDivider ;
output Uart0RxFifoCount_m_0 ;
input Uart0RxFifoCount_0 ;
output Uart2RxFifoData_m_7 ;
output Uart2RxFifoData_m_6 ;
output Uart2RxFifoData_m_5 ;
output Uart2RxFifoData_m_4 ;
output Uart2RxFifoData_m_0 ;
output Uart1RxFifoData_m_3 ;
output Uart1RxFifoData_m_0 ;
input Uart1RxFifoData_3 ;
input Uart1RxFifoData_0 ;
output [6:5] Uart0ClkDivider_m ;
input [6:5] Uart0ClkDivider ;
input RamAddress_0 ;
input RamAddress_5 ;
input RamAddress_1 ;
output Uart1ClkDivider_m_0 ;
input Uart1ClkDivider_0 ;
output Uart3RxFifoCount_m_0 ;
input Uart3RxFifoCount_0 ;
input [7:0] Uart0TxFifoData ;
output Tx0_c ;
input UartTxClk0 ;
input WriteUart0 ;
output Uart0TxFifoEmpty ;
input un1_address_inv_22 ;
input un1_address_inv_10 ;
input un1_address_inv_12 ;
input un1_address_inv_16 ;
input un1_address_inv_17 ;
output Uart0TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire RamBusDataOut_m_5 ;
wire RamBusDataOut_m_0 ;
wire DMMainPorts_1_RamBusDataOut_5 ;
wire DMMainPorts_1_RamBusDataOut_0 ;
wire Uart0RxFifoCount_m_0 ;
wire Uart0RxFifoCount_0 ;
wire Uart2RxFifoData_m_7 ;
wire Uart2RxFifoData_m_6 ;
wire Uart2RxFifoData_m_5 ;
wire Uart2RxFifoData_m_4 ;
wire Uart2RxFifoData_m_0 ;
wire Uart1RxFifoData_m_3 ;
wire Uart1RxFifoData_m_0 ;
wire Uart1RxFifoData_3 ;
wire Uart1RxFifoData_0 ;
wire RamAddress_0 ;
wire RamAddress_5 ;
wire RamAddress_1 ;
wire Uart1ClkDivider_m_0 ;
wire Uart1ClkDivider_0 ;
wire Uart3RxFifoCount_m_0 ;
wire Uart3RxFifoCount_0 ;
wire Tx0_c ;
wire UartTxClk0 ;
wire WriteUart0 ;
wire Uart0TxFifoEmpty ;
wire un1_address_inv_22 ;
wire un1_address_inv_10 ;
wire un1_address_inv_12 ;
wire un1_address_inv_16 ;
wire un1_address_inv_17 ;
wire Uart0TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart3RxFifoCount_0(Uart3RxFifoCount_0),
	.Uart3RxFifoCount_m_0(Uart3RxFifoCount_m_0),
	.Uart1ClkDivider_0(Uart1ClkDivider_0),
	.Uart1ClkDivider_m_0(Uart1ClkDivider_m_0),
	.RamAddress_0(RamAddress_0),
	.RamAddress_5(RamAddress_5),
	.RamAddress_1(RamAddress_1),
	.Uart0ClkDivider(Uart0ClkDivider[6:5]),
	.Uart0ClkDivider_m(Uart0ClkDivider_m[6:5]),
	.Uart1RxFifoData_3(Uart1RxFifoData_3),
	.Uart1RxFifoData_0(Uart1RxFifoData_0),
	.Uart1RxFifoData_m_3(Uart1RxFifoData_m_3),
	.Uart1RxFifoData_m_0(Uart1RxFifoData_m_0),
	.Uart2RxFifoData_m_7(Uart2RxFifoData_m_7),
	.Uart2RxFifoData_m_6(Uart2RxFifoData_m_6),
	.Uart2RxFifoData_m_5(Uart2RxFifoData_m_5),
	.Uart2RxFifoData_m_4(Uart2RxFifoData_m_4),
	.Uart2RxFifoData_m_0(Uart2RxFifoData_m_0),
	.Uart0RxFifoCount_0(Uart0RxFifoCount_0),
	.Uart0RxFifoCount_m_0(Uart0RxFifoCount_m_0),
	.Uart3ClkDivider(Uart3ClkDivider[1:0]),
	.Uart3ClkDivider_m(Uart3ClkDivider_m[1:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoData_i_m(Uart2RxFifoData_i_m[3:1]),
	.DMMainPorts_1_RamBusDataOut_5(DMMainPorts_1_RamBusDataOut_5),
	.DMMainPorts_1_RamBusDataOut_0(DMMainPorts_1_RamBusDataOut_0),
	.RamBusDataOut_m_5(RamBusDataOut_m_5),
	.RamBusDataOut_m_0(RamBusDataOut_m_0),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.un1_address_inv_17(un1_address_inv_17),
	.un1_address_inv_16(un1_address_inv_16),
	.un1_address_inv_12(un1_address_inv_12),
	.un1_address_inv_10(un1_address_inv_10),
	.un1_address_inv_22(un1_address_inv_22),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.WriteUart0(WriteUart0),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @47:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @47:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_410_FCO ;
wire ClkDiv_s_410_S ;
wire ClkDiv_s_410_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_410 (
	.FCO(ClkDiv_s_410_FCO),
	.S(ClkDiv_s_410_S),
	.Y(ClkDiv_s_410_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_410.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_410_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_3090_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_3090_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_3090_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(N_3090_i)
);
defparam \un17_clkdiv_1.N_3090_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @33:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0013;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h5F7F;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:114
  CFG3 \samplecnt_RNI2VJU[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNI2VJU[1] .INIT=8'h08;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(bitpos_0_sqmuxa),
	.C(CO1),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=8'hD2;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @44:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_13_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [9:9] counter_r_RNIUA417_Y;
wire [10:10] counter_r_RNIO6LS7_Y;
wire [11:11] counter_r_RNIJ36O8_Y;
wire [13:13] counter_r_RNO_FCO_1;
wire [13:13] counter_r_RNO_Y_1;
wire [12:12] counter_r_RNIF1NJ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_3;
wire [12:12] raddr_r_s_FCO_3;
wire [12:12] raddr_r_s_Y_3;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y_3;
wire [12:12] waddr_r_s_FCO_3;
wire [12:12] waddr_r_s_Y_3;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_1;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_1;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_1;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_1;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4673_i ;
wire N_4695_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4680_i ;
wire N_4681_i ;
wire N_4682_i ;
wire N_4683_i ;
wire N_4684_i ;
wire N_4685_i ;
wire N_4686_i ;
wire N_4687_i ;
wire N_4688_i ;
wire N_4689_i ;
wire N_4677_i ;
wire N_4678_i ;
wire N_4679_i ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_420_FCO ;
wire raddr_r_s_420_S ;
wire raddr_r_s_420_Y ;
wire waddr_r_s_421_FCO ;
wire waddr_r_s_421_S ;
wire waddr_r_s_421_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4674 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4690 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4673_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4695_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4680_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4681_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4682_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4683_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4684_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4685_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4686_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4687_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4688_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4689_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart1RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4677_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart1RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4678_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart1RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4679_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIO6LS7[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIO6LS7_Y[10]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIO6LS7[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJ36O8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIJ36O8_Y[11]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIJ36O8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_1[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_1[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIF1NJ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIF1NJ9_Y[12]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIF1NJ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_420 (
	.FCO(raddr_r_s_420_FCO),
	.S(raddr_r_s_420_S),
	.Y(raddr_r_s_420_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_420.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_420_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_3[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_3[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_3[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_3[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_421 (
	.FCO(waddr_r_s_421_FCO),
	.S(waddr_r_s_421_S),
	.Y(waddr_r_s_421_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_421.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_421_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_3[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_3[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_3[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_3[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_1[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4673_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_1[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4673_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_1[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4673_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_1[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4673_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIVCQG[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart1RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIVCQG[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIUBQG[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart1RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIUBQG[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI2OPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_2_RNI2OPQ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI1NPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_2_RNI1NPQ.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI53PK[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart1RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNI53PK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI42PK[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart1RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNI42PK[0] .INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNINACE1 (
	.A(re_i),
	.B(we_i),
	.C(Uart1RxFifoFull),
	.D(Uart1RxFifoEmpty),
	.Y(N_4695_i)
);
defparam empty_r_RNINACE1.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[0]),
	.B(Uart1RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNI0F9T (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(N_4673_i)
);
defparam full_r_RNI0F9T.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4680_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4681_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4682_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4683_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4684_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4685_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4686_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4687_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4688_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4689_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4677_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4678_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4679_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart1RxFifoFull),
	.D(do_read_Z),
	.Y(N_4674)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4690)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4674),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4690),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_1 */

module gated_fifo_8_13_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [12:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_1 */

module UartRxFifoExtClk_13_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @46:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_2 */

module fifo_8_13_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [10:10] counter_r_RNI268D9_Y;
wire [11:11] counter_r_RNI7S76A_Y;
wire [13:13] counter_r_RNO_FCO_2;
wire [13:13] counter_r_RNO_Y_2;
wire [12:12] counter_r_RNIDJ7VA_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_0;
wire [11:1] raddr_r_cry_Y_2;
wire [12:12] raddr_r_s_FCO_2;
wire [12:12] raddr_r_s_Y_2;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_0;
wire [11:1] waddr_r_cry_Y_2;
wire [12:12] waddr_r_s_FCO_2;
wire [12:12] waddr_r_s_Y_2;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_2;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_2;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_2;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_2;
wire Uart1TxFifoEmpty_i ;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_418_FCO ;
wire raddr_r_s_418_S ;
wire raddr_r_s_418_Y ;
wire waddr_r_s_419_FCO ;
wire waddr_r_s_419_S ;
wire waddr_r_s_419_Y ;
wire do_write_Z ;
wire un9_counter_r_9 ;
wire un14_counter_r_3 ;
wire un5_counter_r_7 ;
wire un5_counter_r_6 ;
wire un5_counter_r_4 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un9_counter_r_0 ;
wire un5_counter_r_5_0 ;
wire un5_counter_r_4_0 ;
wire un14_counter_r_11 ;
wire un9_counter_r_2_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un5_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI79O3 (
	.A(Uart1TxFifoEmpty),
	.Y(Uart1TxFifoEmpty_i)
);
defparam empty_r_RNI79O3.INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI268D9[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI268D9_Y[10]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI268D9[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7S76A[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI7S76A_Y[11]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI7S76A[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_2[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_2[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIDJ7VA[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIDJ7VA_Y[12]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIDJ7VA[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_418 (
	.FCO(raddr_r_s_418_FCO),
	.S(raddr_r_s_418_S),
	.Y(raddr_r_s_418_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_418.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_0[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_418_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_2[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_2[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_2[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_2[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_419 (
	.FCO(waddr_r_s_419_FCO),
	.S(waddr_r_s_419_S),
	.Y(waddr_r_s_419_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_419.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_419_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_2[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_2[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_2[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_2[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_2[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_2[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_2[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_2[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI907J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI907J.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI8V6J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI8V6J.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNICB6D[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNICB6D[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNIBA6D[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNIBA6D[0] .INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIFM5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIFM5N.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIEL5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIEL5N.INIT=8'hD8;
// @39:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[2]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_4  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un5_counter_r_4)
);
defparam \update.un5_counter_r_4 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_5_0  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.C(un9_counter_r_0),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_5_0)
);
defparam \update.un5_counter_r_5_0 .INIT=16'h1000;
// @39:82
  CFG4 \update.un5_counter_r_4_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(do_read_Z),
	.Y(un5_counter_r_4_0)
);
defparam \update.un5_counter_r_4_1 .INIT=16'h4000;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.C(un14_counter_r_9),
	.D(un14_counter_r_3),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(un5_counter_r_6),
	.Y(un9_counter_r_2_0)
);
defparam \update.un9_counter_r_2_0 .INIT=16'h1000;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG3 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=8'h80;
// @39:82
  CFG4 \update.un5_counter_r  (
	.A(un5_counter_r_4),
	.B(un5_counter_r_5_0),
	.C(do_write_Z),
	.D(un5_counter_r_4_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h0800;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_read_Z),
	.B(un19_counter_r),
	.C(do_write_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hDCCC;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_0),
	.C(un9_counter_r_2_0),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_2 */

module gated_fifo_8_13_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  CurrentState,
  Uart1TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart1TxFifoEmpty,
  WriteUart1,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
input [1:0] CurrentState ;
output Uart1TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart1TxFifoEmpty ;
input WriteUart1 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart1TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart1TxFifoEmpty ;
wire WriteUart1 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIJ4MG (
	.A(CurrentState[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIJ4MG.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI8A2T (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI8A2T.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module UartTxFifoExtClk_13_2 (
  Uart1TxFifoData,
  Tx1_c,
  UartTxClk1,
  WriteUart1,
  Uart1TxFifoEmpty,
  Uart1TxFifoFull,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
output Tx1_c ;
input UartTxClk1 ;
input WriteUart1 ;
output Uart1TxFifoEmpty ;
output Uart1TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire UartTxClk1 ;
wire WriteUart1 ;
wire Uart1TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.WriteUart1(WriteUart1),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @47:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @47:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_409_FCO ;
wire ClkDiv_s_409_S ;
wire ClkDiv_s_409_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_409 (
	.FCO(ClkDiv_s_409_FCO),
	.S(ClkDiv_s_409_S),
	.Y(ClkDiv_s_409_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_409.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_409_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_3085_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_3085_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_3085_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_3085_i)
);
defparam \un17_clkdiv_1.N_3085_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rx2_c,
  FCCC_C0_0_GL0,
  Rxd2_i
)
;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
output Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire VCC ;
wire Temp2_1 ;
wire GND ;
wire Temp1_1 ;
// @33:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @44:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_13_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [10:10] counter_r_RNIRFGB8_Y;
wire [11:11] counter_r_RNIPG509_Y;
wire [13:13] counter_r_RNO_FCO_3;
wire [13:13] counter_r_RNO_Y_3;
wire [12:12] counter_r_RNIOIQK9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_1;
wire [12:12] raddr_r_s_FCO_1;
wire [12:12] raddr_r_s_Y_1;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y_1;
wire [12:12] waddr_r_s_FCO_1;
wire [12:12] waddr_r_s_Y_1;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_3;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_3;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_3;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_3;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4696_i ;
wire N_4718_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4703_i ;
wire N_4704_i ;
wire N_4705_i ;
wire N_4706_i ;
wire N_4707_i ;
wire N_4708_i ;
wire N_4709_i ;
wire N_4710_i ;
wire N_4711_i ;
wire N_4712_i ;
wire N_4700_i ;
wire N_4701_i ;
wire N_4702_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_416_FCO ;
wire raddr_r_s_416_S ;
wire raddr_r_s_416_Y ;
wire waddr_r_s_417_FCO ;
wire waddr_r_s_417_S ;
wire waddr_r_s_417_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4697 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4713 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4696_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4718_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4703_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4704_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4705_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4706_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4707_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4708_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4709_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4710_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4711_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4712_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart2RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4700_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart2RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4701_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart2RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4702_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRFGB8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIRFGB8_Y[10]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIRFGB8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPG509[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIPG509_Y[11]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIPG509[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_3[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_3[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIOIQK9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIOIQK9_Y[12]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIOIQK9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_416 (
	.FCO(raddr_r_s_416_FCO),
	.S(raddr_r_s_416_S),
	.Y(raddr_r_s_416_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_416.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_416_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_1[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_1[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_1[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_1[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_417 (
	.FCO(waddr_r_s_417_FCO),
	.S(waddr_r_s_417_S),
	.Y(waddr_r_s_417_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_417.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_417_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_1[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_1[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_1[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_1[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_3[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4696_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_3[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4696_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_3[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4696_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_3[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4696_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI2CUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_1_RNI2CUT.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI1BUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_1_RNI1BUT.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI5NTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_2_RNI5NTN.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI4MTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_2_RNI4MTN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI82TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_3_RNI82TH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI71TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_3_RNI71TH.INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNIRLLV (
	.A(re_i),
	.B(we_i),
	.C(Uart2RxFifoFull),
	.D(Uart2RxFifoEmpty),
	.Y(N_4718_i)
);
defparam empty_r_RNIRLLV.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[0]),
	.B(Uart2RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNI2K2F (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(N_4696_i)
);
defparam full_r_RNI2K2F.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4703_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4704_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4705_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4706_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4707_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4708_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4709_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4710_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4711_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4712_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4700_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4701_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4702_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart2RxFifoFull),
	.D(do_read_Z),
	.Y(N_4697)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4713)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4697),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4713),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_3 */

module gated_fifo_8_13_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [12:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_3 */

module UartRxFifoExtClk_13_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @46:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_1 */

module fifo_8_13_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [10:10] counter_r_RNI5LORA_Y;
wire [11:11] counter_r_RNIDL7QB_Y;
wire [13:13] counter_r_RNO_FCO_4;
wire [13:13] counter_r_RNO_Y_4;
wire [12:12] counter_r_RNIMMMOC_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [11:1] raddr_r_cry_Y_0;
wire [12:12] raddr_r_s_FCO_0;
wire [12:12] raddr_r_s_Y_0;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y;
wire [11:1] waddr_r_cry_Y_0;
wire [12:12] waddr_r_s_FCO_0;
wire [12:12] waddr_r_s_Y_0;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_4;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_4;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_4;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_414_FCO ;
wire raddr_r_s_414_S ;
wire raddr_r_s_414_Y ;
wire waddr_r_s_415_FCO ;
wire waddr_r_s_415_S ;
wire waddr_r_s_415_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_3 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4721_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4721_11 ;
wire N_4719 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4721 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5LORA[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI5LORA_Y[10]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI5LORA[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDL7QB[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDL7QB_Y[11]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDL7QB[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_4[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_4[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIMMMOC[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIMMMOC_Y[12]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIMMMOC[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_414 (
	.FCO(raddr_r_s_414_FCO),
	.S(raddr_r_s_414_S),
	.Y(raddr_r_s_414_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_414.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_414_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_0[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_0[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_0[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_0[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_415 (
	.FCO(waddr_r_s_415_FCO),
	.S(waddr_r_s_415_S),
	.Y(waddr_r_s_415_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_415.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_415_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_0[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_0[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_0[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_0[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_4[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_4[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_4[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_4[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIC5C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNIC5C7.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIB4C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNIB4C7.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIFGBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_2_RNIFGBH.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_2_RNIEFBH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIIRAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIIRAB.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIHQAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIHQAB.INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart2TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_3)
);
defparam \update.un16_counter_r_0_a2_0_3 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4721_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_3),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4721_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(do_read_Z),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.Y(N_4719)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h3B;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un16_counter_r_0_a2_0_11),
	.D(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h2000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4721_11),
	.D(N_4721_10),
	.Y(N_4721)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4721_10),
	.C(N_4721_11),
	.D(N_4719),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_13),
	.B(do_write_Z),
	.C(N_4721),
	.D(do_read_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF0F8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_4 */

module gated_fifo_8_13_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  CurrentState,
  Uart2TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart2TxFifoEmpty,
  WriteUart2,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
input [1:0] CurrentState ;
output Uart2TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart2TxFifoEmpty ;
input WriteUart2 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart2TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart2TxFifoEmpty ;
wire WriteUart2 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNINFLM.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_4 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNIFA531.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module UartTxFifoExtClk_13_1 (
  Uart2TxFifoData,
  Tx2_c,
  UartTxClk2,
  WriteUart2,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
output Tx2_c ;
input UartTxClk2 ;
input WriteUart2 ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire UartTxClk2 ;
wire WriteUart2 ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.WriteUart2(WriteUart2),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @47:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @47:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_408_FCO ;
wire ClkDiv_s_408_S ;
wire ClkDiv_s_408_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_408 (
	.FCO(ClkDiv_s_408_FCO),
	.S(ClkDiv_s_408_S),
	.Y(ClkDiv_s_408_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_408.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_408_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_2,
  UartTxClk3
)
;
input SUM_2_0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk3 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_0;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_3080_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_3080_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_3080_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(N_3080_i)
);
defparam \un17_clkdiv_1.N_3080_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_4745_i ;
wire un1_enable_i ;
wire GND ;
wire N_4732_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_4726_i ;
wire N_52_i_i ;
wire N_4727_i ;
wire un21_enable ;
wire N_4740 ;
wire N_4739 ;
wire N_55 ;
wire N_4734 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_4736 ;
wire N_4731_i ;
wire N_4742 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4745_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_4732_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4726_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4727_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @38:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_4740)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @38:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_4739)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @38:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_55)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @38:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_4734)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @38:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4740),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @38:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4740),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @38:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @38:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_4726_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @38:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_4734),
	.B(un21_enable),
	.C(samplecnt_Z[3]),
	.D(N_55),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @38:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_4734),
	.Y(N_4736)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @38:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4731_i),
	.D(N_4740),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @38:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_4740),
	.Y(N_4745_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @38:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_4734),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @38:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @38:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @38:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_4740),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @38:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @38:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @38:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @38:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @38:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_4740),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @38:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4740),
	.D(N_4739),
	.Y(N_4732_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @38:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4740),
	.D(N_4739),
	.Y(N_4731_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @38:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_4736),
	.Y(N_4742)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @38:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_4734),
	.Y(N_4727_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @38:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_4736),
	.C(bitpos_Z[1]),
	.D(N_4739),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @38:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_4736),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @38:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_4731_i),
	.D(N_4742),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @44:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_13_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [9:9] counter_r_RNIUUD88_Y;
wire [10:10] counter_r_RNI464P8_Y;
wire [11:11] counter_r_RNIBEQ99_Y;
wire [13:13] counter_r_RNO_FCO_5;
wire [13:13] counter_r_RNO_Y_5;
wire [12:12] counter_r_RNIJNGQ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y;
wire [12:12] raddr_r_s_FCO;
wire [12:12] raddr_r_s_Y;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y;
wire [12:12] waddr_r_s_FCO;
wire [12:12] waddr_r_s_Y;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_5;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_5;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_5;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_5;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4752_i ;
wire N_4774_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4759_i ;
wire N_4760_i ;
wire N_4761_i ;
wire N_4762_i ;
wire N_4763_i ;
wire N_4764_i ;
wire N_4765_i ;
wire N_4766_i ;
wire N_4767_i ;
wire N_4768_i ;
wire N_4756_i ;
wire N_4757_i ;
wire N_4758_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_412_FCO ;
wire raddr_r_s_412_S ;
wire raddr_r_s_412_Y ;
wire waddr_r_s_413_FCO ;
wire waddr_r_s_413_S ;
wire waddr_r_s_413_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4753 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4769 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4752_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4759_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4760_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4761_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4762_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4763_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4764_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4765_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4766_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4767_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4768_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart3RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4756_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart3RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4757_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart3RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4758_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI464P8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI464P8_Y[10]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI464P8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBEQ99[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIBEQ99_Y[11]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIBEQ99[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_5[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_5[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIJNGQ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIJNGQ9_Y[12]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIJNGQ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_412 (
	.FCO(raddr_r_s_412_FCO),
	.S(raddr_r_s_412_S),
	.Y(raddr_r_s_412_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_412.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_412_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_413 (
	.FCO(waddr_r_s_413_FCO),
	.S(waddr_r_s_413_S),
	.Y(waddr_r_s_413_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_413.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_413_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_5[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4752_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_5[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4752_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_5[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4752_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_5[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4752_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIB4IK[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIB4IK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIA3IK[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIA3IK[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart3RxFifoData[5])
);
defparam ram_ram_0_2_RNIEFHU.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIDEHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart3RxFifoData[4])
);
defparam ram_ram_0_2_RNIDEHU.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIHQGO[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNIHQGO[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIGPGO[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNIGPGO[0] .INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNI7RL11 (
	.A(re_i),
	.B(we_i),
	.C(Uart3RxFifoFull),
	.D(Uart3RxFifoEmpty),
	.Y(N_4774_i)
);
defparam empty_r_RNI7RL11.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[0]),
	.B(Uart3RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNI8LRJ (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(N_4752_i)
);
defparam full_r_RNI8LRJ.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4759_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4760_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4761_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4762_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4763_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4764_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4765_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4766_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4767_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4768_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4756_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4757_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4758_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart3RxFifoFull),
	.D(do_read_Z),
	.Y(N_4753)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4769)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4753),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4769),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_5 */

module gated_fifo_8_13_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [12:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_5 */

module UartRxFifoExtClk_13_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_0 */

module fifo_8_13_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [9:9] counter_r_RNIU4QI7_Y;
wire [10:10] counter_r_RNIET178_Y;
wire [11:11] counter_r_RNIVM9R8_Y;
wire [13:13] counter_r_RNO_FCO_6;
wire [13:13] counter_r_RNO_Y_6;
wire [12:12] counter_r_RNIHHHF9_Y;
wire VCC ;
wire do_count_Z ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire do_read_Z ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire un14_counter_r_1 ;
wire do_write_Z ;
wire un19_counter_r_1 ;
wire un5_counter_r_2 ;
wire un14_counter_r_9 ;
wire un14_counter_r_8 ;
wire un9_counter_r_2_0_1 ;
wire un9_counter_r_9 ;
wire un9_counter_r_0 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_11 ;
wire un9_counter_r_2_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un5_counter_r ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIET178[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIET178_Y[10]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIET178[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVM9R8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIVM9R8_Y[11]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIVM9R8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_6[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_6[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIHHHF9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIHHHF9_Y[12]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIHHHF9[12] .INIT=20'h5DD22;
// @39:89
  CFG2 \update.un14_counter_r_1  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un14_counter_r_1)
);
defparam \update.un14_counter_r_1 .INIT=4'h8;
// @39:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:82
  CFG4 \update.un5_counter_r_2  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=16'h0001;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[2]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0_1  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un9_counter_r_2_0_1)
);
defparam \update.un9_counter_r_2_0_1 .INIT=16'h0001;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:82
  CFG4 \update.un9_counter_r_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un9_counter_r_0 .INIT=16'h0001;
// @39:61
  CFG2 do_count (
	.A(do_read_Z),
	.B(do_write_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=4'h6;
// @39:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.D(do_read_Z),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h0400;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(un14_counter_r_1),
	.D(do_read_Z),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h0080;
// @39:82
  CFG3 \update.un9_counter_r_2_0  (
	.A(counter_r_Z[4]),
	.B(un9_counter_r_2_0_1),
	.C(counter_r_Z[5]),
	.Y(un9_counter_r_2_0)
);
defparam \update.un9_counter_r_2_0 .INIT=8'h04;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(do_write_Z),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG3 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=8'h80;
// @39:82
  CFG4 \update.un5_counter_r  (
	.A(un9_counter_r_0),
	.B(un5_counter_r_2),
	.C(un5_counter_r_3_0),
	.D(un9_counter_r_9),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(un14_counter_r_9),
	.B(un14_counter_r_8),
	.C(un19_counter_r),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF8F0;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_0),
	.C(un5_counter_r),
	.D(un9_counter_r_2_0),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_6 */

module gated_fifo_8_13_1_6 (
  CurrentState,
  Uart3TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart3TxFifoEmpty,
  WriteUart3,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i,
  FifoReadAck
)
;
input [1:0] CurrentState ;
output Uart3TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart3TxFifoEmpty ;
input WriteUart3 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart3TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart3TxFifoEmpty ;
wire WriteUart3 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNI3LNC1 (
	.A(CurrentState[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNI3LNC1.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_6 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI4A062 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI4A062.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module UartTxFifoExtClk_13_0 (
  UartTxClk3,
  WriteUart3,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input UartTxClk3 ;
input WriteUart3 ;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire UartTxClk3 ;
wire WriteUart3 ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_6 UartTxFifo (
	.CurrentState(CurrentState_Z[1:0]),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.WriteUart3(WriteUart3),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @47:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @47:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  DacASetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  TP6_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  TP7_c
)
;
input [23:0] DacASetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output TP6_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output TP7_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire TP6_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire TP7_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [4:4] SUM_0;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire TP7_crs ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_427_FCO ;
wire un6_clkdiv_s_1_427_S ;
wire un6_clkdiv_s_1_427_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_0 ;
wire Mosi_i_3_23_1_wmux_0_Y_0 ;
wire N_4210 ;
wire N_4211 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_0 ;
wire N_4204 ;
wire N_4207 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_4 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_4 ;
wire Mosi_i_3_18_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_2_wmux_3_S_3 ;
wire N_4220 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_3 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_3 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_3 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_3 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_1 ;
wire Mosi_i_3_21_1_Z ;
wire Mosi_i_3 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire ANB0_fc_0_1 ;
wire ANB2_fc ;
wire ANB1_fc_0_0 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_4204_2 ;
wire N_4210_1 ;
wire _decfrac23_Z ;
wire ANB3 ;
wire CO1_fc ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI4O8I (
	.A(TP7_crs),
	.B(un1_rst_1_set_Z),
	.C(un1_rst_3_rs_Z),
	.Y(TP7_c)
);
defparam Mosi_i_RNI4O8I.INIT=8'hEA;
// @37:89
  SLE Mosi_i (
	.Q(TP7_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(TP6_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_427 (
	.FCO(un6_clkdiv_s_1_427_FCO),
	.S(un6_clkdiv_s_1_427_S),
	.Y(un6_clkdiv_s_1_427_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_427.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_427_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_4210),
	.D(N_4211),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_0),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4204),
	.D(N_4207),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_4),
	.Y(N_4207),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_4),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_2_wmux_3_S_3),
	.Y(N_4220),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_3),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[4]  (
	.A(SpiBitPos_Z[4]),
	.B(TP6_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SUM_0[4])
);
defparam \SpiBitPos_6_1.SUM_0[4] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4220),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_1)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_1),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_Z)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_fc_0_1),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'hC6;
// @20:344
  CFG4 \SpiBitPos_6_1.ANB2_fc  (
	.A(SpiXferCompleteOut),
	.B(TP6_c),
	.C(SpiBitPos_Z[2]),
	.D(un3_clkdiv_i),
	.Y(ANB2_fc)
);
defparam \SpiBitPos_6_1.ANB2_fc .INIT=16'h4000;
// @20:344
  CFG2 \SpiBitPos_6_1.ANB1_fc_0_0  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[1]),
	.Y(ANB1_fc_0_0)
);
defparam \SpiBitPos_6_1.ANB1_fc_0_0 .INIT=4'h4;
// @37:89
  CFG2 un1_rst_1 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @37:89
  CFG2 un1_rst_3 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4211)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @20:344
  CFG3 \SpiBitPos_6_1.ANB0_fc_0_1  (
	.A(SpiBitPos_Z[0]),
	.B(SpiXferCompleteOut),
	.C(TP6_c),
	.Y(ANB0_fc_0_1)
);
defparam \SpiBitPos_6_1.ANB0_fc_0_1 .INIT=8'h20;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4204_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4210_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4204_2),
	.Y(N_4204)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4210_1),
	.Y(N_4210)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacASetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @37:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(TP6_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h8000;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(TP6_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG3 Sck_i_0 (
	.A(TP6_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SpiXferCompleteOut),
	.B(TP6_c),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hAAAB;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @20:344
  CFG4 \SpiBitPos_6_1.CO1_fc  (
	.A(ANB1_fc_0_0),
	.B(TP6_c),
	.C(un3_clkdiv_i),
	.D(ANB0_fc_0_1),
	.Y(CO1_fc)
);
defparam \SpiBitPos_6_1.CO1_fc .INIT=16'hF080;
// @37:89
  CFG4 _decfrac23_RNINKR71 (
	.A(TP6_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNINKR71.INIT=16'h5C0C;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(CO1_fc),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(ANB2_fc),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO1_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'hC396;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(SUM_0[4]),
	.C(ANB2_fc),
	.D(CO1_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h3336;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  TP7_c,
  TP6_c,
  DacASetpointWritten,
  SpiRst_1z,
  TP8_c,
  LastWriteDac_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
output TP7_c ;
output TP6_c ;
output DacASetpointWritten ;
output SpiRst_1z ;
input TP8_c ;
output LastWriteDac_1z ;
output lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire TP7_c ;
wire TP6_c ;
wire DacASetpointWritten ;
wire SpiRst_1z ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
// @43:145
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(lastwritedac4_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @43:145
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h40FF;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.TP6_c(TP6_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP7_c(TP7_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacBSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_2564_i,
  MosiB_c,
  N_2564_rs,
  N_1011_i_set,
  N_1011_i_i,
  N_1011_i_1z
)
;
input [23:0] DacBSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_2564_i ;
output MosiB_c ;
input N_2564_rs ;
input N_1011_i_set ;
output N_1011_i_i ;
output N_1011_i_1z ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_2564_i ;
wire MosiB_c ;
wire N_2564_rs ;
wire N_1011_i_set ;
wire N_1011_i_i ;
wire N_1011_i_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiB_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_0 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_428_FCO ;
wire un6_clkdiv_s_1_428_S ;
wire un6_clkdiv_s_1_428_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_3 ;
wire Mosi_i_3_23_1_wmux_0_Y_3 ;
wire N_4233 ;
wire N_4234 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_3 ;
wire N_4227 ;
wire N_4230 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_2 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_2 ;
wire Mosi_i_3_18_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_2_wmux_3_S_1 ;
wire N_4243 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_1 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_1 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_1 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_1 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_4 ;
wire Mosi_i_3_21_1_1 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_4227_2 ;
wire N_4233_1 ;
wire _decfrac23_Z ;
wire CO0 ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 N_1011_i_i_0 (
	.A(N_1011_i_1z),
	.Y(N_1011_i_i)
);
defparam N_1011_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNI7JDB (
	.A(N_1011_i_set),
	.B(N_2564_rs),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNI7JDB.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(N_2564_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_428 (
	.FCO(un6_clkdiv_s_1_428_FCO),
	.S(un6_clkdiv_s_1_428_S),
	.Y(un6_clkdiv_s_1_428_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_428.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_428_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_4233),
	.D(N_4234),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_3),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4227),
	.D(N_4230),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_2),
	.Y(N_4230),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_2),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_2_wmux_3_S_1),
	.Y(N_4243),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_1),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckB_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4243),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_4)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_4),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_1)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:89
  CFG2 un1_rst_3_0_a2_i_i_a2 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2564_i)
);
defparam un1_rst_3_0_a2_i_i_a2.INIT=4'hB;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4234)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @20:344
  CFG2 un5_xfercomplete_ilto4_1_RNIRUHD (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNIRUHD.INIT=4'hE;
// @43:115
  CFG2 N_1011_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_1011_i_1z)
);
defparam N_1011_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4227_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4233_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4227_2),
	.Y(N_4227)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4233_1),
	.Y(N_4233)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_0),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_0),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_0),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_0),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_0),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_0),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacBSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @20:344
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckB_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h4000;
// @20:344
  CFG4 un5_xfercomplete_ilto4_1_RNI0S7O (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNI0S7O.INIT=16'h2000;
// @20:344
  CFG4 Sck_i_RNIHF311 (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNIHF311.INIT=16'h2000;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckB_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_0)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckB_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @37:89
  CFG4 _decfrac23_RNIRTMT (
	.A(SckB_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNIRTMT.INIT=16'h5C0C;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacBSetpointToWrite,
  N_1011_i,
  N_1011_i_i,
  N_1011_i_set,
  N_2564_rs,
  MosiB_c,
  N_2564_i,
  SckB_c,
  TP8_c,
  LastWriteDac,
  DacBSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacBSetpointToWrite ;
output N_1011_i ;
output N_1011_i_i ;
input N_1011_i_set ;
input N_2564_rs ;
output MosiB_c ;
output N_2564_i ;
output SckB_c ;
input TP8_c ;
input LastWriteDac ;
output DacBSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_1011_i ;
wire N_1011_i_i ;
wire N_1011_i_set ;
wire N_2564_rs ;
wire MosiB_c ;
wire N_2564_i ;
wire SckB_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:145
  CFG4 LastSpiXferComplete_RNI6QQH1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI6QQH1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_2564_i(N_2564_i),
	.MosiB_c(MosiB_c),
	.N_2564_rs(N_2564_rs),
	.N_1011_i_set(N_1011_i_set),
	.N_1011_i_i(N_1011_i_i),
	.N_1011_i_1z(N_1011_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  DacCSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckC_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_2563_i,
  MosiC_c,
  N_2563_rs,
  N_1009_i_set,
  N_1009_i_i,
  N_1009_i_1z
)
;
input [23:0] DacCSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckC_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_2563_i ;
output MosiC_c ;
input N_2563_rs ;
input N_1009_i_set ;
output N_1009_i_i ;
output N_1009_i_1z ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_2563_i ;
wire MosiC_c ;
wire N_2563_rs ;
wire N_1009_i_set ;
wire N_1009_i_i ;
wire N_1009_i_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiC_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_1 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_429_FCO ;
wire un6_clkdiv_s_1_429_S ;
wire un6_clkdiv_s_1_429_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_2 ;
wire Mosi_i_3_23_1_wmux_0_Y_2 ;
wire N_4256 ;
wire N_4257 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_2 ;
wire N_4250 ;
wire N_4253 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_0_wmux_S ;
wire Mosi_i_3_18_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_2_wmux_3_S_2 ;
wire N_4266 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_2 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_2 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_2 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_2 ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_3 ;
wire Mosi_i_3_21_1_0 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire _decfrac23_1_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_4256_1 ;
wire N_4250_2 ;
wire un5_xfercomplete_i ;
wire Mosi_i_0_sqmuxa_Z ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 N_1009_i_i_0 (
	.A(N_1009_i_1z),
	.Y(N_1009_i_i)
);
defparam N_1009_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIE6TA (
	.A(N_1009_i_set),
	.B(N_2563_rs),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam Mosi_i_RNIE6TA.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(N_2563_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_429 (
	.FCO(un6_clkdiv_s_1_429_FCO),
	.S(un6_clkdiv_s_1_429_S),
	.Y(un6_clkdiv_s_1_429_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_429.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_429_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_4256),
	.D(N_4257),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_2),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4250),
	.D(N_4253),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S),
	.Y(N_4253),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_0_wmux_S),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_2_wmux_3_S_2),
	.Y(N_4266),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_2),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4266),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_3)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_3),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_0)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:89
  CFG2 un1_rst_3_0_a2_i_i_a2 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2563_i)
);
defparam un1_rst_3_0_a2_i_i_a2.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4257)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:133
  CFG3 _decfrac23_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(_decfrac23_1_Z)
);
defparam _decfrac23_1.INIT=8'h20;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @20:344
  CFG2 un5_xfercomplete_ilto4_1_RNITGF9 (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNITGF9.INIT=4'hE;
// @43:115
  CFG2 N_1009_i (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_1009_i_1z)
);
defparam N_1009_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4256_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4250_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:131
  CFG4 un5_xfercomplete_ilto4 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un5_xfercomplete_i)
);
defparam un5_xfercomplete_ilto4.INIT=16'hFFFE;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4256_1),
	.Y(N_4256)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4250_2),
	.Y(N_4250)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_1),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_1),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_1),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_1),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_1),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_1),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:129
  CFG3 Mosi_i_0_sqmuxa (
	.A(SckC_c),
	.B(un5_xfercomplete_i),
	.C(SpiXferCompleteOut),
	.Y(Mosi_i_0_sqmuxa_Z)
);
defparam Mosi_i_0_sqmuxa.INIT=8'h04;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacCSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @20:344
  CFG4 un5_xfercomplete_ilto4_1_RNI4H1L (
	.A(SckC_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNI4H1L.INIT=16'h2000;
// @20:344
  CFG4 Sck_i_RNIMN8S (
	.A(SckC_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNIMN8S.INIT=16'h2000;
// @37:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SpiXferCompleteOut),
	.B(SckC_c),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h4000;
// @37:89
  CFG4 Sck_i_0 (
	.A(SpiXferCompleteOut),
	.B(SckC_c),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i),
	.Y(Sck_i_0_1)
);
defparam Sck_i_0.INIT=16'h9CCC;
// @37:89
  CFG3 XferComplete_i_RNO (
	.A(SckC_c),
	.B(un5_xfercomplete_i),
	.C(SpiXferCompleteOut),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF1;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @37:89
  CFG4 _decfrac23_1_RNIEUE51 (
	.A(un5_xfercomplete_i_1),
	.B(_decfrac23_1_Z),
	.C(Mosi_i_0_sqmuxa_Z),
	.D(un3_clkdiv_i),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_1_RNIEUE51.INIT=16'hF044;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacCSetpointToWrite,
  N_1009_i,
  N_1009_i_i,
  N_1009_i_set,
  N_2563_rs,
  MosiC_c,
  N_2563_i,
  SckC_c,
  TP8_c,
  LastWriteDac,
  DacCSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacCSetpointToWrite ;
output N_1009_i ;
output N_1009_i_i ;
input N_1009_i_set ;
input N_2563_rs ;
output MosiC_c ;
output N_2563_i ;
output SckC_c ;
input TP8_c ;
input LastWriteDac ;
output DacCSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_1009_i ;
wire N_1009_i_i ;
wire N_1009_i_set ;
wire N_2563_rs ;
wire MosiC_c ;
wire N_2563_i ;
wire SckC_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:145
  CFG4 LastSpiXferComplete_RNI85L51 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI85L51.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_2563_i(N_2563_i),
	.MosiC_c(MosiC_c),
	.N_2563_rs(N_2563_rs),
	.N_1009_i_set(N_1009_i_set),
	.N_1009_i_i(N_1009_i_i),
	.N_1009_i_1z(N_1009_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_2562_i,
  MosiD_c,
  N_2562_rs,
  N_1001_i_set,
  N_1001_i_i,
  N_1001_i_1z
)
;
input [23:0] DacDSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_2562_i ;
output MosiD_c ;
input N_2562_rs ;
input N_1001_i_set ;
output N_1001_i_i ;
output N_1001_i_1z ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_2562_i ;
wire MosiD_c ;
wire N_2562_rs ;
wire N_1001_i_set ;
wire N_1001_i_i ;
wire N_1001_i_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiD_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_2 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_430_FCO ;
wire un6_clkdiv_s_1_430_S ;
wire un6_clkdiv_s_1_430_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S ;
wire Mosi_i_3_23_1_wmux_0_Y ;
wire N_4279 ;
wire N_4280 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_0_wmux_S ;
wire N_4273 ;
wire N_4276 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_3 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_3 ;
wire Mosi_i_3_18_2_wmux_3_FCO_4 ;
wire Mosi_i_3_18_2_wmux_3_S_4 ;
wire N_4289 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_4 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_4 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_4 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_4 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_0_Z ;
wire Mosi_i_3_21_1_2 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_4273_2 ;
wire N_4279_1 ;
wire _decfrac23_Z ;
wire CO0 ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG1 N_1001_i_i_0 (
	.A(N_1001_i_1z),
	.Y(N_1001_i_i)
);
defparam N_1001_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNI60FM (
	.A(N_1001_i_set),
	.B(N_2562_rs),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam Mosi_i_RNI60FM.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(N_2562_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_430 (
	.FCO(un6_clkdiv_s_1_430_FCO),
	.S(un6_clkdiv_s_1_430_S),
	.Y(un6_clkdiv_s_1_430_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_430.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_430_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S),
	.Y(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_4279),
	.D(N_4280),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_0_wmux_S),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4273),
	.D(N_4276),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_3),
	.Y(N_4276),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_3),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_4),
	.S(Mosi_i_3_18_2_wmux_3_S_4),
	.Y(N_4289),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_4),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_4),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_4),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_4),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckD_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4289),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_0_Z)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_0_Z),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_2)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:89
  CFG2 un1_rst_3_0_a2_i_i_a2 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2562_i)
);
defparam un1_rst_3_0_a2_i_i_a2.INIT=4'hB;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4280)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @20:344
  CFG2 un5_xfercomplete_ilto4_1_RNIV2DL (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNIV2DL.INIT=4'hE;
// @43:115
  CFG2 N_1001_i (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_1001_i_1z)
);
defparam N_1001_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4273_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4279_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4273_2),
	.Y(N_4273)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4279_1),
	.Y(N_4279)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacDSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @20:344
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckD_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h4000;
// @20:344
  CFG4 un5_xfercomplete_ilto4_1_RNI86R11 (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNI86R11.INIT=16'h2000;
// @20:344
  CFG4 Sck_i_RNIRVD71 (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNIRVD71.INIT=16'h2000;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_2)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @37:89
  CFG4 _decfrac23_RNI3GDP (
	.A(SckD_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNI3GDP.INIT=16'h5C0C;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacDSetpointToWrite,
  N_1001_i,
  N_1001_i_i,
  N_1001_i_set,
  N_2562_rs,
  MosiD_c,
  N_2562_i,
  SckD_c,
  TP8_c,
  LastWriteDac,
  DacDSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacDSetpointToWrite ;
output N_1001_i ;
output N_1001_i_i ;
input N_1001_i_set ;
input N_2562_rs ;
output MosiD_c ;
output N_2562_i ;
output SckD_c ;
input TP8_c ;
input LastWriteDac ;
output DacDSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_1001_i ;
wire N_1001_i_i ;
wire N_1001_i_set ;
wire N_2562_rs ;
wire MosiD_c ;
wire N_2562_i ;
wire SckD_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:145
  CFG4 LastSpiXferComplete_RNIAGF91 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIAGF91.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_2562_i(N_2562_i),
	.MosiD_c(MosiD_c),
	.N_2562_rs(N_2562_rs),
	.N_1001_i_set(N_1001_i_set),
	.N_1001_i_i(N_1001_i_i),
	.N_1001_i_1z(N_1001_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiE_c
)
;
input [23:0] DacESetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiE_c ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiE_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_0 ;
wire un1_rst_3_rs_0 ;
wire MosiE_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_3 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_431_FCO ;
wire un6_clkdiv_s_1_431_S ;
wire un6_clkdiv_s_1_431_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_1 ;
wire Mosi_i_3_23_1_wmux_0_Y_1 ;
wire N_4302 ;
wire N_4303 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_1 ;
wire N_4296 ;
wire N_4299 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_0 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_0 ;
wire Mosi_i_3_18_2_wmux_3_FCO ;
wire Mosi_i_3_18_2_wmux_3_S ;
wire N_4312 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_0_wmux_S ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_2 ;
wire Mosi_i_3_21_1_3 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire _decfrac23_1_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_4302_1 ;
wire N_4296_2 ;
wire un5_xfercomplete_i ;
wire Mosi_i_0_sqmuxa_Z ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_1_set_RNIG8BL (
	.A(un1_rst_1_set_0),
	.B(un1_rst_3_rs_0),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam un1_rst_1_set_RNIG8BL.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_431 (
	.FCO(un6_clkdiv_s_1_431_FCO),
	.S(un6_clkdiv_s_1_431_S),
	.Y(un6_clkdiv_s_1_431_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_431.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_431_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_4302),
	.D(N_4303),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_1),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4296),
	.D(N_4299),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_0),
	.Y(N_4299),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_0),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO),
	.S(Mosi_i_3_18_2_wmux_3_S),
	.Y(N_4312),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_0_wmux_S),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4312),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_2)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_2),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_3)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:89
  CFG2 un1_rst_1 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @37:89
  CFG2 un1_rst_3 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4303)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:133
  CFG3 _decfrac23_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(_decfrac23_1_Z)
);
defparam _decfrac23_1.INIT=8'h20;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @20:344
  CFG2 un5_xfercomplete_ilto4_1_RNI1LAH (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNI1LAH.INIT=4'hE;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4302_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4296_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:131
  CFG4 un5_xfercomplete_ilto4 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un5_xfercomplete_i)
);
defparam un5_xfercomplete_ilto4.INIT=16'hFFFE;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4302_1),
	.Y(N_4302)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4296_2),
	.Y(N_4296)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:129
  CFG3 Mosi_i_0_sqmuxa (
	.A(SckE_c),
	.B(un5_xfercomplete_i),
	.C(SpiXferCompleteOut),
	.Y(Mosi_i_0_sqmuxa_Z)
);
defparam Mosi_i_0_sqmuxa.INIT=8'h04;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacESetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @20:344
  CFG4 un5_xfercomplete_ilto4_1_RNICRKE1 (
	.A(SckE_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNICRKE1.INIT=16'h2000;
// @20:344
  CFG4 Sck_i_RNI08JI1 (
	.A(SckE_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNI08JI1.INIT=16'h2000;
// @37:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SpiXferCompleteOut),
	.B(SckE_c),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h4000;
// @37:89
  CFG4 Sck_i_0 (
	.A(SpiXferCompleteOut),
	.B(SckE_c),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i),
	.Y(Sck_i_0_3)
);
defparam Sck_i_0.INIT=16'h9CCC;
// @37:89
  CFG3 XferComplete_i_RNO (
	.A(SckE_c),
	.B(un5_xfercomplete_i),
	.C(SpiXferCompleteOut),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF1;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @37:89
  CFG4 _decfrac23_1_RNIMOU41 (
	.A(un5_xfercomplete_i_1),
	.B(_decfrac23_1_Z),
	.C(Mosi_i_0_sqmuxa_Z),
	.D(un3_clkdiv_i),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_1_RNIMOU41.INIT=16'hF044;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  DacESetpointToWrite,
  MosiE_c,
  SckE_c,
  TP8_c,
  LastWriteDac,
  DacESetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacESetpointToWrite ;
output MosiE_c ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
output DacESetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire MosiE_c ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:145
  CFG4 LastSpiXferComplete_RNICR9D1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNICR9D1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiE_c(MosiE_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_2555_i,
  MosiF_c,
  N_2555_rs,
  N_988_i_set,
  N_988_i_i,
  N_988_i_1z
)
;
input [23:0] DacFSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_2555_i ;
output MosiF_c ;
input N_2555_rs ;
input N_988_i_set ;
output N_988_i_i ;
output N_988_i_1z ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_2555_i ;
wire MosiF_c ;
wire N_2555_rs ;
wire N_988_i_set ;
wire N_988_i_i ;
wire N_988_i_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiF_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_4 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_432_FCO ;
wire un6_clkdiv_s_1_432_S ;
wire un6_clkdiv_s_1_432_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_4 ;
wire Mosi_i_3_23_1_wmux_0_Y_4 ;
wire N_4325 ;
wire N_4326 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_4 ;
wire N_4319 ;
wire N_4322 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_1 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_1 ;
wire Mosi_i_3_18_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_2_wmux_3_S_0 ;
wire N_4335 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_0 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_0 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_0 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_0 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_5 ;
wire Mosi_i_3_21_1_4 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_4325_1 ;
wire N_4319_2 ;
wire _decfrac23_Z ;
wire CO0 ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire CO2 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_988_i_i_0 (
	.A(N_988_i_1z),
	.Y(N_988_i_i)
);
defparam N_988_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIHMLR (
	.A(N_988_i_set),
	.B(N_2555_rs),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNIHMLR.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(N_2555_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_432 (
	.FCO(un6_clkdiv_s_1_432_FCO),
	.S(un6_clkdiv_s_1_432_S),
	.Y(un6_clkdiv_s_1_432_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_432.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_432_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_4),
	.Y(Mosi_i_3_23_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[3]),
	.C(N_4325),
	.D(N_4326),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_4),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_4319),
	.D(N_4322),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_1),
	.Y(N_4322),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_1),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_2_wmux_3_S_0),
	.Y(N_4335),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_0),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckF_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_4335),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_5)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_4),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_5),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_4)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:89
  CFG2 un1_rst_3_0_a3_i_i_a2 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2555_i)
);
defparam un1_rst_3_0_a3_i_i_a2.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_4326)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @20:344
  CFG2 un5_xfercomplete_ilto4_1_RNI378D (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNI378D.INIT=4'hE;
// @43:115
  CFG2 N_988_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_988_i_1z)
);
defparam N_988_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4325_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_4319_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_4325_1),
	.Y(N_4325)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_4319_2),
	.Y(N_4319)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_4),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_4),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_4),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_4),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_4),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_4),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacFSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @20:344
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckF_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h4000;
// @20:344
  CFG4 un5_xfercomplete_ilto4_1_RNIGGEB1 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNIGGEB1.INIT=16'h2000;
// @20:344
  CFG4 Sck_i_RNI5GOD1 (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(CO2)
);
defparam Sck_i_RNI5GOD1.INIT=16'h2000;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_4)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckF_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SckF_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @37:89
  CFG4 _decfrac23_RNIB2451 (
	.A(SckF_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNIB2451.INIT=16'h5C0C;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO2),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hA59A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacFSetpointToWrite,
  N_988_i,
  N_988_i_i,
  N_988_i_set,
  N_2555_rs,
  MosiF_c,
  N_2555_i,
  SckF_c,
  TP8_c,
  LastWriteDac,
  DacFSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacFSetpointToWrite ;
output N_988_i ;
output N_988_i_i ;
input N_988_i_set ;
input N_2555_rs ;
output MosiF_c ;
output N_2555_i ;
output SckF_c ;
input TP8_c ;
input LastWriteDac ;
output DacFSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_988_i ;
wire N_988_i_i ;
wire N_988_i_set ;
wire N_2555_rs ;
wire MosiF_c ;
wire N_2555_i ;
wire SckF_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacFSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_spirst2_i[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:145
  CFG4 LastSpiXferComplete_RNIE64H1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIE64H1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_2555_i(N_2555_i),
	.MosiF_c(MosiF_c),
	.N_2555_rs(N_2555_rs),
	.N_988_i_set(N_988_i_set),
	.N_988_i_i(N_988_i_i),
	.N_988_i_1z(N_988_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  nCsA_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsF_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  TP6_c,
  TP7_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_7,
  popfeedthru_unused_3,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_6,
  popfeedthru_unused_0,
  popfeedthru_unused,
  MSS_ADLIB_INST_RNIDP761,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP5_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [3:0] nCsA_c ;
output [3:0] nCsE_c ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:0] nCsF_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output TP6_c ;
output TP7_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused ;
input MSS_ADLIB_INST_RNIDP761 ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP5_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire TP6_c ;
wire TP7_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [21:21] DacWriteNextState_RNIG75H_Z;
wire [2:1] un1_DacSetpointReadAddressController_2_i_0_0_0_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_1;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_2;
wire [6:2] DacWriteNextState_rep_Z;
wire [21:0] DacWriteNextState_Z;
wire [20:0] DacWriteNextState_ns;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacDSetpointToWrite_Z;
wire [22:8] un1_DacWriteNextState_294_0_0_1_Z;
wire [23:0] DacCSetpointToWrite_Z;
wire [13:13] un1_DacWriteNextState_294_Z;
wire [22:8] un1_DacWriteNextState_295_0_0_1_Z;
wire [23:0] DacBSetpointToWrite_Z;
wire [22:8] un1_DacWriteNextState_296_0_0_1_Z;
wire [19:19] un1_DacWriteNextState_296_0_0_0_Z;
wire [23:0] DacASetpointToWrite_Z;
wire [22:8] un1_DacWriteNextState_297_0_0_1_Z;
wire [12:12] un1_DacWriteNextState_297_Z;
wire [15:15] un1_DacWriteNextState_297_i_m2_0_0_Z;
wire [23:0] DacSetpoints_5_3_Z;
wire [0:0] StateOut_23;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [23:8] un1_DacWriteNextState_292_0_0_1_Z;
wire [23:0] DacESetpointToWrite_Z;
wire [14:14] un1_DacWriteNextState_292_0_0_0_Z;
wire [22:9] un1_DacWriteNextState_293_0_0_1_Z;
wire [12:8] un1_DacWriteNextState_293_Z;
wire [2:0] DacSetpointReadAddressController_Z;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [2:2] O_RNI8EGK_S;
wire [3:3] StateOut_23_i_a3_0_a2_4_a2_4_a2_0_Z;
wire [4:4] StateOut_23_i_a3_0_a2_0_a2_0_o2_0_Z;
wire [2:1] ClkDiv;
wire [1:1] SUM_5;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_1;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_2;
wire [2:1] SUM_2;
wire [1:1] StateOut_23_i_a3_0_a3_0_a2_0_a2_5_Z;
wire [1:1] StateOut_23_i_a3_0_a3_0_a2_0_a2_4_Z;
wire [4:4] DacWriteNextState_ns_i_0_0_o2_3_Z;
wire [1:1] DacWriteNextState_ns_a3_i_0_o2_3_Z;
wire [2:2] SUM_1_0;
wire [2:2] StateOut_23_i_a3_0_a2_0_a2_0_a2_2;
wire [20:0] un1_DacWriteNextState_293_0_0_0_i_0_Z;
wire [21:2] un1_DacWriteNextState_295_i_i_i_0_Z;
wire [20:0] un1_DacWriteNextState_296_i_i_i_0_Z;
wire [21:0] un1_DacWriteNextState_292_0_0_0_i_0_Z;
wire [18:3] un1_DacWriteNextState_294_0_0_0_i_0_Z;
wire [15:15] un1_DacWriteNextState_297_i_m2_0_0_0_Z;
wire [17:17] un1_DacWriteNextState_296_i_0_0_0_Z;
wire [15:15] un1_DacWriteNextState_294_0_0_1_0_Z;
wire [17:17] un1_DacWriteNextState_297_i_0_0_0_Z;
wire [15:15] un1_DacWriteNextState_296_0_0_1_0_Z;
wire [17:17] un1_DacWriteNextState_293_i_0_0_0_Z;
wire [15:15] un1_DacWriteNextState_292_0_0_1_0_Z;
wire [15:15] un1_DacWriteNextState_295_0_0_1_0_Z;
wire [17:17] un1_DacWriteNextState_292_i_0_0_0_Z;
wire [17:17] un1_DacWriteNextState_295_i_0_0_0_Z;
wire [17:17] un1_DacWriteNextState_294_i_0_0_0_Z;
wire [15:15] un1_DacWriteNextState_293_0_0_1_0_Z;
wire [22:8] un1_DacWriteNextState_295_0_0_1_1_Z;
wire [22:9] un1_DacWriteNextState_293_0_0_1_1_Z;
wire [22:8] un1_DacWriteNextState_294_0_0_1_1_Z;
wire [22:8] un1_DacWriteNextState_297_0_0_1_1_Z;
wire [22:8] un1_DacWriteNextState_296_0_0_1_1_Z;
wire [23:8] un1_DacWriteNextState_292_0_0_1_1_Z;
wire [14:14] un1_DacWriteNextState_292_0_0_0_1_Z;
wire [23:23] un1_DacWriteNextState_293_i_0_i_1_Z;
wire [23:23] un1_DacWriteNextState_295_i_0_i_1_Z;
wire [23:23] un1_DacWriteNextState_296_i_0_i_1_Z;
wire [23:23] un1_DacWriteNextState_294_i_0_i_1_Z;
wire [23:23] un1_DacWriteNextState_297_i_0_i_1_Z;
wire [21:1] un1_DacWriteNextState_296_0_0_0_i_0_Z;
wire [18:18] un1_DacWriteNextState_297_i_m2_0_i_0_Z;
wire [3:3] un1_DacWriteNextState_296_i_m2_0_i_0_Z;
wire [7:1] un1_DacWriteNextState_295_0_0_0_i_0_Z;
wire [21:0] un1_DacWriteNextState_297_0_0_0_i_0_Z;
wire [21:5] un1_DacWriteNextState_293_i_i_i_0_Z;
wire [6:0] un1_DacWriteNextState_295_i_m2_0_i_0_Z;
wire [21:0] un1_DacWriteNextState_294_i_i_i_0_Z;
wire [3:3] un1_DacWriteNextState_297_i_i_i_0_Z;
wire [18:18] un1_DacWriteNextState_292_i_m2_0_i_0_Z;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [1:0] Uart3ClkDivider_m;
wire [13:8] RamBusDataOut_m;
wire [12:0] Uart2RxFifoCount;
wire [10:10] Uart3RxFifoCount_m;
wire [12:0] Uart0RxFifoCount;
wire [8:8] Uart0RxFifoCount_m;
wire [12:0] Uart1RxFifoCount;
wire [7:0] Uart2RxFifoData_m;
wire [6:5] Uart0ClkDivider_m;
wire [7:0] Uart3RxFifoData;
wire [7:4] Uart1RxFifoData_m;
wire [3:1] Uart2RxFifoData_i_m;
wire [12:0] Uart3RxFifoCount;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart1RxFifoData;
wire [7:7] Uart1ClkDivider_m;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart2RxFifoData;
wire N_1011_i_set_Z ;
wire GND ;
wire N_1011_i_i ;
wire VCC ;
wire N_2564_rs_Z ;
wire N_2564_i ;
wire N_1011_i ;
wire N_1009_i_set_Z ;
wire N_1009_i_i ;
wire N_2563_rs_Z ;
wire N_2563_i ;
wire N_1009_i ;
wire N_1001_i_set_Z ;
wire N_1001_i_i ;
wire N_2562_rs_Z ;
wire N_2562_i ;
wire N_1001_i ;
wire N_988_i_set_Z ;
wire N_988_i_i ;
wire N_2555_rs_Z ;
wire N_2555_i ;
wire N_988_i ;
wire shot_i_arst_i ;
wire N_335_i ;
wire domachine_i ;
wire N_338_i ;
wire N_348 ;
wire N_1123 ;
wire N_346_i ;
wire N_352_i ;
wire N_410_i ;
wire N_413_i ;
wire N_416_i ;
wire N_306 ;
wire N_869 ;
wire un1_MasterReset_inv_11_0_a2_2_a2_Z ;
wire un1_MasterReset_inv_1_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_16_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_2_1_a2_0_a2_Z ;
wire un1_MasterReset_inv_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_14_0_a2_0_a2_Z ;
wire N_992_i ;
wire N_298 ;
wire N_994_i ;
wire un1_MasterReset_inv_5_0_a2_0_a2_Z ;
wire N_997_i ;
wire N_999_i ;
wire N_990_i ;
wire un1_MasterReset_inv_18_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_3_0_a2_1_a2_Z ;
wire un1_MasterReset_inv_12_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_10_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_6_0_a2_1_a2_Z ;
wire un1_MasterReset_inv_17_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_20_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_22_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_9_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_8_0_a2_1_a2_Z ;
wire un1_MasterReset_inv_4_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_13_0_a2_2_a2_Z ;
wire un1_MasterReset_inv_19_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_23_0_a2_0_a2_Z ;
wire N_1141 ;
wire N_900_i ;
wire N_786_i ;
wire N_788_i ;
wire N_790_i ;
wire N_902_i ;
wire N_792_i ;
wire N_794_i ;
wire N_796_i ;
wire N_780_i ;
wire N_980_i ;
wire N_833_i ;
wire N_658 ;
wire N_782_i ;
wire N_784_i ;
wire N_897_i ;
wire N_158_i ;
wire N_661_i ;
wire N_140_i ;
wire N_648_i ;
wire N_891_i ;
wire N_829_i ;
wire N_893_i ;
wire N_895_i ;
wire N_831_i ;
wire N_976_i ;
wire N_766_i ;
wire N_889_i ;
wire N_768_i ;
wire N_827_i ;
wire N_770_i ;
wire N_978_i ;
wire N_772_i ;
wire N_643 ;
wire N_774_i ;
wire N_776_i ;
wire N_646 ;
wire N_778_i ;
wire N_604 ;
wire N_886_i ;
wire N_764_i ;
wire N_927_i ;
wire N_113_i ;
wire N_611_i ;
wire N_919_i ;
wire N_880_i ;
wire N_882_i ;
wire N_921_i ;
wire N_762_i ;
wire N_923_i ;
wire N_884_i ;
wire N_925_i ;
wire N_260_i ;
wire N_262_i ;
wire N_4801_i ;
wire N_4802_i ;
wire N_4803_i ;
wire N_4804_i ;
wire N_591 ;
wire N_878_i ;
wire N_916_i ;
wire N_825_i ;
wire N_99_i ;
wire N_598_i ;
wire N_254_i ;
wire N_4805_i ;
wire N_290_i ;
wire N_292_i ;
wire N_294_i ;
wire N_264_i ;
wire N_266_i ;
wire N_4795_i ;
wire N_4796_i ;
wire N_4797_i ;
wire N_4798_i ;
wire N_4799_i ;
wire N_4800_i ;
wire N_256_i ;
wire N_258_i ;
wire un1_MasterReset_inv_21_0_a2_0_a2_Z ;
wire N_465_i ;
wire N_464_i ;
wire N_463_i ;
wire N_462_i ;
wire N_250_i ;
wire N_4775_i ;
wire N_252_i ;
wire un1_MasterReset_inv_15_0_a2_0_a2_Z ;
wire un1_MasterReset_inv_7_0_a2_1_a2_Z ;
wire N_813_i ;
wire N_912_i ;
wire N_815_i ;
wire N_817_i ;
wire N_914_i ;
wire N_819_i ;
wire N_821_i ;
wire N_823_i ;
wire N_910_i ;
wire N_810_i ;
wire N_984_i ;
wire N_835_i ;
wire N_208_i ;
wire N_215_i ;
wire N_904_i ;
wire N_802_i ;
wire N_804_i ;
wire N_906_i ;
wire N_908_i ;
wire N_806_i ;
wire N_808_i ;
wire N_669 ;
wire N_798_i ;
wire N_982_i ;
wire N_672 ;
wire N_800_i ;
wire N_189_i ;
wire N_674_i ;
wire N_240_i ;
wire N_242_i ;
wire N_244_i ;
wire N_246_i ;
wire N_248_i ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_s_0_Z ;
wire N_1772 ;
wire N_2828 ;
wire N_5941 ;
wire N_1783 ;
wire N_2816 ;
wire N_1770 ;
wire shot_i ;
wire N_2834 ;
wire N_5940 ;
wire un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_a2_0_Z ;
wire N_143_i ;
wire N_2812 ;
wire N_2832 ;
wire N_2845 ;
wire N_2846 ;
wire N_5932 ;
wire N_1771 ;
wire N_1781 ;
wire N_2136 ;
wire N_2138 ;
wire N_2139 ;
wire N_2140 ;
wire N_2141 ;
wire N_1810 ;
wire CO0_5 ;
wire CO0_4 ;
wire CO0_3 ;
wire CO0_2 ;
wire N_5949 ;
wire N_5950 ;
wire N_5952 ;
wire N_5954 ;
wire N_1840 ;
wire N_1841 ;
wire N_1842 ;
wire N_1843 ;
wire N_1844 ;
wire N_1845 ;
wire N_1850 ;
wire N_1852 ;
wire N_1853 ;
wire N_1854 ;
wire N_1855 ;
wire N_1856 ;
wire N_1857 ;
wire N_1858 ;
wire N_1859 ;
wire N_1860 ;
wire N_1866 ;
wire N_1867 ;
wire N_1869 ;
wire N_1872 ;
wire N_1875 ;
wire N_1876 ;
wire N_1877 ;
wire N_1880 ;
wire N_1881 ;
wire N_1882 ;
wire N_1883 ;
wire N_1884 ;
wire N_1885 ;
wire N_1886 ;
wire N_1887 ;
wire N_1888 ;
wire N_1890 ;
wire N_1891 ;
wire N_1892 ;
wire N_1893 ;
wire N_1894 ;
wire N_1895 ;
wire N_1896 ;
wire N_1897 ;
wire N_1898 ;
wire N_1899 ;
wire N_1900 ;
wire N_1901 ;
wire N_1902 ;
wire N_1903 ;
wire N_1904 ;
wire N_1905 ;
wire N_1906 ;
wire N_1907 ;
wire N_1908 ;
wire N_1909 ;
wire N_1910 ;
wire N_1911 ;
wire N_1912 ;
wire N_1913 ;
wire N_1914 ;
wire N_1915 ;
wire N_1916 ;
wire N_1917 ;
wire N_1919 ;
wire N_1920 ;
wire N_1922 ;
wire N_1923 ;
wire N_1924 ;
wire N_1925 ;
wire N_1926 ;
wire N_1927 ;
wire N_1928 ;
wire N_1929 ;
wire N_1930 ;
wire N_1931 ;
wire N_1932 ;
wire N_1933 ;
wire N_1934 ;
wire N_1935 ;
wire N_1936 ;
wire N_1943 ;
wire N_1945 ;
wire N_1960 ;
wire N_1961 ;
wire N_1962 ;
wire N_1963 ;
wire N_1965 ;
wire N_1966 ;
wire N_1968 ;
wire N_1969 ;
wire N_1970 ;
wire N_1971 ;
wire N_1972 ;
wire N_1973 ;
wire N_1974 ;
wire N_1975 ;
wire N_1976 ;
wire N_1977 ;
wire N_1978 ;
wire N_1979 ;
wire N_1980 ;
wire N_1981 ;
wire N_1982 ;
wire N_1983 ;
wire N_1990 ;
wire N_1992 ;
wire N_2007 ;
wire N_2008 ;
wire N_2009 ;
wire N_2010 ;
wire N_2011 ;
wire N_2012 ;
wire N_2013 ;
wire N_2014 ;
wire N_2015 ;
wire N_2016 ;
wire N_2017 ;
wire N_2018 ;
wire N_2019 ;
wire N_2020 ;
wire N_2021 ;
wire N_2022 ;
wire N_2024 ;
wire N_2026 ;
wire N_2042 ;
wire N_2044 ;
wire N_2045 ;
wire N_2047 ;
wire N_2048 ;
wire N_2049 ;
wire N_2050 ;
wire N_2057 ;
wire N_2059 ;
wire N_2073 ;
wire N_2074 ;
wire N_2075 ;
wire N_2076 ;
wire N_2077 ;
wire N_2078 ;
wire N_2079 ;
wire N_2080 ;
wire N_2081 ;
wire N_2082 ;
wire N_2083 ;
wire N_2084 ;
wire N_2085 ;
wire N_2086 ;
wire N_2089 ;
wire N_2094 ;
wire N_2095 ;
wire N_2096 ;
wire N_2098 ;
wire N_2099 ;
wire N_2100 ;
wire N_2101 ;
wire N_2102 ;
wire N_2107 ;
wire N_2109 ;
wire DacESetpointWritten ;
wire DacCSetpointWritten ;
wire DacBSetpointWritten ;
wire DacASetpointWritten ;
wire DacFSetpointWritten ;
wire DacDSetpointWritten ;
wire N_2823 ;
wire N_2313 ;
wire N_2588 ;
wire N_2805 ;
wire N_1807 ;
wire N_2121 ;
wire N_2173 ;
wire N_2199 ;
wire N_2219 ;
wire N_2224 ;
wire N_2248 ;
wire N_2274 ;
wire N_2315 ;
wire N_2321 ;
wire N_2373 ;
wire N_2379 ;
wire N_2513 ;
wire N_2552_2 ;
wire N_2972_2 ;
wire N_2556_2 ;
wire N_2661_2 ;
wire N_2128 ;
wire N_2169 ;
wire N_2220 ;
wire N_1793 ;
wire N_1788 ;
wire N_1776 ;
wire un1_DacWriteNextState_140_Z ;
wire un1_DacWriteNextState_128_Z ;
wire un1_DacWriteNextState_118_Z ;
wire un1_DacWriteNextState_108_Z ;
wire N_2167 ;
wire N_2172 ;
wire N_2174 ;
wire N_2176 ;
wire N_2178 ;
wire N_2181 ;
wire N_2184 ;
wire N_2187 ;
wire N_2190 ;
wire N_2193 ;
wire N_2198 ;
wire N_2200 ;
wire N_2203 ;
wire N_2206 ;
wire N_2209 ;
wire N_2212 ;
wire N_2215 ;
wire N_2218 ;
wire N_2223 ;
wire N_2225 ;
wire N_2228 ;
wire N_2231 ;
wire N_2234 ;
wire N_2237 ;
wire N_2240 ;
wire N_2243 ;
wire N_2247 ;
wire N_2249 ;
wire N_2252 ;
wire N_2255 ;
wire N_2258 ;
wire N_2261 ;
wire N_2264 ;
wire N_2267 ;
wire N_2270 ;
wire N_2273 ;
wire N_2282 ;
wire N_2285 ;
wire N_2288 ;
wire N_2291 ;
wire N_2294 ;
wire N_2297 ;
wire N_2300 ;
wire N_2303 ;
wire N_2306 ;
wire N_2314 ;
wire N_2317 ;
wire N_2320 ;
wire N_2323 ;
wire N_2326 ;
wire N_2329 ;
wire N_2332 ;
wire N_2335 ;
wire N_2363 ;
wire N_2366 ;
wire N_2372 ;
wire N_2375 ;
wire N_2378 ;
wire N_2381 ;
wire N_2512 ;
wire N_2569 ;
wire N_2669 ;
wire N_2700 ;
wire N_2808 ;
wire N_2837 ;
wire N_1794 ;
wire N_1795 ;
wire N_1813 ;
wire N_1801 ;
wire N_2221 ;
wire N_2275 ;
wire N_2312 ;
wire N_2316 ;
wire N_2322 ;
wire N_2374 ;
wire N_2380 ;
wire N_5942 ;
wire N_1769 ;
wire N_1827 ;
wire un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_Z ;
wire N_2415 ;
wire N_2418 ;
wire N_2421 ;
wire N_2424 ;
wire N_2427 ;
wire N_2442 ;
wire N_2445 ;
wire N_2448 ;
wire N_2451 ;
wire N_2454 ;
wire N_2457 ;
wire N_2460 ;
wire N_2463 ;
wire N_2482 ;
wire N_2490 ;
wire N_2493 ;
wire N_2496 ;
wire N_2499 ;
wire N_2502 ;
wire N_2505 ;
wire N_2508 ;
wire N_2514 ;
wire N_2517 ;
wire N_2520 ;
wire N_2523 ;
wire N_2526 ;
wire N_2529 ;
wire N_2532 ;
wire N_2535 ;
wire N_2538 ;
wire N_2541 ;
wire N_2544 ;
wire N_2547 ;
wire N_2612 ;
wire N_2615 ;
wire N_2618 ;
wire N_2621 ;
wire N_2624 ;
wire N_2627 ;
wire N_2630 ;
wire N_2633 ;
wire N_2636 ;
wire N_2639 ;
wire N_2642 ;
wire N_2666 ;
wire N_2672 ;
wire N_2675 ;
wire N_2679 ;
wire N_2691 ;
wire N_2697 ;
wire N_2703 ;
wire N_2706 ;
wire N_2709 ;
wire N_2552_1 ;
wire N_2972_1 ;
wire N_2556_1 ;
wire N_2661_1 ;
wire SpiRst ;
wire SpiRst_0 ;
wire SpiRst_1 ;
wire SpiRst_2 ;
wire SpiRst_3 ;
wire SpiRst_4 ;
wire N_1743 ;
wire N_1742 ;
wire N_1741 ;
wire N_1740 ;
wire N_1739 ;
wire N_1738 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_281 ;
wire N_280 ;
wire N_279 ;
wire N_278 ;
wire N_277 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire MasterReset_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire N_3196 ;
wire N_3197 ;
wire N_3198 ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire un1_address_inv_17 ;
wire Uart2TxFifoFull ;
wire un1_address_inv_16 ;
wire un1_address_inv_10 ;
wire un1_address_inv_22 ;
wire Uart2TxFifoEmpty ;
wire un1_address_inv_12 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire UartClk0 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire LastWriteDac ;
wire lastwritedac4_i ;
// @48:1457
  CFG1 \un1_DacSetpointReadAddressController_2_i_0_0_0[2]  (
	.A(DacWriteNextState_RNIG75H_Z[21]),
	.Y(un1_DacSetpointReadAddressController_2_i_0_0_0_Z[2])
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_0[2] .INIT=2'h2;
  SLE N_1011_i_set (
	.Q(N_1011_i_set_Z),
	.ADn(GND),
	.ALn(N_1011_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_2564_rs (
	.Q(N_2564_rs_Z),
	.ADn(VCC),
	.ALn(N_2564_i),
	.CLK(N_1011_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1009_i_set (
	.Q(N_1009_i_set_Z),
	.ADn(GND),
	.ALn(N_1009_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_2563_rs (
	.Q(N_2563_rs_Z),
	.ADn(VCC),
	.ALn(N_2563_i),
	.CLK(N_1009_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1001_i_set (
	.Q(N_1001_i_set_Z),
	.ADn(GND),
	.ALn(N_1001_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_2562_rs (
	.Q(N_2562_rs_Z),
	.ADn(VCC),
	.ALn(N_2562_i),
	.CLK(N_1001_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_988_i_set (
	.Q(N_988_i_set_Z),
	.ADn(GND),
	.ALn(N_988_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_2555_rs (
	.Q(N_2555_rs_Z),
	.ADn(VCC),
	.ALn(N_2555_i),
	.CLK(N_988_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState_rep[6]  (
	.Q(DacWriteNextState_rep_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_335_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState_rep[2]  (
	.Q(DacWriteNextState_rep_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_338_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[14]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_335_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[16]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_348),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[18]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_338_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[20]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1123),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_346_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[21]  (
	.Q(DacWriteNextState_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[0]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[20]  (
	.Q(DacWriteNextState_Z[20]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_352_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[19]  (
	.Q(DacWriteNextState_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[2]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[18]  (
	.Q(DacWriteNextState_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[3]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[17]  (
	.Q(DacWriteNextState_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_410_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[16]  (
	.Q(DacWriteNextState_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[5]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[15]  (
	.Q(DacWriteNextState_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_413_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[14]  (
	.Q(DacWriteNextState_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[7]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[13]  (
	.Q(DacWriteNextState_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_416_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[12]  (
	.Q(DacWriteNextState_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_306),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_869),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[13]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_11_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_1_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_16_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_2_1_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_992_i),
	.EN(N_298),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_994_i),
	.EN(N_298),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_14_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_997_i),
	.EN(N_298),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_999_i),
	.EN(N_298),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_990_i),
	.EN(N_298),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_18_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_3_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_12_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_6_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_17_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_20_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_22_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_9_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_8_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_4_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_13_0_a2_2_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_19_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_900_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_786_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_788_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_790_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_902_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_792_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_794_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_796_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_23_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_780_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_980_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_833_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_658),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_782_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_784_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[19]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_897_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_158_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_661_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_1_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_140_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_648_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_891_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_829_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_893_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_895_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_831_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_976_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_766_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_889_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_768_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_827_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_770_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_978_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_772_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_643),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_774_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_776_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_646),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_778_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_604),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_886_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_764_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_0_Z[19]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_927_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_113_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_611_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_919_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_880_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_882_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_921_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_762_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_923_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_884_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_925_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_260_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_262_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4801_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4802_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4803_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4804_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_591),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_878_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_916_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0_1_Z[19]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_825_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_99_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_598_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_i_m2_0_0_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsA_i[0]  (
	.Q(nCsA_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_254_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4805_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_290_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_292_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_294_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_264_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_266_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4795_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4796_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4797_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4798_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4799_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4800_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_256_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_258_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \StateOut[4]  (
	.Q(TP5_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_465_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_464_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_463_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_462_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23[0]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_250_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4775_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_252_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_21_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_15_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_813_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_912_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_815_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_817_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_914_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_819_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_821_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_823_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_7_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_910_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[23]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_810_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_984_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[19]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_835_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_208_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_215_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[15]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[14]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[13]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_Z[12]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[11]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[10]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[9]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_Z[8]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_904_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_802_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_804_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_906_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_908_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_806_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_808_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_669),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_1_Z[22]),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_798_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_982_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_672),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_800_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_189_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_674_i),
	.EN(N_1141),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_240_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_242_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_244_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_246_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1457
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_248_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:747
  CFG2 un23_dacsetpointwriteaddress_s_0 (
	.A(O_RNI8EGK_S[2]),
	.B(un19_dacsetpointwriteaddress_cry_0_cy),
	.Y(un23_dacsetpointwriteaddress_s_0_Z)
);
defparam un23_dacsetpointwriteaddress_s_0.INIT=4'h9;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_i_i_o2[3]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacWriteNextState_Z[16]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_5941)
);
defparam \un1_DacWriteNextState_297_i_i_i_o2[3] .INIT=16'hF1F0;
// @48:1476
  CFG4 WriteDacs_1_1_u_i_0_a2_1 (
	.A(DacWriteNextState_Z[5]),
	.B(N_1783),
	.C(DacWriteNextState_Z[7]),
	.D(DacWriteNextState_Z[3]),
	.Y(N_2816)
);
defparam WriteDacs_1_1_u_i_0_a2_1.INIT=16'h0001;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_i_0_i_o2[23]  (
	.A(DacWriteNextState_Z[8]),
	.B(DacWriteNextState_rep_Z[6]),
	.C(N_1770),
	.Y(N_1772)
);
defparam \un1_DacWriteNextState_297_i_0_i_o2[23] .INIT=8'hFE;
// @48:1476
  CFG3 \StateOut_23_i_a3_0_a2_0_a2_0_a2_1[4]  (
	.A(DacWriteNextState_Z[14]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[12]),
	.Y(N_2828)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_a2_1[4] .INIT=8'h01;
// @48:1457
  CFG4 un1_MasterReset_inv_18_0_a2_0_a2_1 (
	.A(DacSetpointReadedAddressController_Z[2]),
	.B(DacWriteNextState_Z[9]),
	.C(shot_i),
	.D(domachine_i),
	.Y(N_2834)
);
defparam un1_MasterReset_inv_18_0_a2_0_a2_1.INIT=16'h0800;
// @48:1457
  CFG3 \DacSetpointReadAddressController_RNO[1]  (
	.A(N_5940),
	.B(DacSetpointReadAddressController_Z[1]),
	.C(un1_DacSetpointReadAddressController_2_i_0_0_0_Z[1]),
	.Y(N_242_i)
);
defparam \DacSetpointReadAddressController_RNO[1] .INIT=8'h06;
// @48:1476
  CFG2 \StateOut_23_i_a3_0_a2_4_a2_4_a2_0_0[3]  (
	.A(DacWriteNextState_Z[0]),
	.B(DacWriteNextState_Z[11]),
	.Y(StateOut_23_i_a3_0_a2_4_a2_4_a2_0_Z[3])
);
defparam \StateOut_23_i_a3_0_a2_4_a2_4_a2_0_0[3] .INIT=4'h1;
// @48:1457
  CFG2 un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_a2_0 (
	.A(DacSetpointReadAddressController_Z[0]),
	.B(DacSetpointReadAddressController_Z[1]),
	.Y(un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_a2_0_Z)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_a2_0.INIT=4'h1;
// @48:1476
  CFG2 \StateOut_23_i_a3_0_a2_0_a2_0_o2_0[4]  (
	.A(DacWriteNextState_Z[15]),
	.B(DacWriteNextState_Z[19]),
	.Y(StateOut_23_i_a3_0_a2_0_a2_0_o2_0_Z[4])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_o2_0[4] .INIT=4'hE;
// @48:1457
  CFG2 \DacWriteNextState_RNIUD7H[16]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacWriteNextState_Z[16]),
	.Y(N_143_i)
);
defparam \DacWriteNextState_RNIUD7H[16] .INIT=4'h1;
// @48:1476
  CFG2 \StateOut_23_i_a3_0_a2_0_a2_0_a2_0[2]  (
	.A(DacWriteNextState_Z[5]),
	.B(DacWriteNextState_Z[7]),
	.Y(N_2812)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_a2_0[2] .INIT=4'h1;
// @48:1457
  CFG2 un1_MasterReset_inv_19_0_a2_0_a2_0 (
	.A(DacSetpointReadedAddressController_Z[0]),
	.B(DacSetpointReadedAddressController_Z[1]),
	.Y(N_2832)
);
defparam un1_MasterReset_inv_19_0_a2_0_a2_0.INIT=4'h2;
// @48:1457
  CFG2 un1_MasterReset_inv_4_0_a2_0_a2_0 (
	.A(DacSetpointReadedAddressController_Z[0]),
	.B(DacSetpointReadedAddressController_Z[1]),
	.Y(N_2845)
);
defparam un1_MasterReset_inv_4_0_a2_0_a2_0.INIT=4'h4;
// @48:1457
  CFG2 un1_MasterReset_inv_17_0_a2_0_a2_0 (
	.A(DacSetpointReadedAddressController_Z[0]),
	.B(DacSetpointReadedAddressController_Z[1]),
	.Y(N_2846)
);
defparam un1_MasterReset_inv_17_0_a2_0_a2_0.INIT=4'h8;
// @20:344
  CFG2 \DacWriteNextState_RNIG75H[21]  (
	.A(domachine_i),
	.B(DacWriteNextState_Z[21]),
	.Y(DacWriteNextState_RNIG75H_Z[21])
);
defparam \DacWriteNextState_RNIG75H[21] .INIT=4'h8;
// @48:1476
  CFG2 \StateOut_23_i_a3_0_a2_4_a2_4_a2_0[3]  (
	.A(DacWriteNextState_Z[1]),
	.B(DacWriteNextState_Z[3]),
	.Y(N_5932)
);
defparam \StateOut_23_i_a3_0_a2_4_a2_4_a2_0[3] .INIT=4'h1;
// @48:1476
  CFG2 \DacWriteNextState_RNIQBV7[4]  (
	.A(DacWriteNextState_rep_Z[2]),
	.B(DacWriteNextState_Z[4]),
	.Y(N_1770)
);
defparam \DacWriteNextState_RNIQBV7[4] .INIT=4'hE;
// @48:1476
  CFG2 \StateOut_23_i_a2_i_o2[2]  (
	.A(DacWriteNextState_rep_Z[6]),
	.B(DacWriteNextState_Z[8]),
	.Y(N_1771)
);
defparam \StateOut_23_i_a2_i_o2[2] .INIT=4'hE;
// @48:1457
  CFG2 \un1_DacWriteNextState_296_i_0_0_o2[17]  (
	.A(DacWriteNextState_Z[14]),
	.B(DacWriteNextState_Z[12]),
	.Y(N_1781)
);
defparam \un1_DacWriteNextState_296_i_0_0_o2[17] .INIT=4'hE;
// @48:1457
  CFG2 \un1_DacWriteNextState_292_i_0_0_o2[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacFSetpointToWrite_Z[16]),
	.Y(N_2136)
);
defparam \un1_DacWriteNextState_292_i_0_0_o2[16] .INIT=4'hB;
// @48:1457
  CFG2 \un1_DacWriteNextState_294_0_0_0_i_o2[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacDSetpointToWrite_Z[16]),
	.Y(N_2138)
);
defparam \un1_DacWriteNextState_294_0_0_0_i_o2[16] .INIT=4'hB;
// @48:1457
  CFG2 \un1_DacWriteNextState_295_0_0_0_i_o2[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacCSetpointToWrite_Z[16]),
	.Y(N_2139)
);
defparam \un1_DacWriteNextState_295_0_0_0_i_o2[16] .INIT=4'hB;
// @48:1457
  CFG2 \un1_DacWriteNextState_296_0_0_0_i_o2[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacBSetpointToWrite_Z[16]),
	.Y(N_2140)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_o2[16] .INIT=4'hB;
// @48:1457
  CFG2 \un1_DacWriteNextState_297_0_0_0_i_o2[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacASetpointToWrite_Z[16]),
	.Y(N_2141)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_o2[16] .INIT=4'hB;
// @48:1457
  CFG2 un1_MasterReset_i_a2_0_a2 (
	.A(domachine_i),
	.B(shot_i),
	.Y(N_1141)
);
defparam un1_MasterReset_i_a2_0_a2.INIT=4'h2;
// @48:1457
  CFG2 un1_MasterReset_inv_14_0_a2_0_o2 (
	.A(DacSetpointReadedAddressController_Z[0]),
	.B(DacSetpointReadedAddressController_Z[1]),
	.Y(N_1810)
);
defparam un1_MasterReset_inv_14_0_a2_0_o2.INIT=4'hE;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv[1]),
	.Y(SUM_5[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_5[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_0[1]),
	.Y(SUM_4[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_2[1]),
	.Y(SUM_2[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[1] .INIT=4'h6;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1[8]  (
	.A(DacSetpoints_4_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[8]),
	.Y(N_5949)
);
defparam \un1_DacWriteNextState_293_1[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1[12]  (
	.A(DacSetpoints_4_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[12]),
	.Y(N_5950)
);
defparam \un1_DacWriteNextState_293_1[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1[13]  (
	.A(DacSetpoints_3_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[13]),
	.Y(N_5952)
);
defparam \un1_DacWriteNextState_294_1[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1[12]  (
	.A(DacSetpoints_0_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[12]),
	.Y(N_5954)
);
defparam \un1_DacWriteNextState_297_1[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[21]  (
	.A(DacSetpoints_5_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[21]),
	.Y(N_1840)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[23]  (
	.A(DacSetpoints_5_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[23]),
	.Y(N_1841)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2[1]  (
	.A(DacSetpoints_4_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[1]),
	.Y(N_1842)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2[2]  (
	.A(DacSetpoints_4_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[2]),
	.Y(N_1843)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_i_m2_i_m2[3]  (
	.A(DacSetpoints_5_0_Z[3]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[3]),
	.Y(N_1844)
);
defparam \un1_DacWriteNextState_292_0_i_m2_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_i_m2_i_m2[6]  (
	.A(DacSetpoints_5_0_Z[6]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[6]),
	.Y(N_1845)
);
defparam \un1_DacWriteNextState_292_0_i_m2_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_i_m2_i_m2[20]  (
	.A(DacSetpoints_5_0_Z[20]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[20]),
	.Y(N_1850)
);
defparam \un1_DacWriteNextState_292_0_i_m2_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[3]  (
	.A(DacSetpoints_5_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[3]),
	.Y(N_1852)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[6]  (
	.A(DacSetpoints_5_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[6]),
	.Y(N_1853)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[10]  (
	.A(DacSetpoints_5_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[10]),
	.Y(N_1854)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[13]  (
	.A(DacSetpoints_5_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[13]),
	.Y(N_1855)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[17]  (
	.A(DacSetpoints_5_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[17]),
	.Y(N_1856)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[0]  (
	.A(DacSetpoints_4_0_Z[0]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[0]),
	.Y(N_1857)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[3]  (
	.A(DacSetpoints_4_0_Z[3]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[3]),
	.Y(N_1858)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[4]  (
	.A(DacSetpoints_4_0_Z[4]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[4]),
	.Y(N_1859)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[7]  (
	.A(DacSetpoints_4_0_Z[7]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[7]),
	.Y(N_1860)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[15]  (
	.A(DacSetpoints_4_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[15]),
	.Y(N_1866)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[16]  (
	.A(DacSetpoints_4_0_Z[16]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[16]),
	.Y(N_1867)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[16] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2_i_m2[20]  (
	.A(DacSetpoints_4_0_Z[20]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[20]),
	.Y(N_1869)
);
defparam \un1_DacWriteNextState_293_0_i_m2_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_0_i_m2_i_m2[3]  (
	.A(DacSetpoints_3_0_Z[3]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[3]),
	.Y(N_1872)
);
defparam \un1_DacWriteNextState_294_0_i_m2_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[12]  (
	.A(DacSetpoints_2_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[12]),
	.Y(N_1875)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[11]  (
	.A(DacSetpoints_2_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[11]),
	.Y(N_1876)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[9]  (
	.A(DacSetpoints_2_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[9]),
	.Y(N_1877)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[23]  (
	.A(DacSetpoints_3_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[23]),
	.Y(N_1880)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[22]  (
	.A(DacSetpoints_3_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[22]),
	.Y(N_1881)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[14]  (
	.A(DacSetpoints_3_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[14]),
	.Y(N_1882)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[11]  (
	.A(DacSetpoints_3_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[11]),
	.Y(N_1883)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[10]  (
	.A(DacSetpoints_3_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[10]),
	.Y(N_1884)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[9]  (
	.A(DacSetpoints_3_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[9]),
	.Y(N_1885)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[8]  (
	.A(DacSetpoints_3_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[8]),
	.Y(N_1886)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2_i_m2[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[23]  (
	.A(DacSetpoints_4_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[23]),
	.Y(N_1887)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[22]  (
	.A(DacSetpoints_4_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[22]),
	.Y(N_1888)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[15]  (
	.A(DacSetpoints_4_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[15]),
	.Y(N_1890)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2_i_m2[9]  (
	.A(DacSetpoints_5_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[9]),
	.Y(N_1891)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2_i_m2[8]  (
	.A(DacSetpoints_5_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[8]),
	.Y(N_1892)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2_i_m2[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[0]  (
	.A(DacSetpoints_5_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[0]),
	.Y(N_1893)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[1]  (
	.A(DacSetpoints_5_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[1]),
	.Y(N_1894)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[2]  (
	.A(DacSetpoints_5_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[2]),
	.Y(N_1895)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[4]  (
	.A(DacSetpoints_5_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[4]),
	.Y(N_1896)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[7]  (
	.A(DacSetpoints_5_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[7]),
	.Y(N_1897)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2[18]  (
	.A(DacSetpoints_4_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[18]),
	.Y(N_1898)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2[21]  (
	.A(DacSetpoints_4_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[21]),
	.Y(N_1899)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[0]  (
	.A(DacSetpoints_3_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[0]),
	.Y(N_1900)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[1]  (
	.A(DacSetpoints_3_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[1]),
	.Y(N_1901)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[2]  (
	.A(DacSetpoints_3_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[2]),
	.Y(N_1902)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[4]  (
	.A(DacSetpoints_3_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[4]),
	.Y(N_1903)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[5]  (
	.A(DacSetpoints_3_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[5]),
	.Y(N_1904)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[6]  (
	.A(DacSetpoints_3_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[6]),
	.Y(N_1905)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[21]  (
	.A(DacSetpoints_3_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[21]),
	.Y(N_1906)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_i_m2_i_m2[18]  (
	.A(DacSetpoints_2_0_Z[18]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[18]),
	.Y(N_1907)
);
defparam \un1_DacWriteNextState_295_0_i_m2_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_i_m2_i_m2[20]  (
	.A(DacSetpoints_2_0_Z[20]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[20]),
	.Y(N_1908)
);
defparam \un1_DacWriteNextState_295_0_i_m2_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_i_m2_i_m2[21]  (
	.A(DacSetpoints_2_0_Z[21]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[21]),
	.Y(N_1909)
);
defparam \un1_DacWriteNextState_295_0_i_m2_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2[2]  (
	.A(DacSetpoints_2_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[2]),
	.Y(N_1910)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2[15]  (
	.A(DacSetpoints_2_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[15]),
	.Y(N_1911)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2_i_m2[18]  (
	.A(DacSetpoints_2_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[18]),
	.Y(N_1912)
);
defparam \un1_DacWriteNextState_295_1_i_m2_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_i_m2_i_m2[0]  (
	.A(DacSetpoints_1_0_Z[0]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[0]),
	.Y(N_1913)
);
defparam \un1_DacWriteNextState_296_0_i_m2_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[23]  (
	.A(DacSetpoints_0_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[23]),
	.Y(N_1914)
);
defparam \un1_DacWriteNextState_297_1_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[22]  (
	.A(DacSetpoints_0_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[22]),
	.Y(N_1915)
);
defparam \un1_DacWriteNextState_297_1_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[21]  (
	.A(DacSetpoints_0_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[21]),
	.Y(N_1916)
);
defparam \un1_DacWriteNextState_297_1_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[20]  (
	.A(DacSetpoints_0_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[20]),
	.Y(N_1917)
);
defparam \un1_DacWriteNextState_297_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[18]  (
	.A(DacSetpoints_0_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[18]),
	.Y(N_1919)
);
defparam \un1_DacWriteNextState_297_1_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[17]  (
	.A(DacSetpoints_0_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[17]),
	.Y(N_1920)
);
defparam \un1_DacWriteNextState_297_1_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[15]  (
	.A(DacSetpoints_0_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[15]),
	.Y(N_1922)
);
defparam \un1_DacWriteNextState_297_1_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[14]  (
	.A(DacSetpoints_0_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[14]),
	.Y(N_1923)
);
defparam \un1_DacWriteNextState_297_1_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[13]  (
	.A(DacSetpoints_0_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[13]),
	.Y(N_1924)
);
defparam \un1_DacWriteNextState_297_1_i_m2[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[11]  (
	.A(DacSetpoints_0_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[11]),
	.Y(N_1925)
);
defparam \un1_DacWriteNextState_297_1_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[10]  (
	.A(DacSetpoints_0_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[10]),
	.Y(N_1926)
);
defparam \un1_DacWriteNextState_297_1_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[9]  (
	.A(DacSetpoints_0_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[9]),
	.Y(N_1927)
);
defparam \un1_DacWriteNextState_297_1_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[8]  (
	.A(DacSetpoints_0_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[8]),
	.Y(N_1928)
);
defparam \un1_DacWriteNextState_297_1_i_m2[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[7]  (
	.A(DacSetpoints_0_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[7]),
	.Y(N_1929)
);
defparam \un1_DacWriteNextState_297_1_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[6]  (
	.A(DacSetpoints_0_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[6]),
	.Y(N_1930)
);
defparam \un1_DacWriteNextState_297_1_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[5]  (
	.A(DacSetpoints_0_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[5]),
	.Y(N_1931)
);
defparam \un1_DacWriteNextState_297_1_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[4]  (
	.A(DacSetpoints_0_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[4]),
	.Y(N_1932)
);
defparam \un1_DacWriteNextState_297_1_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[3]  (
	.A(DacSetpoints_0_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[3]),
	.Y(N_1933)
);
defparam \un1_DacWriteNextState_297_1_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[2]  (
	.A(DacSetpoints_0_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[2]),
	.Y(N_1934)
);
defparam \un1_DacWriteNextState_297_1_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[1]  (
	.A(DacSetpoints_0_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[1]),
	.Y(N_1935)
);
defparam \un1_DacWriteNextState_297_1_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_1_i_m2[0]  (
	.A(DacSetpoints_0_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_0_3_Z[0]),
	.Y(N_1936)
);
defparam \un1_DacWriteNextState_297_1_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_i_m2[17]  (
	.A(DacSetpoints_0_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[17]),
	.Y(N_1943)
);
defparam \un1_DacWriteNextState_297_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_i_m2[15]  (
	.A(DacSetpoints_0_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_0_1_Z[15]),
	.Y(N_1945)
);
defparam \un1_DacWriteNextState_297_0_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[23]  (
	.A(DacSetpoints_1_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[23]),
	.Y(N_1960)
);
defparam \un1_DacWriteNextState_296_1_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[22]  (
	.A(DacSetpoints_1_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[22]),
	.Y(N_1961)
);
defparam \un1_DacWriteNextState_296_1_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[21]  (
	.A(DacSetpoints_1_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[21]),
	.Y(N_1962)
);
defparam \un1_DacWriteNextState_296_1_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[20]  (
	.A(DacSetpoints_1_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[20]),
	.Y(N_1963)
);
defparam \un1_DacWriteNextState_296_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[18]  (
	.A(DacSetpoints_1_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[18]),
	.Y(N_1965)
);
defparam \un1_DacWriteNextState_296_1_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[17]  (
	.A(DacSetpoints_1_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[17]),
	.Y(N_1966)
);
defparam \un1_DacWriteNextState_296_1_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[15]  (
	.A(DacSetpoints_1_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[15]),
	.Y(N_1968)
);
defparam \un1_DacWriteNextState_296_1_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[14]  (
	.A(DacSetpoints_1_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[14]),
	.Y(N_1969)
);
defparam \un1_DacWriteNextState_296_1_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[13]  (
	.A(DacSetpoints_1_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[13]),
	.Y(N_1970)
);
defparam \un1_DacWriteNextState_296_1_i_m2[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[12]  (
	.A(DacSetpoints_1_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[12]),
	.Y(N_1971)
);
defparam \un1_DacWriteNextState_296_1_i_m2[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[11]  (
	.A(DacSetpoints_1_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[11]),
	.Y(N_1972)
);
defparam \un1_DacWriteNextState_296_1_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[10]  (
	.A(DacSetpoints_1_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[10]),
	.Y(N_1973)
);
defparam \un1_DacWriteNextState_296_1_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[9]  (
	.A(DacSetpoints_1_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[9]),
	.Y(N_1974)
);
defparam \un1_DacWriteNextState_296_1_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[8]  (
	.A(DacSetpoints_1_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[8]),
	.Y(N_1975)
);
defparam \un1_DacWriteNextState_296_1_i_m2[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[7]  (
	.A(DacSetpoints_1_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[7]),
	.Y(N_1976)
);
defparam \un1_DacWriteNextState_296_1_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[6]  (
	.A(DacSetpoints_1_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[6]),
	.Y(N_1977)
);
defparam \un1_DacWriteNextState_296_1_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[5]  (
	.A(DacSetpoints_1_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[5]),
	.Y(N_1978)
);
defparam \un1_DacWriteNextState_296_1_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[4]  (
	.A(DacSetpoints_1_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[4]),
	.Y(N_1979)
);
defparam \un1_DacWriteNextState_296_1_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[3]  (
	.A(DacSetpoints_1_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[3]),
	.Y(N_1980)
);
defparam \un1_DacWriteNextState_296_1_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[2]  (
	.A(DacSetpoints_1_2_Z[2]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[2]),
	.Y(N_1981)
);
defparam \un1_DacWriteNextState_296_1_i_m2[2] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[1]  (
	.A(DacSetpoints_1_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[1]),
	.Y(N_1982)
);
defparam \un1_DacWriteNextState_296_1_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_1_i_m2[0]  (
	.A(DacSetpoints_1_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_1_3_Z[0]),
	.Y(N_1983)
);
defparam \un1_DacWriteNextState_296_1_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_i_m2[17]  (
	.A(DacSetpoints_1_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[17]),
	.Y(N_1990)
);
defparam \un1_DacWriteNextState_296_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_i_m2[15]  (
	.A(DacSetpoints_1_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_1_1_Z[15]),
	.Y(N_1992)
);
defparam \un1_DacWriteNextState_296_0_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[23]  (
	.A(DacSetpoints_2_2_Z[23]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[23]),
	.Y(N_2007)
);
defparam \un1_DacWriteNextState_295_1_i_m2[23] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[22]  (
	.A(DacSetpoints_2_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[22]),
	.Y(N_2008)
);
defparam \un1_DacWriteNextState_295_1_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[21]  (
	.A(DacSetpoints_2_2_Z[21]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[21]),
	.Y(N_2009)
);
defparam \un1_DacWriteNextState_295_1_i_m2[21] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[20]  (
	.A(DacSetpoints_2_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[20]),
	.Y(N_2010)
);
defparam \un1_DacWriteNextState_295_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[17]  (
	.A(DacSetpoints_2_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[17]),
	.Y(N_2011)
);
defparam \un1_DacWriteNextState_295_1_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[14]  (
	.A(DacSetpoints_2_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[14]),
	.Y(N_2012)
);
defparam \un1_DacWriteNextState_295_1_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[13]  (
	.A(DacSetpoints_2_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[13]),
	.Y(N_2013)
);
defparam \un1_DacWriteNextState_295_1_i_m2[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[10]  (
	.A(DacSetpoints_2_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[10]),
	.Y(N_2014)
);
defparam \un1_DacWriteNextState_295_1_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[8]  (
	.A(DacSetpoints_2_2_Z[8]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[8]),
	.Y(N_2015)
);
defparam \un1_DacWriteNextState_295_1_i_m2[8] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[7]  (
	.A(DacSetpoints_2_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[7]),
	.Y(N_2016)
);
defparam \un1_DacWriteNextState_295_1_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[6]  (
	.A(DacSetpoints_2_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[6]),
	.Y(N_2017)
);
defparam \un1_DacWriteNextState_295_1_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[5]  (
	.A(DacSetpoints_2_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[5]),
	.Y(N_2018)
);
defparam \un1_DacWriteNextState_295_1_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[4]  (
	.A(DacSetpoints_2_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[4]),
	.Y(N_2019)
);
defparam \un1_DacWriteNextState_295_1_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[3]  (
	.A(DacSetpoints_2_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[3]),
	.Y(N_2020)
);
defparam \un1_DacWriteNextState_295_1_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[1]  (
	.A(DacSetpoints_2_2_Z[1]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[1]),
	.Y(N_2021)
);
defparam \un1_DacWriteNextState_295_1_i_m2[1] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_1_i_m2[0]  (
	.A(DacSetpoints_2_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_2_3_Z[0]),
	.Y(N_2022)
);
defparam \un1_DacWriteNextState_295_1_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_i_m2[17]  (
	.A(DacSetpoints_2_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[17]),
	.Y(N_2024)
);
defparam \un1_DacWriteNextState_295_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_i_m2[15]  (
	.A(DacSetpoints_2_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_2_1_Z[15]),
	.Y(N_2026)
);
defparam \un1_DacWriteNextState_295_0_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[20]  (
	.A(DacSetpoints_3_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[20]),
	.Y(N_2042)
);
defparam \un1_DacWriteNextState_294_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[18]  (
	.A(DacSetpoints_3_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[18]),
	.Y(N_2044)
);
defparam \un1_DacWriteNextState_294_1_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[17]  (
	.A(DacSetpoints_3_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[17]),
	.Y(N_2045)
);
defparam \un1_DacWriteNextState_294_1_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[15]  (
	.A(DacSetpoints_3_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[15]),
	.Y(N_2047)
);
defparam \un1_DacWriteNextState_294_1_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[12]  (
	.A(DacSetpoints_3_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[12]),
	.Y(N_2048)
);
defparam \un1_DacWriteNextState_294_1_i_m2[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[7]  (
	.A(DacSetpoints_3_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[7]),
	.Y(N_2049)
);
defparam \un1_DacWriteNextState_294_1_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_1_i_m2[3]  (
	.A(DacSetpoints_3_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_3_3_Z[3]),
	.Y(N_2050)
);
defparam \un1_DacWriteNextState_294_1_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_0_i_m2[17]  (
	.A(DacSetpoints_3_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[17]),
	.Y(N_2057)
);
defparam \un1_DacWriteNextState_294_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_0_i_m2[15]  (
	.A(DacSetpoints_3_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_3_1_Z[15]),
	.Y(N_2059)
);
defparam \un1_DacWriteNextState_294_0_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[20]  (
	.A(DacSetpoints_4_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[20]),
	.Y(N_2073)
);
defparam \un1_DacWriteNextState_293_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[17]  (
	.A(DacSetpoints_4_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[17]),
	.Y(N_2074)
);
defparam \un1_DacWriteNextState_293_1_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[16]  (
	.A(DacSetpoints_4_2_Z[16]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[16]),
	.Y(N_2075)
);
defparam \un1_DacWriteNextState_293_1_i_m2[16] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[14]  (
	.A(DacSetpoints_4_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[14]),
	.Y(N_2076)
);
defparam \un1_DacWriteNextState_293_1_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[13]  (
	.A(DacSetpoints_4_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[13]),
	.Y(N_2077)
);
defparam \un1_DacWriteNextState_293_1_i_m2[13] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[11]  (
	.A(DacSetpoints_4_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[11]),
	.Y(N_2078)
);
defparam \un1_DacWriteNextState_293_1_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[10]  (
	.A(DacSetpoints_4_2_Z[10]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[10]),
	.Y(N_2079)
);
defparam \un1_DacWriteNextState_293_1_i_m2[10] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[9]  (
	.A(DacSetpoints_4_2_Z[9]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[9]),
	.Y(N_2080)
);
defparam \un1_DacWriteNextState_293_1_i_m2[9] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[7]  (
	.A(DacSetpoints_4_2_Z[7]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[7]),
	.Y(N_2081)
);
defparam \un1_DacWriteNextState_293_1_i_m2[7] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[6]  (
	.A(DacSetpoints_4_2_Z[6]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[6]),
	.Y(N_2082)
);
defparam \un1_DacWriteNextState_293_1_i_m2[6] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[5]  (
	.A(DacSetpoints_4_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[5]),
	.Y(N_2083)
);
defparam \un1_DacWriteNextState_293_1_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[4]  (
	.A(DacSetpoints_4_2_Z[4]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[4]),
	.Y(N_2084)
);
defparam \un1_DacWriteNextState_293_1_i_m2[4] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[3]  (
	.A(DacSetpoints_4_2_Z[3]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[3]),
	.Y(N_2085)
);
defparam \un1_DacWriteNextState_293_1_i_m2[3] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_1_i_m2[0]  (
	.A(DacSetpoints_4_2_Z[0]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_4_3_Z[0]),
	.Y(N_2086)
);
defparam \un1_DacWriteNextState_293_1_i_m2[0] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_i_m2[17]  (
	.A(DacSetpoints_4_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_4_1_Z[17]),
	.Y(N_2089)
);
defparam \un1_DacWriteNextState_293_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[22]  (
	.A(DacSetpoints_5_2_Z[22]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[22]),
	.Y(N_2094)
);
defparam \un1_DacWriteNextState_292_1_i_m2[22] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[20]  (
	.A(DacSetpoints_5_2_Z[20]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[20]),
	.Y(N_2095)
);
defparam \un1_DacWriteNextState_292_1_i_m2[20] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[18]  (
	.A(DacSetpoints_5_2_Z[18]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[18]),
	.Y(N_2096)
);
defparam \un1_DacWriteNextState_292_1_i_m2[18] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[15]  (
	.A(DacSetpoints_5_2_Z[15]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[15]),
	.Y(N_2098)
);
defparam \un1_DacWriteNextState_292_1_i_m2[15] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[14]  (
	.A(DacSetpoints_5_2_Z[14]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[14]),
	.Y(N_2099)
);
defparam \un1_DacWriteNextState_292_1_i_m2[14] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[12]  (
	.A(DacSetpoints_5_2_Z[12]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[12]),
	.Y(N_2100)
);
defparam \un1_DacWriteNextState_292_1_i_m2[12] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[11]  (
	.A(DacSetpoints_5_2_Z[11]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[11]),
	.Y(N_2101)
);
defparam \un1_DacWriteNextState_292_1_i_m2[11] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_1_i_m2[5]  (
	.A(DacSetpoints_5_2_Z[5]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[5]),
	.Y(N_2102)
);
defparam \un1_DacWriteNextState_292_1_i_m2[5] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_i_m2[17]  (
	.A(DacSetpoints_5_0_Z[17]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[17]),
	.Y(N_2107)
);
defparam \un1_DacWriteNextState_292_0_i_m2[17] .INIT=8'hE2;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_i_m2[15]  (
	.A(DacSetpoints_5_0_Z[15]),
	.B(DacWriteNextState_Z[6]),
	.C(DacSetpoints_5_1_Z[15]),
	.Y(N_2109)
);
defparam \un1_DacWriteNextState_292_0_i_m2[15] .INIT=8'hE2;
// @48:1476
  CFG4 \StateOut_23_i_a3_0_a3_0_a2_0_a2_5[1]  (
	.A(DacWriteNextState_Z[1]),
	.B(DacWriteNextState_Z[9]),
	.C(DacWriteNextState_Z[14]),
	.D(DacWriteNextState_Z[5]),
	.Y(StateOut_23_i_a3_0_a3_0_a2_0_a2_5_Z[1])
);
defparam \StateOut_23_i_a3_0_a3_0_a2_0_a2_5[1] .INIT=16'h0001;
// @48:1476
  CFG4 \StateOut_23_i_a3_0_a3_0_a2_0_a2_4[1]  (
	.A(DacWriteNextState_rep_Z[2]),
	.B(DacWriteNextState_rep_Z[6]),
	.C(DacWriteNextState_Z[10]),
	.D(DacWriteNextState_Z[18]),
	.Y(StateOut_23_i_a3_0_a3_0_a2_0_a2_4_Z[1])
);
defparam \StateOut_23_i_a3_0_a3_0_a2_0_a2_4[1] .INIT=16'h0001;
// @48:1457
  CFG4 \DacWriteNextState_ns_i_0_0_o2_3[4]  (
	.A(DacESetpointWritten),
	.B(DacCSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(DacWriteNextState_ns_i_0_0_o2_3_Z[4])
);
defparam \DacWriteNextState_ns_i_0_0_o2_3[4] .INIT=16'h7FFF;
// @48:1457
  CFG4 \DacWriteNextState_ns_a3_i_0_o2_3[1]  (
	.A(DacFSetpointWritten),
	.B(DacDSetpointWritten),
	.C(DacCSetpointWritten),
	.D(DacASetpointWritten),
	.Y(DacWriteNextState_ns_a3_i_0_o2_3_Z[1])
);
defparam \DacWriteNextState_ns_a3_i_0_o2_3[1] .INIT=16'hFFFE;
// @48:1457
  CFG4 un1_MasterReset_inv_16_0_a2_0_a2_1 (
	.A(DacSetpointReadedAddressController_Z[2]),
	.B(DacWriteNextState_Z[9]),
	.C(shot_i),
	.D(domachine_i),
	.Y(N_2823)
);
defparam un1_MasterReset_inv_16_0_a2_0_a2_1.INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacSetpointReadAddressController_2_i_0_0_a2_0[0]  (
	.A(DacSetpointReadAddressController_Z[0]),
	.B(DacWriteNextState_Z[21]),
	.C(DacSetpointReadAddressController_Z[2]),
	.D(DacSetpointReadAddressController_Z[1]),
	.Y(N_2313)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_a2_0[0] .INIT=16'h1000;
// @48:1457
  CFG3 \un1_DacSetpointReadAddressDac_2_i_0_0_a2[0]  (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacWriteNextState_Z[10]),
	.C(domachine_i),
	.Y(N_2588)
);
defparam \un1_DacSetpointReadAddressDac_2_i_0_0_a2[0] .INIT=8'h15;
// @48:1457
  CFG2 \un1_DacWriteNextState_297_i_0_i_a2_3[23]  (
	.A(N_1770),
	.B(N_1771),
	.Y(N_2805)
);
defparam \un1_DacWriteNextState_297_i_0_i_a2_3[23] .INIT=4'h4;
// @48:1457
  CFG3 un1_domachine_i_inv_1_i_i_0_0 (
	.A(DacWriteNextState_RNIG75H_Z[21]),
	.B(DacWriteNextState_Z[10]),
	.C(domachine_i),
	.Y(N_298)
);
defparam un1_domachine_i_inv_1_i_i_0_0.INIT=8'hEA;
// @48:1457
  CFG3 un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_o2 (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacWriteNextState_Z[10]),
	.C(DacSetpointReadAddressDac_Z[1]),
	.Y(N_1807)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_o2.INIT=8'h7F;
// @48:1457
  CFG3 \un1_DacSetpointReadAddressDac_2_i_0_0_o2[1]  (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacWriteNextState_Z[10]),
	.C(domachine_i),
	.Y(N_2121)
);
defparam \un1_DacSetpointReadAddressDac_2_i_0_0_o2[1] .INIT=8'h7F;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_4[2]  (
	.A(ClkDiv[2]),
	.B(ClkDiv[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_2[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_1[2] .INIT=8'h6A;
// @48:1457
  CFG2 \DacSetpointReadedAddressController_RNO[1]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[1]),
	.Y(N_992_i)
);
defparam \DacSetpointReadedAddressController_RNO[1] .INIT=4'h4;
// @48:1457
  CFG2 \DacSetpointReadedAddressController_RNO[0]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[0]),
	.Y(N_994_i)
);
defparam \DacSetpointReadedAddressController_RNO[0] .INIT=4'h4;
// @48:1457
  CFG2 \DacSetpointReadedAddressDac_RNO[1]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressDac_Z[1]),
	.Y(N_997_i)
);
defparam \DacSetpointReadedAddressDac_RNO[1] .INIT=4'h4;
// @48:1457
  CFG2 \DacSetpointReadedAddressDac_RNO[0]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressDac_Z[0]),
	.Y(N_999_i)
);
defparam \DacSetpointReadedAddressDac_RNO[0] .INIT=4'h4;
// @48:1457
  CFG2 \DacSetpointReadedAddressController_RNO[2]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[2]),
	.Y(N_990_i)
);
defparam \DacSetpointReadedAddressController_RNO[2] .INIT=4'h4;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_i_a2_1[16]  (
	.A(DacSetpoints_0_2_Z[16]),
	.B(DacSetpoints_0_3_Z[16]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2173)
);
defparam \un1_DacWriteNextState_297_0_0_i_a2_1[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_i_a2_1[16]  (
	.A(DacSetpoints_1_2_Z[16]),
	.B(DacSetpoints_1_3_Z[16]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2199)
);
defparam \un1_DacWriteNextState_296_0_0_i_a2_1[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i_a2_0[19]  (
	.A(DacSetpoints_2_2_Z[19]),
	.B(DacSetpoints_2_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2219)
);
defparam \un1_DacWriteNextState_295_i_0_i_a2_0[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_i_a2_1[16]  (
	.A(DacSetpoints_2_2_Z[16]),
	.B(DacSetpoints_2_3_Z[16]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2224)
);
defparam \un1_DacWriteNextState_295_0_0_i_a2_1[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_i_a2_1[16]  (
	.A(DacSetpoints_3_2_Z[16]),
	.B(DacSetpoints_3_3_Z[16]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2248)
);
defparam \un1_DacWriteNextState_294_0_0_i_a2_1[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i_a2_0[19]  (
	.A(DacSetpoints_4_2_Z[19]),
	.B(DacSetpoints_4_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2274)
);
defparam \un1_DacWriteNextState_293_i_0_i_a2_0[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_a2_1[19]  (
	.A(DacSetpoints_0_2_Z[19]),
	.B(DacSetpoints_0_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2315)
);
defparam \un1_DacWriteNextState_297_0_0_a2_1[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_a2_2[19]  (
	.A(DacSetpoints_3_2_Z[19]),
	.B(DacSetpoints_3_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2321)
);
defparam \un1_DacWriteNextState_294_0_0_a2_2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_a2_3[19]  (
	.A(DacSetpoints_5_2_Z[19]),
	.B(DacSetpoints_5_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2373)
);
defparam \un1_DacWriteNextState_292_0_0_a2_3[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[19]  (
	.A(DacSetpoints_1_2_Z[19]),
	.B(DacSetpoints_1_3_Z[19]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2379)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_i_0_0_a2_1[16]  (
	.A(DacSetpoints_5_2_Z[16]),
	.B(DacSetpoints_5_3_Z[16]),
	.C(N_1770),
	.D(DacWriteNextState_Z[2]),
	.Y(N_2513)
);
defparam \un1_DacWriteNextState_292_i_0_0_a2_1[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_2_2[8]  (
	.A(DacSetpoints_4_1_Z[8]),
	.B(DacSetpoints_4_0_Z[8]),
	.C(N_1771),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2552_2)
);
defparam \un1_DacWriteNextState_293_2_2[8] .INIT=16'hA0C0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_2_2[12]  (
	.A(DacSetpoints_0_1_Z[12]),
	.B(DacSetpoints_0_0_Z[12]),
	.C(N_1771),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2972_2)
);
defparam \un1_DacWriteNextState_297_2_2[12] .INIT=16'hA0C0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_2_2[12]  (
	.A(DacSetpoints_4_1_Z[12]),
	.B(DacSetpoints_4_0_Z[12]),
	.C(N_1771),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2556_2)
);
defparam \un1_DacWriteNextState_293_2_2[12] .INIT=16'hA0C0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_2_2[13]  (
	.A(DacSetpoints_3_1_Z[13]),
	.B(DacSetpoints_3_0_Z[13]),
	.C(N_1771),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2661_2)
);
defparam \un1_DacWriteNextState_294_2_2[13] .INIT=16'hA0C0;
// @48:1457
  CFG4 \un1_DacSetpointReadAddressController_2_i_0_0_0[1]  (
	.A(DacSetpointReadAddressController_Z[1]),
	.B(DacSetpointReadAddressController_Z[2]),
	.C(DacWriteNextState_RNIG75H_Z[21]),
	.D(DacWriteNextState_Z[21]),
	.Y(un1_DacSetpointReadAddressController_2_i_0_0_0_Z[1])
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_0[1] .INIT=16'hF0F4;
// @48:1476
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_0_a2_2_0[2]  (
	.A(DacWriteNextState_Z[0]),
	.B(DacWriteNextState_Z[15]),
	.C(N_1771),
	.D(DacWriteNextState_Z[16]),
	.Y(StateOut_23_i_a3_0_a2_0_a2_0_a2_2[2])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_a2_2_0[2] .INIT=16'h0001;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_i_i_o2[11]  (
	.A(DacSetpointReadedAddressController_Z[2]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(DacSetpointReadedAddressDac_Z[0]),
	.D(N_1810),
	.Y(N_2128)
);
defparam \DacWriteNextState_ns_0_i_i_o2[11] .INIT=16'h7FFF;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_i_0_i_a2_1[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacWriteNextState_Z[14]),
	.C(N_1772),
	.Y(N_2169)
);
defparam \un1_DacWriteNextState_297_i_0_i_a2_1[23] .INIT=8'h04;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_i_0_i_a2_1[19]  (
	.A(N_1772),
	.B(DacWriteNextState_Z[16]),
	.C(N_1781),
	.Y(N_2220)
);
defparam \un1_DacWriteNextState_295_i_0_i_a2_1[19] .INIT=8'h04;
// @48:1457
  CFG3 \DacWriteNextState_ns_i_0_0_o2[4]  (
	.A(DacDSetpointWritten),
	.B(DacWriteNextState_ns_i_0_0_o2_3_Z[4]),
	.C(DacFSetpointWritten),
	.Y(N_1793)
);
defparam \DacWriteNextState_ns_i_0_0_o2[4] .INIT=8'hDF;
// @48:1457
  CFG3 \DacWriteNextState_ns_a3_i_0_o2[1]  (
	.A(DacBSetpointWritten),
	.B(DacWriteNextState_ns_a3_i_0_o2_3_Z[1]),
	.C(DacESetpointWritten),
	.Y(N_1788)
);
defparam \DacWriteNextState_ns_a3_i_0_o2[1] .INIT=8'hFE;
// @48:1476
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_0_o2[4]  (
	.A(DacWriteNextState_Z[11]),
	.B(DacWriteNextState_Z[17]),
	.C(StateOut_23_i_a3_0_a2_0_a2_0_o2_0_Z[4]),
	.D(DacWriteNextState_Z[13]),
	.Y(N_1776)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_o2[4] .INIT=16'hFFFE;
// @48:1457
  CFG4 un1_DacWriteNextState_140 (
	.A(DacESetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[14]),
	.D(N_143_i),
	.Y(un1_DacWriteNextState_140_Z)
);
defparam un1_DacWriteNextState_140.INIT=16'h0200;
// @48:1457
  CFG4 un1_DacWriteNextState_128 (
	.A(DacESetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[14]),
	.D(N_143_i),
	.Y(un1_DacWriteNextState_128_Z)
);
defparam un1_DacWriteNextState_128.INIT=16'h0200;
// @48:1457
  CFG4 un1_DacWriteNextState_118 (
	.A(DacDSetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[14]),
	.D(N_143_i),
	.Y(un1_DacWriteNextState_118_Z)
);
defparam un1_DacWriteNextState_118.INIT=16'h0200;
// @48:1457
  CFG4 un1_DacWriteNextState_108 (
	.A(DacASetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[14]),
	.D(N_143_i),
	.Y(un1_DacWriteNextState_108_Z)
);
defparam un1_DacWriteNextState_108.INIT=16'h0200;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_0_i_a2[23]  (
	.A(DacSetpoints_0_0_Z[23]),
	.B(DacSetpoints_0_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2167)
);
defparam \un1_DacWriteNextState_297_i_0_i_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_i_a2_0[16]  (
	.A(DacSetpoints_0_0_Z[16]),
	.B(DacSetpoints_0_1_Z[16]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2172)
);
defparam \un1_DacWriteNextState_297_0_0_i_a2_0[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[14]  (
	.A(DacSetpoints_0_0_Z[14]),
	.B(DacSetpoints_0_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2174)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG2 \un1_DacWriteNextState_297_0_0_a2_4[14]  (
	.A(N_1772),
	.B(DacWriteNextState_Z[12]),
	.Y(N_2176)
);
defparam \un1_DacWriteNextState_297_0_0_a2_4[14] .INIT=4'h4;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[11]  (
	.A(DacSetpoints_0_0_Z[11]),
	.B(DacSetpoints_0_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2178)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[10]  (
	.A(DacSetpoints_0_0_Z[10]),
	.B(DacSetpoints_0_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2181)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[8]  (
	.A(DacSetpoints_0_0_Z[8]),
	.B(DacSetpoints_0_1_Z[8]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2184)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[8] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_0_i_a2[23]  (
	.A(DacSetpoints_1_0_Z[23]),
	.B(DacSetpoints_1_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2187)
);
defparam \un1_DacWriteNextState_296_i_0_i_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[22]  (
	.A(DacSetpoints_1_0_Z[22]),
	.B(DacSetpoints_1_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2190)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG2 \un1_DacWriteNextState_296_i_0_0_a2[17]  (
	.A(N_1772),
	.B(N_1781),
	.Y(N_2193)
);
defparam \un1_DacWriteNextState_296_i_0_0_a2[17] .INIT=4'h4;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_i_a2_0[16]  (
	.A(DacSetpoints_1_0_Z[16]),
	.B(DacSetpoints_1_1_Z[16]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2198)
);
defparam \un1_DacWriteNextState_296_0_0_i_a2_0[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[14]  (
	.A(DacSetpoints_1_0_Z[14]),
	.B(DacSetpoints_1_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2200)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[12]  (
	.A(DacSetpoints_1_0_Z[12]),
	.B(DacSetpoints_1_1_Z[12]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2203)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[12] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[11]  (
	.A(DacSetpoints_1_0_Z[11]),
	.B(DacSetpoints_1_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2206)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[9]  (
	.A(DacSetpoints_1_0_Z[9]),
	.B(DacSetpoints_1_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2209)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[8]  (
	.A(DacSetpoints_1_0_Z[8]),
	.B(DacSetpoints_1_1_Z[8]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2212)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[8] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i_a2[23]  (
	.A(DacSetpoints_2_0_Z[23]),
	.B(DacSetpoints_2_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2215)
);
defparam \un1_DacWriteNextState_295_i_0_i_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i_a2[19]  (
	.A(DacSetpoints_2_0_Z[19]),
	.B(DacSetpoints_2_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2218)
);
defparam \un1_DacWriteNextState_295_i_0_i_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_i_a2_0[16]  (
	.A(DacSetpoints_2_0_Z[16]),
	.B(DacSetpoints_2_1_Z[16]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2223)
);
defparam \un1_DacWriteNextState_295_0_0_i_a2_0[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[14]  (
	.A(DacSetpoints_2_0_Z[14]),
	.B(DacSetpoints_2_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2225)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[12]  (
	.A(DacSetpoints_2_0_Z[12]),
	.B(DacSetpoints_2_1_Z[12]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2228)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[12] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[11]  (
	.A(DacSetpoints_2_0_Z[11]),
	.B(DacSetpoints_2_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2231)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[9]  (
	.A(DacSetpoints_2_0_Z[9]),
	.B(DacSetpoints_2_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2234)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[8]  (
	.A(DacSetpoints_2_0_Z[8]),
	.B(DacSetpoints_2_1_Z[8]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2237)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[8] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_0_i_a2[23]  (
	.A(DacSetpoints_3_0_Z[23]),
	.B(DacSetpoints_3_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2240)
);
defparam \un1_DacWriteNextState_294_i_0_i_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[22]  (
	.A(DacSetpoints_3_0_Z[22]),
	.B(DacSetpoints_3_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2243)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_i_a2_0[16]  (
	.A(DacSetpoints_3_0_Z[16]),
	.B(DacSetpoints_3_1_Z[16]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2247)
);
defparam \un1_DacWriteNextState_294_0_0_i_a2_0[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[14]  (
	.A(DacSetpoints_3_0_Z[14]),
	.B(DacSetpoints_3_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2249)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[12]  (
	.A(DacSetpoints_3_0_Z[12]),
	.B(DacSetpoints_3_1_Z[12]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2252)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[12] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[11]  (
	.A(DacSetpoints_3_0_Z[11]),
	.B(DacSetpoints_3_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2255)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[10]  (
	.A(DacSetpoints_3_0_Z[10]),
	.B(DacSetpoints_3_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2258)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[9]  (
	.A(DacSetpoints_3_0_Z[9]),
	.B(DacSetpoints_3_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2261)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[8]  (
	.A(DacSetpoints_3_0_Z[8]),
	.B(DacSetpoints_3_1_Z[8]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2264)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[8] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i_a2[23]  (
	.A(DacSetpoints_4_0_Z[23]),
	.B(DacSetpoints_4_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2267)
);
defparam \un1_DacWriteNextState_293_i_0_i_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[22]  (
	.A(DacSetpoints_4_0_Z[22]),
	.B(DacSetpoints_4_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2270)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i_a2[19]  (
	.A(DacSetpoints_4_0_Z[19]),
	.B(DacSetpoints_4_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2273)
);
defparam \un1_DacWriteNextState_293_i_0_i_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[14]  (
	.A(DacSetpoints_4_0_Z[14]),
	.B(DacSetpoints_4_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2282)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[13]  (
	.A(DacSetpoints_4_0_Z[13]),
	.B(DacSetpoints_4_1_Z[13]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2285)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[13] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[11]  (
	.A(DacSetpoints_4_0_Z[11]),
	.B(DacSetpoints_4_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2288)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[10]  (
	.A(DacSetpoints_4_0_Z[10]),
	.B(DacSetpoints_4_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2291)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_a2[9]  (
	.A(DacSetpoints_4_0_Z[9]),
	.B(DacSetpoints_4_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2294)
);
defparam \un1_DacWriteNextState_293_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[22]  (
	.A(DacSetpoints_5_0_Z[22]),
	.B(DacSetpoints_5_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2297)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[13]  (
	.A(DacSetpoints_5_0_Z[13]),
	.B(DacSetpoints_5_1_Z[13]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2300)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[13] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[10]  (
	.A(DacSetpoints_5_0_Z[10]),
	.B(DacSetpoints_5_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2303)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[8]  (
	.A(DacSetpoints_5_0_Z[8]),
	.B(DacSetpoints_5_1_Z[8]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2306)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[8] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[19]  (
	.A(DacSetpoints_0_0_Z[19]),
	.B(DacSetpoints_0_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2314)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[10]  (
	.A(DacSetpoints_1_0_Z[10]),
	.B(DacSetpoints_1_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2317)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_a2[19]  (
	.A(DacSetpoints_3_0_Z[19]),
	.B(DacSetpoints_3_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2320)
);
defparam \un1_DacWriteNextState_294_0_0_1_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[10]  (
	.A(DacSetpoints_2_0_Z[10]),
	.B(DacSetpoints_2_1_Z[10]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2323)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[10] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[13]  (
	.A(DacSetpoints_2_0_Z[13]),
	.B(DacSetpoints_2_1_Z[13]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2326)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[13] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_a2[22]  (
	.A(DacSetpoints_2_0_Z[22]),
	.B(DacSetpoints_2_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2329)
);
defparam \un1_DacWriteNextState_295_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[13]  (
	.A(DacSetpoints_0_0_Z[13]),
	.B(DacSetpoints_0_1_Z[13]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2332)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[13] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[22]  (
	.A(DacSetpoints_0_0_Z[22]),
	.B(DacSetpoints_0_1_Z[22]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2335)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[22] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[11]  (
	.A(DacSetpoints_5_0_Z[11]),
	.B(DacSetpoints_5_1_Z[11]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2363)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[11] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[12]  (
	.A(DacSetpoints_5_0_Z[12]),
	.B(DacSetpoints_5_1_Z[12]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2366)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[12] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[19]  (
	.A(DacSetpoints_5_0_Z[19]),
	.B(DacSetpoints_5_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2372)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[23]  (
	.A(DacSetpoints_5_0_Z[23]),
	.B(DacSetpoints_5_1_Z[23]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2375)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[23] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_a2[19]  (
	.A(DacSetpoints_1_0_Z[19]),
	.B(DacSetpoints_1_1_Z[19]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2378)
);
defparam \un1_DacWriteNextState_296_0_0_0_a2[19] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_a2[14]  (
	.A(DacSetpoints_5_0_Z[14]),
	.B(DacSetpoints_5_1_Z[14]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2381)
);
defparam \un1_DacWriteNextState_292_0_0_0_a2[14] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_i_0_0_a2_0[16]  (
	.A(DacSetpoints_5_0_Z[16]),
	.B(DacSetpoints_5_1_Z[16]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2512)
);
defparam \un1_DacWriteNextState_292_i_0_0_a2_0[16] .INIT=16'h3050;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_a2[9]  (
	.A(DacSetpoints_5_0_Z[9]),
	.B(DacSetpoints_5_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2569)
);
defparam \un1_DacWriteNextState_292_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_a2[9]  (
	.A(DacSetpoints_0_0_Z[9]),
	.B(DacSetpoints_0_1_Z[9]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2669)
);
defparam \un1_DacWriteNextState_297_0_0_1_a2[9] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_a2[13]  (
	.A(DacSetpoints_1_0_Z[13]),
	.B(DacSetpoints_1_1_Z[13]),
	.C(N_2805),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2700)
);
defparam \un1_DacWriteNextState_296_0_0_1_a2[13] .INIT=16'hC0A0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[7]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacESetpointToWrite_Z[7]),
	.D(N_2081),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[7] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[0]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacESetpointToWrite_Z[0]),
	.D(N_2086),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[0])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[0] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_i_i_0[18]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacCSetpointToWrite_Z[18]),
	.D(N_1912),
	.Y(un1_DacWriteNextState_295_i_i_i_0_Z[18])
);
defparam \un1_DacWriteNextState_295_i_i_i_0[18] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[20]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacESetpointToWrite_Z[20]),
	.D(N_2073),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[20])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[20] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_i_i_0[0]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacBSetpointToWrite_Z[0]),
	.D(N_1983),
	.Y(un1_DacWriteNextState_296_i_i_i_0_Z[0])
);
defparam \un1_DacWriteNextState_296_i_i_i_0[0] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_i_i_0[21]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacCSetpointToWrite_Z[21]),
	.D(N_2009),
	.Y(un1_DacWriteNextState_295_i_i_i_0_Z[21])
);
defparam \un1_DacWriteNextState_295_i_i_i_0[21] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_0[20]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacFSetpointToWrite_Z[20]),
	.D(N_2095),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[20])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[20] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_0_i_0[3]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacDSetpointToWrite_Z[3]),
	.D(N_2050),
	.Y(un1_DacWriteNextState_294_0_0_0_i_0_Z[3])
);
defparam \un1_DacWriteNextState_294_0_0_0_i_0[3] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[3]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacESetpointToWrite_Z[3]),
	.D(N_2085),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[3])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[3] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_i_i_0[20]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacCSetpointToWrite_Z[20]),
	.D(N_2010),
	.Y(un1_DacWriteNextState_295_i_i_i_0_Z[20])
);
defparam \un1_DacWriteNextState_295_i_i_i_0[20] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[4]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacESetpointToWrite_Z[4]),
	.D(N_2084),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[4])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[4] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_0[3]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacFSetpointToWrite_Z[3]),
	.D(N_1852),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[3])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[3] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_0[6]  (
	.A(N_1770),
	.B(N_1772),
	.C(DacFSetpointToWrite_Z[6]),
	.D(N_1853),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[6])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[6] .INIT=16'h03AB;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_m2_0_0_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_1945),
	.D(N_1922),
	.Y(un1_DacWriteNextState_297_i_m2_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_297_i_m2_0_0_0[15] .INIT=16'hEAC0;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_1990),
	.D(N_1966),
	.Y(un1_DacWriteNextState_296_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_296_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2059),
	.D(N_2047),
	.Y(un1_DacWriteNextState_294_0_0_1_0_Z[15])
);
defparam \un1_DacWriteNextState_294_0_0_1_0[15] .INIT=16'hEAC0;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_1943),
	.D(N_1920),
	.Y(un1_DacWriteNextState_297_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_297_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_1992),
	.D(N_1968),
	.Y(un1_DacWriteNextState_296_0_0_1_0_Z[15])
);
defparam \un1_DacWriteNextState_296_0_0_1_0[15] .INIT=16'hEAC0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2089),
	.D(N_2074),
	.Y(un1_DacWriteNextState_293_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_293_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2109),
	.D(N_2098),
	.Y(un1_DacWriteNextState_292_0_0_1_0_Z[15])
);
defparam \un1_DacWriteNextState_292_0_0_1_0[15] .INIT=16'hEAC0;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2026),
	.D(N_1911),
	.Y(un1_DacWriteNextState_295_0_0_1_0_Z[15])
);
defparam \un1_DacWriteNextState_295_0_0_1_0[15] .INIT=16'hEAC0;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2107),
	.D(N_1856),
	.Y(un1_DacWriteNextState_292_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_292_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2024),
	.D(N_2011),
	.Y(un1_DacWriteNextState_295_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_295_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_0_0_0[17]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2057),
	.D(N_2045),
	.Y(un1_DacWriteNextState_294_i_0_0_0_Z[17])
);
defparam \un1_DacWriteNextState_294_i_0_0_0[17] .INIT=16'h0CAE;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_0[15]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_1890),
	.D(N_1866),
	.Y(un1_DacWriteNextState_293_0_0_1_0_Z[15])
);
defparam \un1_DacWriteNextState_293_0_0_1_0[15] .INIT=16'hECA0;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_0[16]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_2075),
	.D(N_1867),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[16])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[16] .INIT=16'h0ACE;
// @48:1457
  CFG4 un1_MasterReset_inv_13_0_a2_2_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2845),
	.D(N_2823),
	.Y(un1_MasterReset_inv_13_0_a2_2_a2_Z)
);
defparam un1_MasterReset_inv_13_0_a2_2_a2.INIT=16'h1000;
// @48:1457
  CFG4 un1_MasterReset_inv_22_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2846),
	.D(N_2823),
	.Y(un1_MasterReset_inv_22_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_22_0_a2_0_a2.INIT=16'h1000;
// @48:1457
  CFG4 un1_MasterReset_inv_17_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2846),
	.D(N_2823),
	.Y(un1_MasterReset_inv_17_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_17_0_a2_0_a2.INIT=16'h2000;
// @48:1457
  CFG2 \DacWriteNextState_ns_i_0_i_a2_0_a2[21]  (
	.A(N_1793),
	.B(DacWriteNextState_Z[1]),
	.Y(N_1123)
);
defparam \DacWriteNextState_ns_i_0_i_a2_0_a2[21] .INIT=4'h4;
// @48:1457
  CFG4 un1_MasterReset_inv_16_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2823),
	.D(N_1810),
	.Y(un1_MasterReset_inv_16_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_16_0_a2_0_a2.INIT=16'h0080;
// @48:1457
  CFG4 un1_MasterReset_inv_19_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2832),
	.D(N_2823),
	.Y(un1_MasterReset_inv_19_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_19_0_a2_0_a2.INIT=16'h8000;
// @48:1457
  CFG4 un1_MasterReset_inv_20_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2846),
	.D(N_2823),
	.Y(un1_MasterReset_inv_20_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_20_0_a2_0_a2.INIT=16'h4000;
// @48:1457
  CFG4 un1_MasterReset_inv_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2823),
	.D(N_1810),
	.Y(un1_MasterReset_inv_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_0_a2_0_a2.INIT=16'h0020;
// @48:1457
  CFG4 un1_MasterReset_inv_4_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2845),
	.D(N_2823),
	.Y(un1_MasterReset_inv_4_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_4_0_a2_0_a2.INIT=16'h4000;
// @48:1457
  CFG4 un1_MasterReset_inv_6_0_a2_1_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2846),
	.D(N_2823),
	.Y(un1_MasterReset_inv_6_0_a2_1_a2_Z)
);
defparam un1_MasterReset_inv_6_0_a2_1_a2.INIT=16'h8000;
// @48:1457
  CFG4 un1_MasterReset_inv_9_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2845),
	.D(N_2823),
	.Y(un1_MasterReset_inv_9_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_9_0_a2_0_a2.INIT=16'h8000;
// @48:1457
  CFG4 un1_MasterReset_inv_11_0_a2_2_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2832),
	.D(N_2823),
	.Y(un1_MasterReset_inv_11_0_a2_2_a2_Z)
);
defparam un1_MasterReset_inv_11_0_a2_2_a2.INIT=16'h4000;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_0_0_a2_3[17]  (
	.A(DacWriteNextState_Z[20]),
	.B(N_143_i),
	.C(N_1772),
	.Y(N_2808)
);
defparam \un1_DacWriteNextState_296_i_0_0_a2_3[17] .INIT=8'h04;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_i_a2_2[16]  (
	.A(N_1772),
	.B(N_143_i),
	.C(N_1781),
	.Y(N_2837)
);
defparam \un1_DacWriteNextState_297_0_0_i_a2_2[16] .INIT=8'h04;
// @48:1457
  CFG2 \un1_nCsDacs1_i_i_0_o2[3]  (
	.A(N_1776),
	.B(DacWriteNextState_Z[1]),
	.Y(N_1783)
);
defparam \un1_nCsDacs1_i_i_0_o2[3] .INIT=4'hE;
// @48:1457
  CFG4 \un1_nCsDacs1_i_i_0_o2[0]  (
	.A(DacWriteNextState_Z[7]),
	.B(DacWriteNextState_Z[5]),
	.C(N_5932),
	.D(N_1776),
	.Y(N_1794)
);
defparam \un1_nCsDacs1_i_i_0_o2[0] .INIT=16'hFF20;
// @48:1457
  CFG3 \un1_nCsDacs1_i_i_0_o2[1]  (
	.A(N_1776),
	.B(DacWriteNextState_Z[5]),
	.C(N_5932),
	.Y(N_1795)
);
defparam \un1_nCsDacs1_i_i_0_o2[1] .INIT=8'hEA;
// @48:1457
  CFG3 un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_o2_1 (
	.A(DacSetpointReadAddressController_Z[2]),
	.B(DacWriteNextState_Z[21]),
	.C(N_1807),
	.Y(N_1813)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_o2_1.INIT=8'hCD;
// @48:1457
  CFG3 \un1_nCsDacs0_i_i_0_0_o2[2]  (
	.A(DacWriteNextState_Z[1]),
	.B(N_1776),
	.C(DacWriteNextState_Z[3]),
	.Y(N_1801)
);
defparam \un1_nCsDacs0_i_i_0_0_o2[2] .INIT=8'hDC;
// @48:1457
  CFG4 un1_MasterReset_inv_15_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_2832),
	.Y(un1_MasterReset_inv_15_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_15_0_a2_0_a2.INIT=16'h4000;
// @48:1457
  CFG4 un1_MasterReset_inv_3_0_a2_1_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_1810),
	.Y(un1_MasterReset_inv_3_0_a2_1_a2_Z)
);
defparam un1_MasterReset_inv_3_0_a2_1_a2.INIT=16'h0040;
// @48:1457
  CFG4 un1_MasterReset_inv_5_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_2832),
	.Y(un1_MasterReset_inv_5_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_5_0_a2_0_a2.INIT=16'h1000;
// @48:1457
  CFG4 un1_MasterReset_inv_10_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_1810),
	.Y(un1_MasterReset_inv_10_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_10_0_a2_0_a2.INIT=16'h0010;
// @48:1457
  CFG4 un1_MasterReset_inv_12_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_1810),
	.Y(un1_MasterReset_inv_12_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_12_0_a2_0_a2.INIT=16'h0020;
// @48:1457
  CFG4 un1_MasterReset_inv_7_0_a2_1_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_2832),
	.Y(un1_MasterReset_inv_7_0_a2_1_a2_Z)
);
defparam un1_MasterReset_inv_7_0_a2_1_a2.INIT=16'h2000;
// @48:1457
  CFG4 un1_MasterReset_inv_21_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_2832),
	.Y(un1_MasterReset_inv_21_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_21_0_a2_0_a2.INIT=16'h8000;
// @48:1457
  CFG4 un1_MasterReset_inv_18_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2834),
	.D(N_1810),
	.Y(un1_MasterReset_inv_18_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_18_0_a2_0_a2.INIT=16'h0080;
// @48:1457
  CFG4 \StateOut_RNO[3]  (
	.A(N_5932),
	.B(N_1770),
	.C(DacWriteNextState_Z[12]),
	.D(StateOut_23_i_a3_0_a2_4_a2_4_a2_0_Z[3]),
	.Y(N_464_i)
);
defparam \StateOut_RNO[3] .INIT=16'hFDFF;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[9]  (
	.A(N_1877),
	.B(N_1770),
	.C(N_2234),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[14]  (
	.A(N_2076),
	.B(N_1770),
	.C(N_2282),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[14])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[8]  (
	.A(N_1886),
	.B(N_1770),
	.C(N_2264),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[8])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[8] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[11]  (
	.A(N_1876),
	.B(N_1770),
	.C(N_2231),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[8]  (
	.A(N_1928),
	.B(N_1770),
	.C(N_2184),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[8])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[8] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[14]  (
	.A(N_2012),
	.B(N_1770),
	.C(N_2225),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[14])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[8]  (
	.A(N_2015),
	.B(N_1770),
	.C(N_2237),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[8])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[8] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[10]  (
	.A(N_2014),
	.B(N_1770),
	.C(N_2323),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[9]  (
	.A(N_1885),
	.B(N_1770),
	.C(N_2261),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[12]  (
	.A(N_1875),
	.B(N_1770),
	.C(N_2228),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[12])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[12] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[11]  (
	.A(N_1925),
	.B(N_1770),
	.C(N_2178),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[14]  (
	.A(N_1770),
	.B(N_1923),
	.C(N_2176),
	.D(N_2174),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[14])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[14]  (
	.A(N_1882),
	.B(N_1770),
	.C(N_2249),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[14])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[10]  (
	.A(N_1884),
	.B(N_1770),
	.C(N_2258),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[11]  (
	.A(N_1883),
	.B(N_1770),
	.C(N_2255),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[22]  (
	.A(N_1961),
	.B(N_1770),
	.C(N_2190),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[13]  (
	.A(N_2077),
	.B(N_1770),
	.C(N_2285),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[13])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[13] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[11]  (
	.A(N_2101),
	.B(N_1770),
	.C(N_2363),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[9]  (
	.A(N_1927),
	.B(N_1770),
	.C(N_2669),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[22]  (
	.A(N_1888),
	.B(N_1770),
	.C(N_2270),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[10]  (
	.A(N_1926),
	.B(N_1770),
	.C(N_2181),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[22]  (
	.A(N_2094),
	.B(N_1770),
	.C(N_2297),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[8]  (
	.A(N_1892),
	.B(N_1770),
	.C(N_2306),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[8])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[8] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[9]  (
	.A(N_1974),
	.B(N_1770),
	.C(N_2209),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[12]  (
	.A(N_2048),
	.B(N_1770),
	.C(N_2252),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[12])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[12] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[12]  (
	.A(N_2100),
	.B(N_1770),
	.C(N_2366),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[12])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[12] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[9]  (
	.A(N_2080),
	.B(N_1770),
	.C(N_2294),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[10]  (
	.A(N_2079),
	.B(N_1770),
	.C(N_2291),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1_1[11]  (
	.A(N_2078),
	.B(N_1770),
	.C(N_2288),
	.D(N_2176),
	.Y(un1_DacWriteNextState_293_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_293_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_1[14]  (
	.A(N_2099),
	.B(N_1770),
	.C(N_2381),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_292_0_0_0_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[22]  (
	.A(N_1915),
	.B(N_1770),
	.C(N_2335),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[13]  (
	.A(N_1970),
	.B(N_1770),
	.C(N_2700),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[13])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[13] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[10]  (
	.A(N_1973),
	.B(N_1770),
	.C(N_2317),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[22]  (
	.A(N_2008),
	.B(N_1770),
	.C(N_2329),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[9]  (
	.A(N_1891),
	.B(N_1770),
	.C(N_2569),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[9])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[9] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[11]  (
	.A(N_1972),
	.B(N_1770),
	.C(N_2206),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[11])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[11] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[8]  (
	.A(N_1975),
	.B(N_1770),
	.C(N_2212),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[8])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[8] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[14]  (
	.A(N_1969),
	.B(N_1770),
	.C(N_2200),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[14])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[14] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1_1[13]  (
	.A(N_2013),
	.B(N_1770),
	.C(N_2326),
	.D(N_2176),
	.Y(un1_DacWriteNextState_295_0_0_1_1_Z[13])
);
defparam \un1_DacWriteNextState_295_0_0_1_1[13] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1_1[12]  (
	.A(N_1971),
	.B(N_1770),
	.C(N_2203),
	.D(N_2176),
	.Y(un1_DacWriteNextState_296_0_0_1_1_Z[12])
);
defparam \un1_DacWriteNextState_296_0_0_1_1[12] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1_1[22]  (
	.A(N_1881),
	.B(N_1770),
	.C(N_2243),
	.D(N_2176),
	.Y(un1_DacWriteNextState_294_0_0_1_1_Z[22])
);
defparam \un1_DacWriteNextState_294_0_0_1_1[22] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[10]  (
	.A(N_1854),
	.B(N_1770),
	.C(N_2303),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[10])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[10] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[13]  (
	.A(N_1855),
	.B(N_1770),
	.C(N_2300),
	.D(N_2176),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[13])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[13] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1_1[13]  (
	.A(N_1924),
	.B(N_1770),
	.C(N_2332),
	.D(N_2176),
	.Y(un1_DacWriteNextState_297_0_0_1_1_Z[13])
);
defparam \un1_DacWriteNextState_297_0_0_1_1[13] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i_1[23]  (
	.A(N_1887),
	.B(N_1770),
	.C(N_2267),
	.D(N_2169),
	.Y(un1_DacWriteNextState_293_i_0_i_1_Z[23])
);
defparam \un1_DacWriteNextState_293_i_0_i_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i_1[23]  (
	.A(N_2007),
	.B(N_1770),
	.C(N_2215),
	.D(N_2169),
	.Y(un1_DacWriteNextState_295_i_0_i_1_Z[23])
);
defparam \un1_DacWriteNextState_295_i_0_i_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_0_i_1[23]  (
	.A(N_1960),
	.B(N_1770),
	.C(N_2187),
	.D(N_2169),
	.Y(un1_DacWriteNextState_296_i_0_i_1_Z[23])
);
defparam \un1_DacWriteNextState_296_i_0_i_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1_1[23]  (
	.A(N_1841),
	.B(N_1770),
	.C(N_2375),
	.D(N_2169),
	.Y(un1_DacWriteNextState_292_0_0_1_1_Z[23])
);
defparam \un1_DacWriteNextState_292_0_0_1_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_0_i_1[23]  (
	.A(N_1880),
	.B(N_1770),
	.C(N_2240),
	.D(N_2169),
	.Y(un1_DacWriteNextState_294_i_0_i_1_Z[23])
);
defparam \un1_DacWriteNextState_294_i_0_i_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_0_i_1[23]  (
	.A(N_1770),
	.B(N_1914),
	.C(N_2169),
	.D(N_2167),
	.Y(un1_DacWriteNextState_297_i_0_i_1_Z[23])
);
defparam \un1_DacWriteNextState_297_i_0_i_1[23] .INIT=16'hFFF8;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_0_0_i_0[21]  (
	.A(DacBSetpointToWrite_Z[21]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_0_0_0_i_0_Z[21])
);
defparam \un1_DacWriteNextState_296_0_0_0_i_0[21] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_i_m2_0_i_0[18]  (
	.A(DacASetpointToWrite_Z[18]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_i_m2_0_i_0_Z[18])
);
defparam \un1_DacWriteNextState_297_i_m2_0_i_0[18] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_m2_0_i_0[3]  (
	.A(DacBSetpointToWrite_Z[3]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_i_m2_0_i_0_Z[3])
);
defparam \un1_DacWriteNextState_296_i_m2_0_i_0[3] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_0_0_i_0[7]  (
	.A(DacCSetpointToWrite_Z[7]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_295_0_0_0_i_0[7] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[0]  (
	.A(DacFSetpointToWrite_Z[0]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[0])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[0] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[21]  (
	.A(DacASetpointToWrite_Z[21]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[21])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[21] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_i_i_0[4]  (
	.A(DacBSetpointToWrite_Z[4]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_i_i_i_0_Z[4])
);
defparam \un1_DacWriteNextState_296_i_i_i_0[4] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_i_i_i_0[18]  (
	.A(DacESetpointToWrite_Z[18]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_i_i_i_0_Z[18])
);
defparam \un1_DacWriteNextState_293_i_i_i_0[18] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_0_0_i_0[5]  (
	.A(DacBSetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_0_0_0_i_0_Z[5])
);
defparam \un1_DacWriteNextState_296_0_0_0_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_i_i_i_0[21]  (
	.A(DacESetpointToWrite_Z[21]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_i_i_i_0_Z[21])
);
defparam \un1_DacWriteNextState_293_i_i_i_0[21] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[5]  (
	.A(DacFSetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[5])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_i_i_i_0[6]  (
	.A(DacESetpointToWrite_Z[6]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_i_i_i_0_Z[6])
);
defparam \un1_DacWriteNextState_293_i_i_i_0[6] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_i_m2_0_i_0[6]  (
	.A(DacCSetpointToWrite_Z[6]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_i_m2_0_i_0_Z[6])
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_0[6] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[6]  (
	.A(DacASetpointToWrite_Z[6]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[6])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[6] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_i_m2_0_i_0[0]  (
	.A(DacCSetpointToWrite_Z[0]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_i_m2_0_i_0_Z[0])
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_0[0] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_0_0_i_0[5]  (
	.A(DacCSetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_0_0_0_i_0_Z[5])
);
defparam \un1_DacWriteNextState_295_0_0_0_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[4]  (
	.A(DacDSetpointToWrite_Z[4]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[4])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[4] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[2]  (
	.A(DacASetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[2])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[4]  (
	.A(DacASetpointToWrite_Z[4]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[4])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[4] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[7]  (
	.A(DacASetpointToWrite_Z[7]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[7] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_0_0_i_0[4]  (
	.A(DacCSetpointToWrite_Z[4]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_0_0_0_i_0_Z[4])
);
defparam \un1_DacWriteNextState_295_0_0_0_i_0[4] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[2]  (
	.A(DacDSetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[2])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[5]  (
	.A(DacASetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[5])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_i_i_0[20]  (
	.A(DacBSetpointToWrite_Z[20]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_i_i_i_0_Z[20])
);
defparam \un1_DacWriteNextState_296_i_i_i_0[20] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_0_0_i_0[1]  (
	.A(DacBSetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_0_0_0_i_0_Z[1])
);
defparam \un1_DacWriteNextState_296_0_0_0_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[21]  (
	.A(DacFSetpointToWrite_Z[21]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[21])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[21] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[21]  (
	.A(DacDSetpointToWrite_Z[21]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[21])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[21] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[0]  (
	.A(DacASetpointToWrite_Z[0]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[0])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[0] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_i_m2_0_i_0[3]  (
	.A(DacCSetpointToWrite_Z[3]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_i_m2_0_i_0_Z[3])
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_0[3] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_0_0_i_0[1]  (
	.A(DacESetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[1])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_0_0_0_i_0[2]  (
	.A(DacESetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_0_0_0_i_0_Z[2])
);
defparam \un1_DacWriteNextState_293_0_0_0_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_i_i_i_0[5]  (
	.A(DacESetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_293_i_i_i_0_Z[5])
);
defparam \un1_DacWriteNextState_293_i_i_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[2]  (
	.A(DacFSetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[2])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[1]  (
	.A(DacASetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[1])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_0_0_0_i_0[20]  (
	.A(DacASetpointToWrite_Z[20]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_0_0_0_i_0_Z[20])
);
defparam \un1_DacWriteNextState_297_0_0_0_i_0[20] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[1]  (
	.A(DacFSetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[1])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_0_0_0_i_0[7]  (
	.A(DacDSetpointToWrite_Z[7]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_294_0_0_0_i_0[7] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_i_i_i_0[3]  (
	.A(DacASetpointToWrite_Z[3]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_297_i_i_i_0_Z[3])
);
defparam \un1_DacWriteNextState_297_i_i_i_0[3] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[5]  (
	.A(DacDSetpointToWrite_Z[5]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[5])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[5] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_0_0_i_0[7]  (
	.A(DacBSetpointToWrite_Z[7]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_296_0_0_0_i_0[7] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[1]  (
	.A(DacDSetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[1])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_0_0_0_i_0[18]  (
	.A(DacDSetpointToWrite_Z[18]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_0_0_0_i_0_Z[18])
);
defparam \un1_DacWriteNextState_294_0_0_0_i_0[18] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_i_i_0[2]  (
	.A(DacBSetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_i_i_i_0_Z[2])
);
defparam \un1_DacWriteNextState_296_i_i_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[0]  (
	.A(DacDSetpointToWrite_Z[0]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[0])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[0] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[6]  (
	.A(DacDSetpointToWrite_Z[6]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[6])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[6] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_i_i_i_0[6]  (
	.A(DacBSetpointToWrite_Z[6]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_i_i_i_0_Z[6])
);
defparam \un1_DacWriteNextState_296_i_i_i_0[6] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[4]  (
	.A(DacFSetpointToWrite_Z[4]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[4])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[4] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_0_0_0_i_0[1]  (
	.A(DacCSetpointToWrite_Z[1]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_0_0_0_i_0_Z[1])
);
defparam \un1_DacWriteNextState_295_0_0_0_i_0[1] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_i_m2_0_i_0[18]  (
	.A(DacFSetpointToWrite_Z[18]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_i_m2_0_i_0_Z[18])
);
defparam \un1_DacWriteNextState_292_i_m2_0_i_0[18] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_296_0_0_0_i_0[18]  (
	.A(DacBSetpointToWrite_Z[18]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_296_0_0_0_i_0_Z[18])
);
defparam \un1_DacWriteNextState_296_0_0_0_i_0[18] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_295_i_i_i_0[2]  (
	.A(DacCSetpointToWrite_Z[2]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_295_i_i_i_0_Z[2])
);
defparam \un1_DacWriteNextState_295_i_i_i_0[2] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_i_i_i_0[20]  (
	.A(DacDSetpointToWrite_Z[20]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_294_i_i_i_0_Z[20])
);
defparam \un1_DacWriteNextState_294_i_i_i_0[20] .INIT=8'h1F;
// @48:1457
  CFG3 \un1_DacWriteNextState_292_0_0_0_i_0[7]  (
	.A(DacFSetpointToWrite_Z[7]),
	.B(N_1772),
	.C(N_5941),
	.Y(un1_DacWriteNextState_292_0_0_0_i_0_Z[7])
);
defparam \un1_DacWriteNextState_292_0_0_0_i_0[7] .INIT=8'h1F;
// @48:1476
  CFG4 \StateOut_23_a3_0_a2_1_a2_0_a2[0]  (
	.A(DacWriteNextState_Z[0]),
	.B(DacWriteNextState_Z[10]),
	.C(N_1781),
	.D(N_2808),
	.Y(StateOut_23[0])
);
defparam \StateOut_23_a3_0_a2_1_a2_0_a2[0] .INIT=16'h0100;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i_a2_2[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacCSetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2221)
);
defparam \un1_DacWriteNextState_295_i_0_i_a2_2[19] .INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i_a2_1[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacESetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2275)
);
defparam \un1_DacWriteNextState_293_i_0_i_a2_1[19] .INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacSetpointReadAddressController_2_i_0_0_a2[0]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[0]),
	.C(N_1807),
	.D(domachine_i),
	.Y(N_2312)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_a2[0] .INIT=16'h1033;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_a2_3[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacASetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2316)
);
defparam \un1_DacWriteNextState_297_0_0_a2_3[19] .INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_a2_3[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacDSetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2322)
);
defparam \un1_DacWriteNextState_294_0_0_a2_3[19] .INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_a2_4[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacFSetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2374)
);
defparam \un1_DacWriteNextState_292_0_0_a2_4[19] .INIT=16'h0400;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_a2_1[19]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacBSetpointToWrite_Z[19]),
	.C(N_1772),
	.D(N_2828),
	.Y(N_2380)
);
defparam \un1_DacWriteNextState_296_0_0_a2_1[19] .INIT=16'h0400;
// @48:1457
  CFG4 un1_MasterReset_inv_14_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2823),
	.D(N_1810),
	.Y(un1_MasterReset_inv_14_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_14_0_a2_0_a2.INIT=16'h0010;
// @48:1457
  CFG4 un1_MasterReset_inv_23_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2832),
	.D(N_2823),
	.Y(un1_MasterReset_inv_23_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_23_0_a2_0_a2.INIT=16'h2000;
// @48:1457
  CFG4 un1_MasterReset_inv_1_0_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2832),
	.D(N_2823),
	.Y(un1_MasterReset_inv_1_0_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_1_0_a2_0_a2.INIT=16'h1000;
// @48:1457
  CFG4 un1_MasterReset_inv_2_1_a2_0_a2 (
	.A(DacSetpointReadedAddressDac_Z[0]),
	.B(DacSetpointReadedAddressDac_Z[1]),
	.C(N_2823),
	.D(N_1810),
	.Y(un1_MasterReset_inv_2_1_a2_0_a2_Z)
);
defparam un1_MasterReset_inv_2_1_a2_0_a2.INIT=16'h0040;
// @48:1457
  CFG4 un1_MasterReset_inv_8_0_a2_1_a2 (
	.A(DacSetpointReadedAddressDac_Z[1]),
	.B(DacSetpointReadedAddressDac_Z[0]),
	.C(N_2845),
	.D(N_2823),
	.Y(un1_MasterReset_inv_8_0_a2_1_a2_Z)
);
defparam un1_MasterReset_inv_8_0_a2_1_a2.INIT=16'h2000;
// @48:1457
  CFG4 \DacWriteNextState_ns_i_i_0[17]  (
	.A(DacWriteNextState_Z[4]),
	.B(DacWriteNextState_Z[5]),
	.C(N_1788),
	.D(N_1793),
	.Y(N_348)
);
defparam \DacWriteNextState_ns_i_i_0[17] .INIT=16'hA0EC;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[16]  (
	.A(N_1788),
	.B(N_1793),
	.C(DacWriteNextState_rep_Z[6]),
	.D(DacWriteNextState_Z[5]),
	.Y(DacWriteNextState_ns[16])
);
defparam \DacWriteNextState_ns_0_0_0[16] .INIT=16'hDC50;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[7]  (
	.A(DacWriteNextState_Z[14]),
	.B(DacWriteNextState_Z[15]),
	.C(N_1793),
	.D(N_1788),
	.Y(DacWriteNextState_ns[7])
);
defparam \DacWriteNextState_ns_0_0_0[7] .INIT=16'hAE0C;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[20]  (
	.A(N_1788),
	.B(N_1793),
	.C(DacWriteNextState_rep_Z[2]),
	.D(DacWriteNextState_Z[1]),
	.Y(DacWriteNextState_ns[20])
);
defparam \DacWriteNextState_ns_0_0_0[20] .INIT=16'hDC50;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[18]  (
	.A(DacWriteNextState_Z[3]),
	.B(DacWriteNextState_Z[4]),
	.C(N_1793),
	.D(N_1788),
	.Y(DacWriteNextState_ns[18])
);
defparam \DacWriteNextState_ns_0_0_0[18] .INIT=16'hA0EC;
// @48:1457
  CFG3 \DacWriteNextState_ns_0_i_i[11]  (
	.A(DacWriteNextState_Z[9]),
	.B(DacWriteNextState_Z[21]),
	.C(N_2128),
	.Y(N_869)
);
defparam \DacWriteNextState_ns_0_i_i[11] .INIT=8'hEC;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[10]  (
	.A(DacWriteNextState_Z[11]),
	.B(DacWriteNextState_Z[12]),
	.C(N_1788),
	.D(N_1793),
	.Y(DacWriteNextState_ns[10])
);
defparam \DacWriteNextState_ns_0_0_0[10] .INIT=16'hAE0C;
// @48:1457
  CFG4 \DacWriteNextState_ns_i_i_0_0[9]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacWriteNextState_Z[13]),
	.C(N_1793),
	.D(N_1788),
	.Y(N_306)
);
defparam \DacWriteNextState_ns_i_i_0_0[9] .INIT=16'hAE0C;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[5]  (
	.A(DacWriteNextState_Z[16]),
	.B(DacWriteNextState_Z[17]),
	.C(N_1793),
	.D(N_1788),
	.Y(DacWriteNextState_ns[5])
);
defparam \DacWriteNextState_ns_0_0_0[5] .INIT=16'hAE0C;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[3]  (
	.A(DacWriteNextState_Z[18]),
	.B(DacWriteNextState_Z[19]),
	.C(N_1793),
	.D(N_1788),
	.Y(DacWriteNextState_ns[3])
);
defparam \DacWriteNextState_ns_0_0_0[3] .INIT=16'hAE0C;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[2]  (
	.A(DacWriteNextState_Z[19]),
	.B(DacWriteNextState_Z[20]),
	.C(N_1788),
	.D(N_1793),
	.Y(DacWriteNextState_ns[2])
);
defparam \DacWriteNextState_ns_0_0_0[2] .INIT=16'hAE0C;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_i_i_o2_0[3]  (
	.A(N_1771),
	.B(N_143_i),
	.C(N_2828),
	.D(N_1770),
	.Y(N_5942)
);
defparam \un1_DacWriteNextState_297_i_i_i_o2_0[3] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_i_i_o2_1[3]  (
	.A(N_1770),
	.B(N_2805),
	.C(N_143_i),
	.D(N_2828),
	.Y(N_1769)
);
defparam \un1_DacWriteNextState_297_i_i_i_o2_1[3] .INIT=16'hDCCC;
// @48:1457
  CFG4 \un1_DacSetpointReadAddressController_2_i_0_0_o2[1]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[0]),
	.C(N_1807),
	.D(domachine_i),
	.Y(N_1827)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_o2[1] .INIT=16'h73FF;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[13]  (
	.A(DacWriteNextState_Z[8]),
	.B(DacWriteNextState_Z[9]),
	.C(N_1788),
	.D(N_2128),
	.Y(DacWriteNextState_ns[13])
);
defparam \DacWriteNextState_ns_0_0_0[13] .INIT=16'hA0EC;
// @48:1457
  CFG4 \DacWriteNextState_ns_0_0_0[14]  (
	.A(DacWriteNextState_Z[7]),
	.B(DacWriteNextState_Z[8]),
	.C(N_1793),
	.D(N_1788),
	.Y(DacWriteNextState_ns[14])
);
defparam \DacWriteNextState_ns_0_0_0[14] .INIT=16'hA0EC;
// @48:1457
  CFG3 \DacWriteNextState_ns_0_0_0[0]  (
	.A(DacWriteNextState_Z[0]),
	.B(N_1793),
	.C(DacWriteNextState_Z[11]),
	.Y(DacWriteNextState_ns[0])
);
defparam \DacWriteNextState_ns_0_0_0[0] .INIT=8'hBA;
// @48:1457
  CFG2 \DacWriteNextState_RNO[20]  (
	.A(N_1788),
	.B(DacWriteNextState_Z[20]),
	.Y(N_352_i)
);
defparam \DacWriteNextState_RNO[20] .INIT=4'h8;
// @48:1457
  CFG3 \StateOut_RNO[4]  (
	.A(N_143_i),
	.B(N_1776),
	.C(N_2828),
	.Y(N_465_i)
);
defparam \StateOut_RNO[4] .INIT=8'hDF;
// @48:1457
  CFG4 \StateOut_RNO[2]  (
	.A(DacWriteNextState_Z[13]),
	.B(N_2812),
	.C(DacWriteNextState_Z[14]),
	.D(StateOut_23_i_a3_0_a2_0_a2_0_a2_2[2]),
	.Y(N_463_i)
);
defparam \StateOut_RNO[2] .INIT=16'hFBFF;
// @48:1457
  CFG4 \StateOut_RNO[1]  (
	.A(DacWriteNextState_Z[13]),
	.B(DacWriteNextState_Z[17]),
	.C(StateOut_23_i_a3_0_a3_0_a2_0_a2_5_Z[1]),
	.D(StateOut_23_i_a3_0_a3_0_a2_0_a2_4_Z[1]),
	.Y(N_462_i)
);
defparam \StateOut_RNO[1] .INIT=16'hEFFF;
// @48:1457
  CFG3 \DacSetpointReadAddressDac_RNO[1]  (
	.A(un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_Z),
	.B(DacSetpointReadAddressDac_Z[1]),
	.C(N_2121),
	.Y(N_246_i)
);
defparam \DacSetpointReadAddressDac_RNO[1] .INIT=8'h45;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i[19]  (
	.A(N_2219),
	.B(N_2218),
	.C(N_2221),
	.D(N_2220),
	.Y(N_646)
);
defparam \un1_DacWriteNextState_295_i_0_i[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i[19]  (
	.A(N_2275),
	.B(N_2220),
	.C(N_2274),
	.D(N_2273),
	.Y(N_672)
);
defparam \un1_DacWriteNextState_293_i_0_i[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacESetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_293_0_0_1_0_Z[15]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[15])
);
defparam \un1_DacWriteNextState_293_0_0_1[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[19]  (
	.A(N_2316),
	.B(N_2220),
	.C(N_2315),
	.D(N_2314),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[19])
);
defparam \un1_DacWriteNextState_297_0_0_1[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[19]  (
	.A(N_2322),
	.B(N_2220),
	.C(N_2321),
	.D(N_2320),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[19])
);
defparam \un1_DacWriteNextState_294_0_0_1[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacBSetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_296_0_0_1_0_Z[15]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[15])
);
defparam \un1_DacWriteNextState_296_0_0_1[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacCSetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_295_0_0_1_0_Z[15]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[15])
);
defparam \un1_DacWriteNextState_295_0_0_1[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacDSetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_294_0_0_1_0_Z[15]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[15])
);
defparam \un1_DacWriteNextState_294_0_0_1[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_m2_0_0[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacASetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_297_i_m2_0_0_0_Z[15]),
	.Y(un1_DacWriteNextState_297_i_m2_0_0_Z[15])
);
defparam \un1_DacWriteNextState_297_i_m2_0_0[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[15]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacFSetpointToWrite_Z[15]),
	.D(un1_DacWriteNextState_292_0_0_1_0_Z[15]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[15])
);
defparam \un1_DacWriteNextState_292_0_0_1[15] .INIT=16'hFFEA;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[19]  (
	.A(N_2374),
	.B(N_2220),
	.C(N_2373),
	.D(N_2372),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[19])
);
defparam \un1_DacWriteNextState_292_0_0_1[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0[19]  (
	.A(N_2380),
	.B(N_2220),
	.C(N_2379),
	.D(N_2378),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[19])
);
defparam \un1_DacWriteNextState_296_0_0_0[19] .INIT=16'hFFFE;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_i_i_a2[3]  (
	.A(DacSetpoints_0_0_Z[3]),
	.B(DacSetpoints_0_1_Z[3]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2415)
);
defparam \un1_DacWriteNextState_297_i_i_i_a2[3] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_i_i_a2[20]  (
	.A(DacSetpoints_1_0_Z[20]),
	.B(DacSetpoints_1_1_Z[20]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2418)
);
defparam \un1_DacWriteNextState_296_i_i_i_a2[20] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_i_i_a2[6]  (
	.A(DacSetpoints_1_0_Z[6]),
	.B(DacSetpoints_1_1_Z[6]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2421)
);
defparam \un1_DacWriteNextState_296_i_i_i_a2[6] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_i_i_a2[4]  (
	.A(DacSetpoints_1_0_Z[4]),
	.B(DacSetpoints_1_1_Z[4]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2424)
);
defparam \un1_DacWriteNextState_296_i_i_i_a2[4] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_i_i_a2[2]  (
	.A(DacSetpoints_1_0_Z[2]),
	.B(DacSetpoints_1_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2427)
);
defparam \un1_DacWriteNextState_296_i_i_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_i_i_a2[2]  (
	.A(DacSetpoints_2_0_Z[2]),
	.B(DacSetpoints_2_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2442)
);
defparam \un1_DacWriteNextState_295_i_i_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[21]  (
	.A(DacSetpoints_3_0_Z[21]),
	.B(DacSetpoints_3_1_Z[21]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2445)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[21] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[20]  (
	.A(DacSetpoints_3_0_Z[20]),
	.B(DacSetpoints_3_1_Z[20]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2448)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[20] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[6]  (
	.A(DacSetpoints_3_0_Z[6]),
	.B(DacSetpoints_3_1_Z[6]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2451)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[6] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[5]  (
	.A(DacSetpoints_3_0_Z[5]),
	.B(DacSetpoints_3_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2454)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[4]  (
	.A(DacSetpoints_3_0_Z[4]),
	.B(DacSetpoints_3_1_Z[4]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2457)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[4] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[2]  (
	.A(DacSetpoints_3_0_Z[2]),
	.B(DacSetpoints_3_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2460)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[1]  (
	.A(DacSetpoints_3_0_Z[1]),
	.B(DacSetpoints_3_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2463)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_i_i_a2[0]  (
	.A(DacSetpoints_3_0_Z[0]),
	.B(DacSetpoints_3_1_Z[0]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2482)
);
defparam \un1_DacWriteNextState_294_i_i_i_a2[0] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_i_i_a2[21]  (
	.A(DacSetpoints_4_0_Z[21]),
	.B(DacSetpoints_4_1_Z[21]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2490)
);
defparam \un1_DacWriteNextState_293_i_i_i_a2[21] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_i_i_a2[18]  (
	.A(DacSetpoints_4_0_Z[18]),
	.B(DacSetpoints_4_1_Z[18]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2493)
);
defparam \un1_DacWriteNextState_293_i_i_i_a2[18] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_i_i_a2[6]  (
	.A(DacSetpoints_4_0_Z[6]),
	.B(DacSetpoints_4_1_Z[6]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2496)
);
defparam \un1_DacWriteNextState_293_i_i_i_a2[6] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_i_i_a2[5]  (
	.A(DacSetpoints_4_0_Z[5]),
	.B(DacSetpoints_4_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2499)
);
defparam \un1_DacWriteNextState_293_i_i_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_a2[2]  (
	.A(DacSetpoints_4_0_Z[2]),
	.B(DacSetpoints_4_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2502)
);
defparam \un1_DacWriteNextState_293_0_0_0_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_0_i_a2[1]  (
	.A(DacSetpoints_4_0_Z[1]),
	.B(DacSetpoints_4_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2505)
);
defparam \un1_DacWriteNextState_293_0_0_0_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[21]  (
	.A(DacSetpoints_5_0_Z[21]),
	.B(DacSetpoints_5_1_Z[21]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2508)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[21] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[7]  (
	.A(DacSetpoints_5_0_Z[7]),
	.B(DacSetpoints_5_1_Z[7]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2514)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[7] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[5]  (
	.A(DacSetpoints_5_0_Z[5]),
	.B(DacSetpoints_5_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2517)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[4]  (
	.A(DacSetpoints_5_0_Z[4]),
	.B(DacSetpoints_5_1_Z[4]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2520)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[4] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[2]  (
	.A(DacSetpoints_5_0_Z[2]),
	.B(DacSetpoints_5_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2523)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[1]  (
	.A(DacSetpoints_5_0_Z[1]),
	.B(DacSetpoints_5_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2526)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0_i_a2[0]  (
	.A(DacSetpoints_5_0_Z[0]),
	.B(DacSetpoints_5_1_Z[0]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2529)
);
defparam \un1_DacWriteNextState_292_0_0_0_i_a2[0] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_m2_0_i_a2[18]  (
	.A(DacSetpoints_0_0_Z[18]),
	.B(DacSetpoints_0_1_Z[18]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2532)
);
defparam \un1_DacWriteNextState_297_i_m2_0_i_a2[18] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_m2_0_i_a2[3]  (
	.A(DacSetpoints_1_0_Z[3]),
	.B(DacSetpoints_1_1_Z[3]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2535)
);
defparam \un1_DacWriteNextState_296_i_m2_0_i_a2[3] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_m2_0_i_a2[6]  (
	.A(DacSetpoints_2_0_Z[6]),
	.B(DacSetpoints_2_1_Z[6]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2538)
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_a2[6] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_m2_0_i_a2[3]  (
	.A(DacSetpoints_2_0_Z[3]),
	.B(DacSetpoints_2_1_Z[3]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2541)
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_a2[3] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_m2_0_i_a2[0]  (
	.A(DacSetpoints_2_0_Z[0]),
	.B(DacSetpoints_2_1_Z[0]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2544)
);
defparam \un1_DacWriteNextState_295_i_m2_0_i_a2[0] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_i_m2_0_i_a2[18]  (
	.A(DacSetpoints_5_0_Z[18]),
	.B(DacSetpoints_5_1_Z[18]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2547)
);
defparam \un1_DacWriteNextState_292_i_m2_0_i_a2[18] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[21]  (
	.A(DacSetpoints_0_0_Z[21]),
	.B(DacSetpoints_0_1_Z[21]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2612)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[21] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[6]  (
	.A(DacSetpoints_0_0_Z[6]),
	.B(DacSetpoints_0_1_Z[6]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2615)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[6] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[5]  (
	.A(DacSetpoints_0_0_Z[5]),
	.B(DacSetpoints_0_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2618)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[1]  (
	.A(DacSetpoints_0_0_Z[1]),
	.B(DacSetpoints_0_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2621)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_i_a2[21]  (
	.A(DacSetpoints_1_0_Z[21]),
	.B(DacSetpoints_1_1_Z[21]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2624)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_a2[21] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_i_a2[5]  (
	.A(DacSetpoints_1_0_Z[5]),
	.B(DacSetpoints_1_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2627)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_0_i_a2[7]  (
	.A(DacSetpoints_2_0_Z[7]),
	.B(DacSetpoints_2_1_Z[7]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2630)
);
defparam \un1_DacWriteNextState_295_0_0_0_i_a2[7] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_0_i_a2[5]  (
	.A(DacSetpoints_2_0_Z[5]),
	.B(DacSetpoints_2_1_Z[5]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2633)
);
defparam \un1_DacWriteNextState_295_0_0_0_i_a2[5] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_0_i_a2[4]  (
	.A(DacSetpoints_2_0_Z[4]),
	.B(DacSetpoints_2_1_Z[4]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2636)
);
defparam \un1_DacWriteNextState_295_0_0_0_i_a2[4] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_0_i_a2[18]  (
	.A(DacSetpoints_3_0_Z[18]),
	.B(DacSetpoints_3_1_Z[18]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2639)
);
defparam \un1_DacWriteNextState_294_0_0_0_i_a2[18] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_0_i_a2[7]  (
	.A(DacSetpoints_3_0_Z[7]),
	.B(DacSetpoints_3_1_Z[7]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2642)
);
defparam \un1_DacWriteNextState_294_0_0_0_i_a2[7] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[20]  (
	.A(DacSetpoints_0_0_Z[20]),
	.B(DacSetpoints_0_1_Z[20]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2666)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[20] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[7]  (
	.A(DacSetpoints_0_0_Z[7]),
	.B(DacSetpoints_0_1_Z[7]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2672)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[7] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[4]  (
	.A(DacSetpoints_0_0_Z[4]),
	.B(DacSetpoints_0_1_Z[4]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2675)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[4] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[2]  (
	.A(DacSetpoints_0_0_Z[2]),
	.B(DacSetpoints_0_1_Z[2]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2679)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[2] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_0_i_a2[0]  (
	.A(DacSetpoints_0_0_Z[0]),
	.B(DacSetpoints_0_1_Z[0]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2691)
);
defparam \un1_DacWriteNextState_297_0_0_0_i_a2[0] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_i_a2[18]  (
	.A(DacSetpoints_1_0_Z[18]),
	.B(DacSetpoints_1_1_Z[18]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2697)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_a2[18] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_i_a2[7]  (
	.A(DacSetpoints_1_0_Z[7]),
	.B(DacSetpoints_1_1_Z[7]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2703)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_a2[7] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_0_i_a2[1]  (
	.A(DacSetpoints_1_0_Z[1]),
	.B(DacSetpoints_1_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2706)
);
defparam \un1_DacWriteNextState_296_0_0_0_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_0_i_a2[1]  (
	.A(DacSetpoints_2_0_Z[1]),
	.B(DacSetpoints_2_1_Z[1]),
	.C(N_5942),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2709)
);
defparam \un1_DacWriteNextState_295_0_0_0_i_a2[1] .INIT=16'h0305;
// @48:1457
  CFG3 \un1_DacSetpointReadAddressController_2_i_0_0_a2_1[0]  (
	.A(N_1813),
	.B(DacSetpointReadAddressController_Z[0]),
	.C(domachine_i),
	.Y(N_5940)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_0_a2_1[0] .INIT=8'h80;
// @48:1457
  CFG4 un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0 (
	.A(domachine_i),
	.B(un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_a2_0_Z),
	.C(N_1807),
	.D(N_1813),
	.Y(un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_Z)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0.INIT=16'hAA08;
// @48:1457
  CFG4 \DacWriteNextState_RNO[15]  (
	.A(DacWriteNextState_Z[15]),
	.B(DacWriteNextState_Z[16]),
	.C(N_1788),
	.D(N_1793),
	.Y(N_413_i)
);
defparam \DacWriteNextState_RNO[15] .INIT=16'h2E00;
// @48:1457
  CFG4 \DacWriteNextState_RNO[13]  (
	.A(DacWriteNextState_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_1788),
	.D(N_1793),
	.Y(N_416_i)
);
defparam \DacWriteNextState_RNO[13] .INIT=16'h2E00;
// @48:1457
  CFG4 \DacSetpointReadAddressDac_RNO[0]  (
	.A(N_2121),
	.B(un1_DacSetpointReadAddressDac_1_sqmuxa_0_0_0_Z),
	.C(DacSetpointReadAddressDac_Z[1]),
	.D(N_2588),
	.Y(N_248_i)
);
defparam \DacSetpointReadAddressDac_RNO[0] .INIT=16'h0032;
// @48:1457
  CFG4 \DacWriteNextState_rep_RNI4FO01[6]  (
	.A(N_1788),
	.B(N_1793),
	.C(DacWriteNextState_rep_Z[6]),
	.D(DacWriteNextState_Z[7]),
	.Y(N_335_i)
);
defparam \DacWriteNextState_rep_RNI4FO01[6] .INIT=16'h22A0;
// @48:1457
  CFG4 \DacWriteNextState_rep_RNIS6O01[2]  (
	.A(N_1788),
	.B(N_1793),
	.C(DacWriteNextState_rep_Z[2]),
	.D(DacWriteNextState_Z[3]),
	.Y(N_338_i)
);
defparam \DacWriteNextState_rep_RNIS6O01[2] .INIT=16'h22A0;
// @48:1457
  CFG4 \DacWriteNextState_RNO[17]  (
	.A(DacWriteNextState_Z[17]),
	.B(DacWriteNextState_Z[18]),
	.C(N_1788),
	.D(N_1793),
	.Y(N_410_i)
);
defparam \DacWriteNextState_RNO[17] .INIT=16'h2E00;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_2_1[8]  (
	.A(DacWriteNextState_Z[12]),
	.B(N_1771),
	.C(un1_DacWriteNextState_128_Z),
	.Y(N_2552_1)
);
defparam \un1_DacWriteNextState_293_2_1[8] .INIT=8'h32;
// @48:1457
  CFG3 \un1_DacWriteNextState_297_2_1[12]  (
	.A(DacWriteNextState_Z[12]),
	.B(N_1771),
	.C(un1_DacWriteNextState_108_Z),
	.Y(N_2972_1)
);
defparam \un1_DacWriteNextState_297_2_1[12] .INIT=8'h32;
// @48:1457
  CFG3 \un1_DacWriteNextState_293_2_1[12]  (
	.A(DacWriteNextState_Z[12]),
	.B(N_1771),
	.C(un1_DacWriteNextState_140_Z),
	.Y(N_2556_1)
);
defparam \un1_DacWriteNextState_293_2_1[12] .INIT=8'h32;
// @48:1457
  CFG3 \un1_DacWriteNextState_294_2_1[13]  (
	.A(DacWriteNextState_Z[12]),
	.B(N_1771),
	.C(un1_DacWriteNextState_118_Z),
	.Y(N_2661_1)
);
defparam \un1_DacWriteNextState_294_2_1[13] .INIT=8'h32;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_i_0_i[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacASetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_i_0_i_1_Z[23]),
	.Y(N_591)
);
defparam \un1_DacWriteNextState_297_i_0_i[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[14]  (
	.A(DacASetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[14]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_297_0_0_1[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[11]  (
	.A(DacASetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_297_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[10]  (
	.A(DacASetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_297_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[8]  (
	.A(DacASetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[8]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[8])
);
defparam \un1_DacWriteNextState_297_0_0_1[8] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_i_0_i[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacBSetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_i_0_i_1_Z[23]),
	.Y(N_604)
);
defparam \un1_DacWriteNextState_296_i_0_i[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[22]  (
	.A(DacBSetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_296_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[14]  (
	.A(DacBSetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[14]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_296_0_0_1[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[12]  (
	.A(DacBSetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[12]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[12])
);
defparam \un1_DacWriteNextState_296_0_0_1[12] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[11]  (
	.A(DacBSetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_296_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[9]  (
	.A(DacBSetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_296_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[8]  (
	.A(DacBSetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[8]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[8])
);
defparam \un1_DacWriteNextState_296_0_0_1[8] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_i_0_i[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacCSetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_i_0_i_1_Z[23]),
	.Y(N_643)
);
defparam \un1_DacWriteNextState_295_i_0_i[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[14]  (
	.A(DacCSetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[14]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_295_0_0_1[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[12]  (
	.A(DacCSetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[12]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[12])
);
defparam \un1_DacWriteNextState_295_0_0_1[12] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[11]  (
	.A(DacCSetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_295_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[9]  (
	.A(DacCSetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_295_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[8]  (
	.A(DacCSetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[8]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[8])
);
defparam \un1_DacWriteNextState_295_0_0_1[8] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_i_0_i[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacDSetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_i_0_i_1_Z[23]),
	.Y(N_658)
);
defparam \un1_DacWriteNextState_294_i_0_i[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[22]  (
	.A(DacDSetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_294_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[14]  (
	.A(DacDSetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[14]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_294_0_0_1[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[12]  (
	.A(DacDSetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[12]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[12])
);
defparam \un1_DacWriteNextState_294_0_0_1[12] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[11]  (
	.A(DacDSetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_294_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[10]  (
	.A(DacDSetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_294_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[9]  (
	.A(DacDSetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_294_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_294_0_0_1[8]  (
	.A(DacDSetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_294_0_0_1_1_Z[8]),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[8])
);
defparam \un1_DacWriteNextState_294_0_0_1[8] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_i_0_i[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacESetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_i_0_i_1_Z[23]),
	.Y(N_669)
);
defparam \un1_DacWriteNextState_293_i_0_i[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[22]  (
	.A(DacESetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_293_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[14]  (
	.A(DacESetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[14]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[14])
);
defparam \un1_DacWriteNextState_293_0_0_1[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[13]  (
	.A(DacESetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[13]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[13])
);
defparam \un1_DacWriteNextState_293_0_0_1[13] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[11]  (
	.A(DacESetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_293_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[10]  (
	.A(DacESetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_293_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_293_0_0_1[9]  (
	.A(DacESetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_293_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_293_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[22]  (
	.A(DacFSetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_292_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[13]  (
	.A(DacFSetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[13]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[13])
);
defparam \un1_DacWriteNextState_292_0_0_1[13] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[10]  (
	.A(DacFSetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_292_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[8]  (
	.A(DacFSetpointToWrite_Z[8]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[8]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[8])
);
defparam \un1_DacWriteNextState_292_0_0_1[8] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[10]  (
	.A(DacBSetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_296_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[10]  (
	.A(DacCSetpointToWrite_Z[10]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[10]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[10])
);
defparam \un1_DacWriteNextState_295_0_0_1[10] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[13]  (
	.A(DacCSetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[13]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[13])
);
defparam \un1_DacWriteNextState_295_0_0_1[13] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_295_0_0_1[22]  (
	.A(DacCSetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_295_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_295_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[13]  (
	.A(DacASetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[13]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[13])
);
defparam \un1_DacWriteNextState_297_0_0_1[13] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[22]  (
	.A(DacASetpointToWrite_Z[22]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[22]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[22])
);
defparam \un1_DacWriteNextState_297_0_0_1[22] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[11]  (
	.A(DacFSetpointToWrite_Z[11]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[11]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[11])
);
defparam \un1_DacWriteNextState_292_0_0_1[11] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[12]  (
	.A(DacFSetpointToWrite_Z[12]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[12]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[12])
);
defparam \un1_DacWriteNextState_292_0_0_1[12] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[23]  (
	.A(DacWriteNextState_Z[12]),
	.B(DacFSetpointToWrite_Z[23]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[23]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[23])
);
defparam \un1_DacWriteNextState_292_0_0_1[23] .INIT=16'hFF40;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_0[14]  (
	.A(DacFSetpointToWrite_Z[14]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_0_1_Z[14]),
	.Y(un1_DacWriteNextState_292_0_0_0_Z[14])
);
defparam \un1_DacWriteNextState_292_0_0_0[14] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_292_0_0_1[9]  (
	.A(DacFSetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_292_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_292_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_292_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_297_0_0_1[9]  (
	.A(DacASetpointToWrite_Z[9]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_297_0_0_1_1_Z[9]),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[9])
);
defparam \un1_DacWriteNextState_297_0_0_1[9] .INIT=16'hFF20;
// @48:1457
  CFG4 \un1_DacWriteNextState_296_0_0_1[13]  (
	.A(DacBSetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[14]),
	.C(N_2808),
	.D(un1_DacWriteNextState_296_0_0_1_1_Z[13]),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[13])
);
defparam \un1_DacWriteNextState_296_0_0_1[13] .INIT=16'hFF20;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacDSetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_294_i_0_0_0_Z[17]),
	.Y(N_158_i)
);
defparam \DacDSetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[16]  (
	.A(N_2138),
	.B(N_2248),
	.C(N_2247),
	.D(N_2837),
	.Y(N_661_i)
);
defparam \DacDSetpointToWrite_RNO[16] .INIT=16'h0103;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacCSetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_295_i_0_0_0_Z[17]),
	.Y(N_140_i)
);
defparam \DacCSetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[16]  (
	.A(N_2139),
	.B(N_2224),
	.C(N_2223),
	.D(N_2837),
	.Y(N_648_i)
);
defparam \DacCSetpointToWrite_RNO[16] .INIT=16'h0103;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacBSetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_296_i_0_0_0_Z[17]),
	.Y(N_113_i)
);
defparam \DacBSetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[16]  (
	.A(N_2140),
	.B(N_2199),
	.C(N_2198),
	.D(N_2837),
	.Y(N_611_i)
);
defparam \DacBSetpointToWrite_RNO[16] .INIT=16'h0103;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacASetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_297_i_0_0_0_Z[17]),
	.Y(N_99_i)
);
defparam \DacASetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[16]  (
	.A(N_2141),
	.B(N_2173),
	.C(N_2172),
	.D(N_2837),
	.Y(N_598_i)
);
defparam \DacASetpointToWrite_RNO[16] .INIT=16'h0103;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacFSetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_292_i_0_0_0_Z[17]),
	.Y(N_208_i)
);
defparam \DacFSetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[16]  (
	.A(N_2136),
	.B(N_2513),
	.C(N_2512),
	.D(N_2837),
	.Y(N_215_i)
);
defparam \DacFSetpointToWrite_RNO[16] .INIT=16'h0103;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[17]  (
	.A(N_2193),
	.B(N_2808),
	.C(DacESetpointToWrite_Z[17]),
	.D(un1_DacWriteNextState_293_i_0_0_0_Z[17]),
	.Y(N_189_i)
);
defparam \DacESetpointToWrite_RNO[17] .INIT=16'h0051;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[16]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacESetpointToWrite_Z[16]),
	.C(N_2837),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[16]),
	.Y(N_674_i)
);
defparam \DacESetpointToWrite_RNO[16] .INIT=16'h004F;
// @48:1457
  CFG3 WriteDacs_RNO (
	.A(N_2816),
	.B(DacWriteNextState_Z[0]),
	.C(TP8_c),
	.Y(N_346_i)
);
defparam WriteDacs_RNO.INIT=8'hD1;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[3]  (
	.A(N_5942),
	.B(N_1872),
	.C(N_5941),
	.D(un1_DacWriteNextState_294_0_0_0_i_0_Z[3]),
	.Y(N_902_i)
);
defparam \DacDSetpointToWrite_RNO[3] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[0]  (
	.A(N_5942),
	.B(N_1913),
	.C(N_5941),
	.D(un1_DacWriteNextState_296_i_i_i_0_Z[0]),
	.Y(N_772_i)
);
defparam \DacBSetpointToWrite_RNO[0] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[21]  (
	.A(N_5942),
	.B(N_1909),
	.C(N_5941),
	.D(un1_DacWriteNextState_295_i_i_i_0_Z[21]),
	.Y(N_774_i)
);
defparam \DacCSetpointToWrite_RNO[21] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[20]  (
	.A(N_5942),
	.B(N_1908),
	.C(N_5941),
	.D(un1_DacWriteNextState_295_i_i_i_0_Z[20]),
	.Y(N_776_i)
);
defparam \DacCSetpointToWrite_RNO[20] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[18]  (
	.A(N_5942),
	.B(N_1907),
	.C(N_5941),
	.D(un1_DacWriteNextState_295_i_i_i_0_Z[18]),
	.Y(N_778_i)
);
defparam \DacCSetpointToWrite_RNO[18] .INIT=16'h00E0;
// @48:1457
  CFG4 \nCsDacsE_i_RNO[1]  (
	.A(SpiRst),
	.B(nCsE_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_260_i)
);
defparam \nCsDacsE_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsE_i_RNO[0]  (
	.A(SpiRst),
	.B(nCsE_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_262_i)
);
defparam \nCsDacsE_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsF_i_RNO[3]  (
	.A(SpiRst_0),
	.B(nCsF_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_4801_i)
);
defparam \nCsDacsF_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsF_i_RNO[2]  (
	.A(SpiRst_0),
	.B(nCsF_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_4802_i)
);
defparam \nCsDacsF_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsF_i_RNO[1]  (
	.A(SpiRst_0),
	.B(nCsF_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_4803_i)
);
defparam \nCsDacsF_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsF_i_RNO[0]  (
	.A(SpiRst_0),
	.B(nCsF_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_4804_i)
);
defparam \nCsDacsF_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsA_i_RNO[0]  (
	.A(SpiRst_1),
	.B(nCsA_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_254_i)
);
defparam \nCsDacsA_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsB_i_RNO[3]  (
	.A(SpiRst_2),
	.B(nCsB_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_4805_i)
);
defparam \nCsDacsB_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsB_i_RNO[2]  (
	.A(SpiRst_2),
	.B(nCsB_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_290_i)
);
defparam \nCsDacsB_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsB_i_RNO[1]  (
	.A(SpiRst_2),
	.B(nCsB_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_292_i)
);
defparam \nCsDacsB_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsB_i_RNO[0]  (
	.A(SpiRst_2),
	.B(nCsB_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_294_i)
);
defparam \nCsDacsB_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsC_i_RNO[3]  (
	.A(SpiRst_3),
	.B(nCsC_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_264_i)
);
defparam \nCsDacsC_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsC_i_RNO[2]  (
	.A(SpiRst_3),
	.B(nCsC_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_266_i)
);
defparam \nCsDacsC_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsC_i_RNO[1]  (
	.A(SpiRst_3),
	.B(nCsC_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_4795_i)
);
defparam \nCsDacsC_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsC_i_RNO[0]  (
	.A(SpiRst_3),
	.B(nCsC_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_4796_i)
);
defparam \nCsDacsC_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsD_i_RNO[3]  (
	.A(SpiRst_4),
	.B(nCsD_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_4797_i)
);
defparam \nCsDacsD_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsD_i_RNO[2]  (
	.A(SpiRst_4),
	.B(nCsD_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_4798_i)
);
defparam \nCsDacsD_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsD_i_RNO[1]  (
	.A(SpiRst_4),
	.B(nCsD_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_4799_i)
);
defparam \nCsDacsD_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsD_i_RNO[0]  (
	.A(SpiRst_4),
	.B(nCsD_c[0]),
	.C(N_1794),
	.D(N_2816),
	.Y(N_4800_i)
);
defparam \nCsDacsD_i_RNO[0] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsE_i_RNO[3]  (
	.A(SpiRst),
	.B(nCsE_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_256_i)
);
defparam \nCsDacsE_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsE_i_RNO[2]  (
	.A(SpiRst),
	.B(nCsE_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_258_i)
);
defparam \nCsDacsE_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsA_i_RNO[3]  (
	.A(SpiRst_1),
	.B(nCsA_c[3]),
	.C(N_1783),
	.D(N_2816),
	.Y(N_250_i)
);
defparam \nCsDacsA_i_RNO[3] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsA_i_RNO[2]  (
	.A(SpiRst_1),
	.B(nCsA_c[2]),
	.C(N_1801),
	.D(N_2816),
	.Y(N_4775_i)
);
defparam \nCsDacsA_i_RNO[2] .INIT=16'h8CAF;
// @48:1457
  CFG4 \nCsDacsA_i_RNO[1]  (
	.A(SpiRst_1),
	.B(nCsA_c[1]),
	.C(N_1795),
	.D(N_2816),
	.Y(N_252_i)
);
defparam \nCsDacsA_i_RNO[1] .INIT=16'h8CAF;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[6]  (
	.A(N_5942),
	.B(N_1845),
	.C(N_5941),
	.D(un1_DacWriteNextState_292_0_0_0_i_0_Z[6]),
	.Y(N_912_i)
);
defparam \DacFSetpointToWrite_RNO[6] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[3]  (
	.A(N_5942),
	.B(N_1844),
	.C(N_5941),
	.D(un1_DacWriteNextState_292_0_0_0_i_0_Z[3]),
	.Y(N_914_i)
);
defparam \DacFSetpointToWrite_RNO[3] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[0]  (
	.A(N_5942),
	.B(N_1857),
	.C(N_5941),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[0]),
	.Y(N_910_i)
);
defparam \DacESetpointToWrite_RNO[0] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[20]  (
	.A(N_5942),
	.B(N_1850),
	.C(N_5941),
	.D(un1_DacWriteNextState_292_0_0_0_i_0_Z[20]),
	.Y(N_984_i)
);
defparam \DacFSetpointToWrite_RNO[20] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[7]  (
	.A(N_5942),
	.B(N_1860),
	.C(N_5941),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[7]),
	.Y(N_904_i)
);
defparam \DacESetpointToWrite_RNO[7] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[4]  (
	.A(N_5942),
	.B(N_1859),
	.C(N_5941),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[4]),
	.Y(N_906_i)
);
defparam \DacESetpointToWrite_RNO[4] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[3]  (
	.A(N_5942),
	.B(N_1858),
	.C(N_5941),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[3]),
	.Y(N_908_i)
);
defparam \DacESetpointToWrite_RNO[3] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[20]  (
	.A(N_5942),
	.B(N_1869),
	.C(N_5941),
	.D(un1_DacWriteNextState_293_0_0_0_i_0_Z[20]),
	.Y(N_982_i)
);
defparam \DacESetpointToWrite_RNO[20] .INIT=16'h00E0;
// @48:1457
  CFG4 \DacSetpointReadAddressController_RNO[0]  (
	.A(DacWriteNextState_RNIG75H_Z[21]),
	.B(N_2313),
	.C(N_5940),
	.D(N_2312),
	.Y(N_244_i)
);
defparam \DacSetpointReadAddressController_RNO[0] .INIT=16'h0001;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[7]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_0_0_0_i_0_Z[7]),
	.C(N_2049),
	.D(N_2642),
	.Y(N_900_i)
);
defparam \DacDSetpointToWrite_RNO[7] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[6]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[6]),
	.C(N_1905),
	.D(N_2451),
	.Y(N_786_i)
);
defparam \DacDSetpointToWrite_RNO[6] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[5]),
	.C(N_1904),
	.D(N_2454),
	.Y(N_788_i)
);
defparam \DacDSetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[4]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[4]),
	.C(N_1903),
	.D(N_2457),
	.Y(N_790_i)
);
defparam \DacDSetpointToWrite_RNO[4] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[2]),
	.C(N_1902),
	.D(N_2460),
	.Y(N_792_i)
);
defparam \DacDSetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[1]),
	.C(N_1901),
	.D(N_2463),
	.Y(N_794_i)
);
defparam \DacDSetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[0]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[0]),
	.C(N_1900),
	.D(N_2482),
	.Y(N_796_i)
);
defparam \DacDSetpointToWrite_RNO[0] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_i_i_i_0_Z[2]),
	.C(N_1910),
	.D(N_2442),
	.Y(N_780_i)
);
defparam \DacCSetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_0_0_0_i_0_Z[1]),
	.C(N_2021),
	.D(N_2709),
	.Y(N_980_i)
);
defparam \DacCSetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[0]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_i_m2_0_i_0_Z[0]),
	.C(N_2022),
	.D(N_2544),
	.Y(N_833_i)
);
defparam \DacCSetpointToWrite_RNO[0] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[21]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[21]),
	.C(N_1906),
	.D(N_2445),
	.Y(N_782_i)
);
defparam \DacDSetpointToWrite_RNO[21] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[20]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_i_i_i_0_Z[20]),
	.C(N_2042),
	.D(N_2448),
	.Y(N_784_i)
);
defparam \DacDSetpointToWrite_RNO[20] .INIT=16'h0032;
// @48:1457
  CFG4 \DacDSetpointToWrite_RNO[18]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_294_0_0_0_i_0_Z[18]),
	.C(N_2044),
	.D(N_2639),
	.Y(N_897_i)
);
defparam \DacDSetpointToWrite_RNO[18] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[7]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_0_0_0_i_0_Z[7]),
	.C(N_2016),
	.D(N_2630),
	.Y(N_891_i)
);
defparam \DacCSetpointToWrite_RNO[7] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[6]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_i_m2_0_i_0_Z[6]),
	.C(N_2017),
	.D(N_2538),
	.Y(N_829_i)
);
defparam \DacCSetpointToWrite_RNO[6] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_0_0_0_i_0_Z[5]),
	.C(N_2018),
	.D(N_2633),
	.Y(N_893_i)
);
defparam \DacCSetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[4]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_0_0_0_i_0_Z[4]),
	.C(N_2019),
	.D(N_2636),
	.Y(N_895_i)
);
defparam \DacCSetpointToWrite_RNO[4] .INIT=16'h0032;
// @48:1457
  CFG4 \DacCSetpointToWrite_RNO[3]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_295_i_m2_0_i_0_Z[3]),
	.C(N_2020),
	.D(N_2541),
	.Y(N_831_i)
);
defparam \DacCSetpointToWrite_RNO[3] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[7]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_0_0_0_i_0_Z[7]),
	.C(N_1976),
	.D(N_2703),
	.Y(N_976_i)
);
defparam \DacBSetpointToWrite_RNO[7] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[6]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_i_i_i_0_Z[6]),
	.C(N_1977),
	.D(N_2421),
	.Y(N_766_i)
);
defparam \DacBSetpointToWrite_RNO[6] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_0_0_0_i_0_Z[5]),
	.C(N_1978),
	.D(N_2627),
	.Y(N_889_i)
);
defparam \DacBSetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[4]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_i_i_i_0_Z[4]),
	.C(N_1979),
	.D(N_2424),
	.Y(N_768_i)
);
defparam \DacBSetpointToWrite_RNO[4] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[3]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_i_m2_0_i_0_Z[3]),
	.C(N_1980),
	.D(N_2535),
	.Y(N_827_i)
);
defparam \DacBSetpointToWrite_RNO[3] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_i_i_i_0_Z[2]),
	.C(N_1981),
	.D(N_2427),
	.Y(N_770_i)
);
defparam \DacBSetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_0_0_0_i_0_Z[1]),
	.C(N_1982),
	.D(N_2706),
	.Y(N_978_i)
);
defparam \DacBSetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[21]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_0_0_0_i_0_Z[21]),
	.C(N_1962),
	.D(N_2624),
	.Y(N_886_i)
);
defparam \DacBSetpointToWrite_RNO[21] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[20]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_i_i_i_0_Z[20]),
	.C(N_1963),
	.D(N_2418),
	.Y(N_764_i)
);
defparam \DacBSetpointToWrite_RNO[20] .INIT=16'h0032;
// @48:1457
  CFG4 \DacBSetpointToWrite_RNO[18]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_296_0_0_0_i_0_Z[18]),
	.C(N_1965),
	.D(N_2697),
	.Y(N_927_i)
);
defparam \DacBSetpointToWrite_RNO[18] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[7]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[7]),
	.C(N_1929),
	.D(N_2672),
	.Y(N_919_i)
);
defparam \DacASetpointToWrite_RNO[7] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[6]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[6]),
	.C(N_1930),
	.D(N_2615),
	.Y(N_880_i)
);
defparam \DacASetpointToWrite_RNO[6] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[5]),
	.C(N_1931),
	.D(N_2618),
	.Y(N_882_i)
);
defparam \DacASetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[4]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[4]),
	.C(N_1932),
	.D(N_2675),
	.Y(N_921_i)
);
defparam \DacASetpointToWrite_RNO[4] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[3]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_i_i_i_0_Z[3]),
	.C(N_1933),
	.D(N_2415),
	.Y(N_762_i)
);
defparam \DacASetpointToWrite_RNO[3] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[2]),
	.C(N_1934),
	.D(N_2679),
	.Y(N_923_i)
);
defparam \DacASetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[1]),
	.C(N_1935),
	.D(N_2621),
	.Y(N_884_i)
);
defparam \DacASetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[0]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[0]),
	.C(N_1936),
	.D(N_2691),
	.Y(N_925_i)
);
defparam \DacASetpointToWrite_RNO[0] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[21]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[21]),
	.C(N_1916),
	.D(N_2612),
	.Y(N_878_i)
);
defparam \DacASetpointToWrite_RNO[21] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[20]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_0_0_0_i_0_Z[20]),
	.C(N_1917),
	.D(N_2666),
	.Y(N_916_i)
);
defparam \DacASetpointToWrite_RNO[20] .INIT=16'h0032;
// @48:1457
  CFG4 \DacASetpointToWrite_RNO[18]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_297_i_m2_0_i_0_Z[18]),
	.C(N_1919),
	.D(N_2532),
	.Y(N_825_i)
);
defparam \DacASetpointToWrite_RNO[18] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[7]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[7]),
	.C(N_1897),
	.D(N_2514),
	.Y(N_813_i)
);
defparam \DacFSetpointToWrite_RNO[7] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[5]),
	.C(N_2102),
	.D(N_2517),
	.Y(N_815_i)
);
defparam \DacFSetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[4]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[4]),
	.C(N_1896),
	.D(N_2520),
	.Y(N_817_i)
);
defparam \DacFSetpointToWrite_RNO[4] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[2]),
	.C(N_1895),
	.D(N_2523),
	.Y(N_819_i)
);
defparam \DacFSetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[1]),
	.C(N_1894),
	.D(N_2526),
	.Y(N_821_i)
);
defparam \DacFSetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[0]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[0]),
	.C(N_1893),
	.D(N_2529),
	.Y(N_823_i)
);
defparam \DacFSetpointToWrite_RNO[0] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[21]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_0_0_0_i_0_Z[21]),
	.C(N_1840),
	.D(N_2508),
	.Y(N_810_i)
);
defparam \DacFSetpointToWrite_RNO[21] .INIT=16'h0032;
// @48:1457
  CFG4 \DacFSetpointToWrite_RNO[18]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_292_i_m2_0_i_0_Z[18]),
	.C(N_2096),
	.D(N_2547),
	.Y(N_835_i)
);
defparam \DacFSetpointToWrite_RNO[18] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[6]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_i_i_i_0_Z[6]),
	.C(N_2082),
	.D(N_2496),
	.Y(N_802_i)
);
defparam \DacESetpointToWrite_RNO[6] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[5]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_i_i_i_0_Z[5]),
	.C(N_2083),
	.D(N_2499),
	.Y(N_804_i)
);
defparam \DacESetpointToWrite_RNO[5] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[2]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_0_0_0_i_0_Z[2]),
	.C(N_1843),
	.D(N_2502),
	.Y(N_806_i)
);
defparam \DacESetpointToWrite_RNO[2] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[1]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_0_0_0_i_0_Z[1]),
	.C(N_1842),
	.D(N_2505),
	.Y(N_808_i)
);
defparam \DacESetpointToWrite_RNO[1] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[21]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_i_i_i_0_Z[21]),
	.C(N_1899),
	.D(N_2490),
	.Y(N_798_i)
);
defparam \DacESetpointToWrite_RNO[21] .INIT=16'h0032;
// @48:1457
  CFG4 \DacESetpointToWrite_RNO[18]  (
	.A(N_1769),
	.B(un1_DacWriteNextState_293_i_i_i_0_Z[18]),
	.C(N_1898),
	.D(N_2493),
	.Y(N_800_i)
);
defparam \DacESetpointToWrite_RNO[18] .INIT=16'h0032;
// @48:1457
  CFG4 \DacSetpointReadAddressController_RNO[2]  (
	.A(DacSetpointReadAddressController_Z[1]),
	.B(DacSetpointReadAddressController_Z[2]),
	.C(un1_DacSetpointReadAddressController_2_i_0_0_0_Z[2]),
	.D(N_1827),
	.Y(N_240_i)
);
defparam \DacSetpointReadAddressController_RNO[2] .INIT=16'h0C0E;
// @48:1457
  CFG4 \un1_DacWriteNextState_297[12]  (
	.A(N_2972_2),
	.B(N_5954),
	.C(N_2972_1),
	.D(N_1770),
	.Y(un1_DacWriteNextState_297_Z[12])
);
defparam \un1_DacWriteNextState_297[12] .INIT=16'hCCFA;
// @48:1457
  CFG4 \un1_DacWriteNextState_294[13]  (
	.A(N_2661_2),
	.B(N_5952),
	.C(N_2661_1),
	.D(N_1770),
	.Y(un1_DacWriteNextState_294_Z[13])
);
defparam \un1_DacWriteNextState_294[13] .INIT=16'hCCFA;
// @48:1457
  CFG4 \un1_DacWriteNextState_293[12]  (
	.A(N_2556_2),
	.B(N_5950),
	.C(N_2556_1),
	.D(N_1770),
	.Y(un1_DacWriteNextState_293_Z[12])
);
defparam \un1_DacWriteNextState_293[12] .INIT=16'hCCFA;
// @48:1457
  CFG4 \un1_DacWriteNextState_293[8]  (
	.A(N_2552_2),
	.B(N_5949),
	.C(N_2552_1),
	.D(N_1770),
	.Y(un1_DacWriteNextState_293_Z[8])
);
defparam \un1_DacWriteNextState_293[8] .INIT=16'hCCFA;
// @48:670
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:688
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:689
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_22 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_25 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_27 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_28 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_35 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_37 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_38 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:703
  IBufP1Ports_42 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:715
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:720
  IBufP1Ports_50 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNI8EGK_S_0(O_RNI8EGK_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress(RamAddress[13:0]),
	.un19_dacsetpointwriteaddress_cry_0_cy(un19_dacsetpointwriteaddress_cry_0_cy),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:730
  IBufP1Ports_70 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[9:0]),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:730
  IBufP1Ports_75 \GenRamDataBus1.10.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:10]),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:763
  DmDacRamFlatPorts DmDacRam (
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.un23_dacsetpointwriteaddress_s_0(un23_dacsetpointwriteaddress_s_0_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:791
  RegisterSpacePorts_14_13 RegisterSpace (
	.Uart3ClkDivider_m(Uart3ClkDivider_m[1:0]),
	.RamBusDataOut_m_0(RamBusDataOut_m[8]),
	.RamBusDataOut_m_5(RamBusDataOut_m[13]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart3RxFifoCount_m_0(Uart3RxFifoCount_m[10]),
	.Uart0RxFifoCount({Uart0RxFifoCount[12:9], N_3196, Uart0RxFifoCount[7:0]}),
	.Uart0RxFifoCount_m_0(Uart0RxFifoCount_m[8]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart2RxFifoData_m_4(Uart2RxFifoData_m[4]),
	.Uart2RxFifoData_m_0(Uart2RxFifoData_m[0]),
	.Uart2RxFifoData_m_7(Uart2RxFifoData_m[7]),
	.Uart2RxFifoData_m_5(Uart2RxFifoData_m[5]),
	.Uart2RxFifoData_m_6(Uart2RxFifoData_m[6]),
	.Uart0ClkDivider_m(Uart0ClkDivider_m[6:5]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart1RxFifoData_m_0(Uart1RxFifoData_m[4]),
	.Uart1RxFifoData_m_3(Uart1RxFifoData_m[7]),
	.Uart2RxFifoData_i_m(Uart2RxFifoData_i_m[3:1]),
	.Uart3RxFifoCount({Uart3RxFifoCount[12:11], N_3197, Uart3RxFifoCount[9:0]}),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart1RxFifoData({Uart1RxFifoData[6:5], N_3198, Uart1RxFifoData[3:0]}),
	.RamAddress(RamAddress[13:0]),
	.Uart1ClkDivider_m_0(Uart1ClkDivider_m[7]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.RamBusCE_i(RamBusCE_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.shot_i(shot_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.un1_address_inv_17_1z(un1_address_inv_17),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_address_inv_16_1z(un1_address_inv_16),
	.un1_address_inv_10_1z(un1_address_inv_10),
	.un1_address_inv_22_1z(un1_address_inv_22),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.un1_address_inv_12_1z(un1_address_inv_12),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.domachine_i(domachine_i),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MasterReset_i(MasterReset_i),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @48:920
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @48:933
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @48:944
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @48:946
  UartRxFifoExtClk_13_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:966
  UartTxFifoExtClk_13_3 RS422_Tx0 (
	.RamBusDataOut_m_5(RamBusDataOut_m[13]),
	.RamBusDataOut_m_0(RamBusDataOut_m[8]),
	.DMMainPorts_1_RamBusDataOut_5(DMMainPorts_1_RamBusDataOut[13]),
	.DMMainPorts_1_RamBusDataOut_0(DMMainPorts_1_RamBusDataOut[8]),
	.Uart2RxFifoData_i_m(Uart2RxFifoData_i_m[3:1]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart3ClkDivider_m(Uart3ClkDivider_m[1:0]),
	.Uart3ClkDivider(Uart3ClkDivider[1:0]),
	.Uart0RxFifoCount_m_0(Uart0RxFifoCount_m[8]),
	.Uart0RxFifoCount_0(Uart0RxFifoCount[8]),
	.Uart2RxFifoData_m_7(Uart2RxFifoData_m[7]),
	.Uart2RxFifoData_m_6(Uart2RxFifoData_m[6]),
	.Uart2RxFifoData_m_5(Uart2RxFifoData_m[5]),
	.Uart2RxFifoData_m_4(Uart2RxFifoData_m[4]),
	.Uart2RxFifoData_m_0(Uart2RxFifoData_m[0]),
	.Uart1RxFifoData_m_3(Uart1RxFifoData_m[7]),
	.Uart1RxFifoData_m_0(Uart1RxFifoData_m[4]),
	.Uart1RxFifoData_3(Uart1RxFifoData[7]),
	.Uart1RxFifoData_0(Uart1RxFifoData[4]),
	.Uart0ClkDivider_m(Uart0ClkDivider_m[6:5]),
	.Uart0ClkDivider(Uart0ClkDivider[6:5]),
	.RamAddress_0(RamAddress[2]),
	.RamAddress_5(RamAddress[7]),
	.RamAddress_1(RamAddress[3]),
	.Uart1ClkDivider_m_0(Uart1ClkDivider_m[7]),
	.Uart1ClkDivider_0(Uart1ClkDivider[7]),
	.Uart3RxFifoCount_m_0(Uart3RxFifoCount_m[10]),
	.Uart3RxFifoCount_0(Uart3RxFifoCount[10]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.un1_address_inv_22(un1_address_inv_22),
	.un1_address_inv_10(un1_address_inv_10),
	.un1_address_inv_12(un1_address_inv_12),
	.un1_address_inv_16(un1_address_inv_16),
	.un1_address_inv_17(un1_address_inv_17),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:993
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @48:1006
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @48:1017
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @48:1019
  UartRxFifoExtClk_13_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1038
  UartTxFifoExtClk_13_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1064
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @48:1077
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @48:1090
  IBufP3Ports_1 IBufRxd2 (
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i)
);
// @48:1094
  UartRxFifoExtClk_13_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1113
  UartTxFifoExtClk_13_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1143
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @48:1156
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk3(UartTxClk3)
);
// @48:1173
  UartRxFifoExtClk_13_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1192
  UartTxFifoExtClk_13_0 RS433_Tx3 (
	.UartTxClk3(UartTxClk3),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1255
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.TP7_c(TP7_c),
	.TP6_c(TP6_c),
	.DacASetpointWritten(DacASetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1280
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.N_1011_i(N_1011_i),
	.N_1011_i_i(N_1011_i_i),
	.N_1011_i_set(N_1011_i_set_Z),
	.N_2564_rs(N_2564_rs_Z),
	.MosiB_c(MosiB_c),
	.N_2564_i(N_2564_i),
	.SckB_c(SckB_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1305
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.N_1009_i(N_1009_i),
	.N_1009_i_i(N_1009_i_i),
	.N_1009_i_set(N_1009_i_set_Z),
	.N_2563_rs(N_2563_rs_Z),
	.MosiC_c(MosiC_c),
	.N_2563_i(N_2563_i),
	.SckC_c(SckC_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1330
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.N_1001_i(N_1001_i),
	.N_1001_i_i(N_1001_i_i),
	.N_1001_i_set(N_1001_i_set_Z),
	.N_2562_rs(N_2562_rs_Z),
	.MosiD_c(MosiD_c),
	.N_2562_i(N_2562_i),
	.SckD_c(SckD_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_4),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1355
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.MosiE_c(MosiE_c),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1380
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_2[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_988_i(N_988_i),
	.N_988_i_i(N_988_i_i),
	.N_988_i_set(N_988_i_set_Z),
	.N_2555_rs(N_2555_rs_Z),
	.MosiF_c(MosiF_c),
	.N_2555_i(N_2555_i),
	.SckF_c(SckF_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  TxUsb,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output [0:0] TxUsb /* synthesis syn_tristate = 1 */ ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [3:0] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @20:77
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @20:78
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @20:79
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @20:83
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(TP7_c)
);
// @20:84
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @20:85
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @20:86
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @20:87
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @20:88
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @20:89
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @20:90
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @20:91
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @20:92
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @20:93
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(TP6_c)
);
// @20:94
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @20:95
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @20:96
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @20:97
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @20:98
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @20:99
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @20:100
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @20:101
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @20:102
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @20:103
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(TP5_c)
);
// @20:104
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @20:105
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @20:106
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @20:107
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @20:108
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @20:109
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @20:111
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @20:112
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(nCsA_c[0])
);
// @20:112
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @20:112
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @20:112
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @20:113
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @20:113
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @20:113
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @20:113
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @20:114
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @20:114
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @20:114
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @20:114
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @20:115
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @20:115
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @20:115
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @20:115
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @20:116
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @20:116
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @20:116
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @20:116
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @20:117
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @20:117
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @20:117
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @20:117
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @20:118
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @20:119
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @20:409
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:439
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:449
  IO_C2 IO_C2_0 (
	.TxUsb_0(TxUsb[0])
);
// @20:344
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.TP6_c(TP6_c),
	.TP7_c(TP7_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP5_c(TP5_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

