<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>VTTBR_EL2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">VTTBR_EL2, Virtualization Translation Table Base Register</h1><p>The VTTBR_EL2 characteristics are:</p><h2>Purpose</h2><p>Holds the base address of the translation table for the initial lookup for stage 2 of an address translation in the EL1&amp;0 translation regime, and other information for this translation regime.</p><h2>Configuration</h2><p>AArch64 System register VTTBR_EL2 bits [63:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-vttbr.html">VTTBR[63:0]
            </a>.
          </p><p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p><p>This register has no effect if EL2 is not enabled in the current Security state.</p><p><del class="nocount">
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>VTTBR_EL2 is a 64-bit register.</p><h2>Field descriptions</h2><p>The VTTBR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#VMID15:8_63">VMID[15:8]</a></td><td class="lr" colspan="8"><a href="#VMID7:0_55">VMID[7:0]</a></td><td class="lr" colspan="16"><a href="#BADDR_47">BADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="31"><a href="#BADDR_47">BADDR</a></td><td class="lr" colspan="1"><a href="#CnP_0">CnP</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="VMID15:8_63">VMID[15:8], bits [63:56]
                  <div style="font-size:smaller;"><br/>When ARMv8.1-VMID16 is implemented<ins> and VTCR_EL2.VS == 1</ins>:
                </div></h4><p>Extension to VMID[7:0]. See <ins>VTTBR_EL2.VMID</ins><del>VMID</del>[7:0] for more details.</p><p><ins>If EL2 is using AArch32, or if the implementation has an 8-bit VMID, this field is </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_63"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="VMID7:0_55">VMID[7:0], bits [55:48]
                  </h4><p>The VMID for the translation table.</p><p><del>If the implementation has an 8-bit VMID, then VMID[15:8] are </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>If the implementation has a 16-bit VMID, then:</del></p><p><ins>The VMID is 8 bits when any of the following are true:</ins></p><p><del>It is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> whether the VMID is 8 bits or 16 bits.</del></p><ul><li><ins>EL2 is using AArch32.</ins><del>The</del>
<a href="AArch64-vtcr_el2.html"><del>VTCR_EL2</del></a><del>.VS bit selects whether VMID[15:8] are ignored by the hardware for every purpose except reading back the register, or whether these bits are used for allocation and matching in the TLB.
</del></li><li>The<del> 16-bit VMID is only supported when EL2 is using AArch64. This means the hardware must ignore VMID[15:8] when EL2 is using AArch32.</del> <a href="AArch64-vtcr_el2.html"><ins>VTCR_EL2</ins></a><ins>.VS is 0.
</ins></li><li><span class="xref"><ins>ARMv8.1-VMID16</ins></span><ins> is not implemented.
</ins></li></ul><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="BADDR_47">BADDR, bits [47:1]
                  </h4><p>Translation table base address, A[47:x] or A[51:x], bits[47:1].</p><div class="note"><span class="note-header">Note</span><ul><li>Translation table base addresses of 52 bits, A[51:x], are supported only in an implementation that includes <span class="xref">ARMv8.2-LPA</span> and is using the 64KB translation granule.</li><li>A translation table must be aligned to the size of the table, except that when using a translation table base address larger than 48 bits the minimum alignment of a table containing fewer than eight entries is 64 bytes.</li></ul></div><p>In an implementation that includes <span class="xref">ARMv8.2-LPA</span>, if the value of <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.PS is <span class="binarynumber">0b110</span>, then:</p><ul><li>Register bits[47:z] hold bits[47:z] of the stage 1 translation table base address, where z is determined as follows:<ul><li>If x >= 6 then z=x.
</li><li>Otherwise, z=6.
</li></ul></li><li>Register bits[5:2] hold bits[51:48] of the stage 1 translation table base address.
</li><li>When z>x register bits[(z-1):x] are <span class="arm-defined-word">RES0</span>, and bits[(z-1):x] of the translation table base address are zero.
</li><li>When x>6  register bits[(x-1):6] are <span class="arm-defined-word">RES0</span>.
</li><li>Register bit[1] is <span class="arm-defined-word">RES0</span>.
</li><li>Bits[5:2] of the stage 1 translation table base address are zero.
</li><li>In an implementation that includes <span class="xref">ARMv8.2-TTCNP</span>, bit[0] of the stage 1 translation table base address is zero.
</li></ul><div class="note"><span class="note-header">Note</span><ul><li>In an implementation that includes <span class="xref">ARMv8.2-LPA</span> a <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.PS value of <span class="binarynumber">0b110</span>, that selects a PA size of 52 bits, is permitted only when using the 64KB translation granule.</li><li>When the value of <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.PARange indicates that the implementation does not support a 52 bit PA size, if a translation table lookup uses this register with the 64KB translation granule when the value of <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.PS is <span class="binarynumber">0b110</span> and the value of register bits[5:2] is nonzero, an Address size fault is generated.</li></ul></div><p>If the Effective value of <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.PS is not <span class="binarynumber">0b110</span> then:</p><ul><li>Register bits[47:x] hold bits[47:x] of the stage 1 translation table base address.
</li><li>Register bits[(x-1):1] are <span class="arm-defined-word">RES0</span>.
</li><li>If the implementation supports 52-bit PAs and IPAs then bits[51:48] of the translation table base addresses used in this stage of translation are <span class="binarynumber">0b0000</span>.
</li></ul><div class="note"><span class="note-header">Note</span><p>This definition applies:</p><ul><li>To an implementation that includes <span class="xref">ARMv8.2-LPA</span> and is using a translation granule smaller than 64KB.</li><li>To any implementation that does not include <span class="xref">ARMv8.2-LPA</span>.</li></ul></div><p>If any VTTBR_EL2[47:0] bit that is defined as <span class="arm-defined-word">RES0</span> has the value 1 when a translation table walk is performed using VTTBR_EL2, then the translation table base address might be misaligned, with effects that are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and must be one of the following:</p><ul><li>Bits[x-1:0] of the translation table base address are treated as if all the bits are zero. The value read back from the corresponding register bits is either the value written to the register or zero.
</li><li>The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.
</li></ul><p>The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.T0SZ, the stage of translation, and the translation granule size.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="CnP_0">CnP, bit [0]
              <div style="font-size:smaller;"><br/>When ARMv8.2-TTCNP is implemented:
                </div></h4><p>Common not Private. This bit indicates whether each entry that is pointed to by VTTBR_EL2 is a member of a common set that can be used by every PE in the Inner Shareable domain for which the value of VTTBR_EL2.CnP is 1.</p><table class="valuetable"><tr><th>CnP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The translation table entries pointed to by VTTBR_EL2 are permitted to differ from the entries for VTTBR_EL2 for other PEs in the Inner Shareable domain. This is not affected by the value of the current VMID.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The translation table entries pointed to by VTTBR_EL2 are the same as the translation table entries for every other PE in the Inner Shareable domain for which the value of VTTBR_EL2.CnP is 1 and the VMID is the same as the current VMID.</p></td></tr></table><p>This field is permitted to be cached in a TLB.</p><div class="note"><span class="note-header">Note</span><p>If the value of VTTBR_EL2.CnP bit is 1 on multiple PEs in the same Inner Shareable domain and those VTTBR_EL2s do not point to the same translation table entries when using the current VMID then the results of translations using VTTBR_EL2 are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, see <span class="xref">'CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p></div><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_0"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the VTTBR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, VTTBR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        return NVMem[0x020];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    return VTTBR_EL2;
elsif PSTATE.EL == EL3 then
    return VTTBR_EL2;
              </p><h4 class="assembler">MSR VTTBR_EL2, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        NVMem[0x020] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VTTBR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    VTTBR_EL2 = X[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>