0.7
2020.2
Jun 10 2021
20:04:57
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_automem_ad.v,1640709387,systemVerilog,,,,AESL_automem_ad,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_automem_da.v,1640709387,systemVerilog,,,,AESL_automem_da,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_axi_s_inputs.v,1640709387,systemVerilog,,,,AESL_axi_s_inputs,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_axi_s_outs.v,1640709387,systemVerilog,,,,AESL_axi_s_outs,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_axi_slave_control.v,1640709387,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1640709387,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1640709387,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_fifo.v,1640709387,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/ad2dma.autotb.v,1640709387,systemVerilog,,,H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/fifo_para.vh,apatb_ad2dma_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/ad2dma.v,1640709331,systemVerilog,,,,ad2dma,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/ad2dma_control_s_axi.v,1640709331,systemVerilog,,,,ad2dma_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/ad2dma_flow_control_loop_pipe.v,1640709331,systemVerilog,,,,ad2dma_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/ad2dma_regslice_both.v,1640709331,systemVerilog,,,,ad2dma_regslice_both;ad2dma_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/csv_file_dump.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/dataflow_monitor.sv,1640709387,systemVerilog,H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/nodf_module_interface.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/upc_loop_interface.svh,,H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/dump_file_agent.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/csv_file_dump.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/sample_agent.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/loop_sample_agent.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/sample_manager.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/nodf_module_interface.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/nodf_module_monitor.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/upc_loop_interface.svh;H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/dump_file_agent.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/fifo_para.vh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/loop_sample_agent.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/nodf_module_interface.svh,1640709387,verilog,,,,nodf_module_intf,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/nodf_module_monitor.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/sample_agent.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/sample_manager.svh,1640709387,verilog,,,,,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/upc_loop_interface.svh,1640709387,verilog,,,,upc_loop_intf,,,,,,,,
H:/Chiro/gits/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/upc_loop_monitor.svh,1640709387,verilog,,,,,,,,,,,,
