blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_7,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
CM.v,verilog,xil_defaultlib,../../../../cpu.gen/sources_1/ip/CM/sim/CM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
