<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: SysClk       (System Clock)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__sysclk.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">API Reference</a>  </div>
  <div class="headertitle">
<div class="title">SysClk (System Clock)</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>The System Clock (SysClk) driver contains the API for configuring system and peripheral clocks. </p>
<p>The functions and other declarations used in this driver are in cy_sysclk.h. You can include cy_pdl.h to get access to all functions and declarations in the PDL.</p>
<p>Firmware uses the API to configure, enable, or disable a clock.</p>
<p>The clock system includes a variety of resources that can vary per device, including:</p><ul>
<li>Internal clock sources such as internal oscillators</li>
<li>External clock sources such as crystal oscillators or a signal on an I/O pin</li>
<li>Generated clocks such as a PLL, System clock and peripheral clocks</li>
</ul>
<p>Consult the Technical Reference Manual for your device for details of the clock system.</p>
<h1><a class="anchor" id="group_sysclk_configuration"></a>
Configuration Considerations</h1>
<p>The availability of clock functions depend on the availability of the chip resources that support those functions. Consult the device TRM before attempting to use these functions.</p>
<p>Usually the default clock configuration is IMO (24 MHz) -&gt; ClkHf (24 MHz) -&gt; SysClk (24 MHz)</p>
<p>The example of ECO -&gt; HFCLK clock initialization:</p>
<div class="fragment"><div class="line"><span class="comment">/* The parameters of the ECS-33B crystal which is soldered on the</span></div><div class="line"><span class="comment"> * CY8CKIT-045S (PSOC 4500S) board:</span></div><div class="line"><span class="comment"> */</span></div><div class="line"><span class="preprocessor">#define ECO_FREQ    (24000000UL)  </span><span class="comment">/* The frequency in Hz */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor">#define ECO_CLOAD   (30UL)        </span><span class="comment">/* The load capacitance in pF */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor">#define ECO_ESR     (40UL)        </span><span class="comment">/* The equivalent series resistance in Ohms */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor">#define ECO_DRV_LVL (200UL)       </span><span class="comment">/* The maximal drive level in uW */</span><span class="preprocessor"></span></div></div><!-- fragment --><div class="fragment"><div class="line">    <span class="comment">/* Configure the ECO GPIOs for CY8CKIT-045S (PSOC 4500S) */</span></div><div class="line">    (void)<a class="code" href="group__group__gpio__functions__init.html#gac0c0ed22816c4bcedfb642202f91ba72">Cy_GPIO_Pin_FastInit</a>(GPIO_PRT0, 6UL, <a class="code" href="group__group__gpio__drive_modes.html#gabb81a7da2a4cd1ed6501515f9b6950e8">CY_GPIO_DM_ANALOG</a>, 0UL, HSIOM_SEL_GPIO);</div><div class="line">    (void)<a class="code" href="group__group__gpio__functions__init.html#gac0c0ed22816c4bcedfb642202f91ba72">Cy_GPIO_Pin_FastInit</a>(GPIO_PRT0, 7UL, <a class="code" href="group__group__gpio__drive_modes.html#gabb81a7da2a4cd1ed6501515f9b6950e8">CY_GPIO_DM_ANALOG</a>, 0UL, HSIOM_SEL_GPIO);</div><div class="line"></div><div class="line">    <span class="comment">/* Configure the ECO */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__eco__funcs.html#ga98d131a40b66646c6fa4c1c18d0720a9">Cy_SysClk_EcoConfigure</a>(ECO_FREQ, ECO_CLOAD, ECO_ESR, ECO_DRV_LVL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* insert error handling here */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Enable the ECO with a timeout of 10 milliseconds */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__eco__funcs.html#ga382f3ea1fe282f21485a395fb2268974">Cy_SysClk_EcoEnable</a>(10000UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* insert error handling here */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <span class="comment">/* Set EXCO as HFCLK clock source (the PLL is bypassed by default if disabled) */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__clk__hf__funcs.html#ga55b20a2add73fd288bb8b64b6eae8331">Cy_SysClk_ClkHfSetSource</a>(<a class="code" href="group__group__sysclk__clk__hf__enums.html#gga8eb50d7b30cd3bddaad51c73e0da3125a645544438f8fcf88242d1fda034b3dd2">CY_SYSCLK_CLKHF_IN_EXCO</a>))</div><div class="line">    {</div><div class="line">        <span class="comment">/* insert error handling here */</span></div><div class="line">    }</div><div class="line">    <span class="comment">/* Now CPU is running from the precise 24MHz from ECO */</span></div></div><!-- fragment --><p> The example of ECO -&gt; PLL -&gt; HFCLK clock initialization (taking into account the previous code snippet): </p><div class="fragment"><div class="line">    <span class="comment">/* The PLL input is connected to the ECO by default */</span></div><div class="line">    <a class="code" href="structcy__stc__sysclk__pll__config__t.html">cy_stc_sysclk_pll_config_t</a> pllConfig =</div><div class="line">    {</div><div class="line">        .<a class="code" href="structcy__stc__sysclk__pll__config__t.html#a56a32915a8b74c510bd7fc64f34991b0">inputFreq</a> = ECO_FREQ,</div><div class="line">        .outputFreq = 28000000UL <span class="comment">/* The desired PLL frequency is 28 MHz */</span></div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>(0UL, &amp;pllConfig))</div><div class="line">    {</div><div class="line">        <span class="comment">/* insert error handling here */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="group__group__syslib__functions.html#gab328c5f1c9577b2c2f595e4e090614db">Cy_SysLib_SetWaitStates</a>(pllConfig.<a class="code" href="structcy__stc__sysclk__pll__config__t.html#a3d31734799778468744f28eaec4a8d20">outputFreq</a> / 1000000UL); <span class="comment">/* Update WaitStates before increasing the ClkHf frequency */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Enable the PLL with a timeout of 250 microseconds */</span></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code" href="group__group__sysclk__pll__funcs.html#gaeca89b840e8d309b5b0273bab655330d">Cy_SysClk_PllEnable</a>(0UL, 250UL))</div><div class="line">    {</div><div class="line">        <span class="comment">/* insert error handling here */</span></div><div class="line">    }</div><div class="line">    <span class="comment">/* The ClkHf is already switched to the EXCO and the PLL bypass is AUTO by default, so now the CPU is running from the ECO-&gt;PLL chain */</span></div><div class="line">    <a class="code" href="group__group__system__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div></div><!-- fragment --><p> Low power modes may limit the maximum clock frequency. Refer to the SysPm driver and the TRM for details.</p>
<h1><a class="anchor" id="group_sysclk_more_information"></a>
More Information</h1>
<p>Refer to the technical reference manual (TRM) and the device datasheet.</p>
<h1><a class="anchor" id="group_sysclk_changelog"></a>
Changelog</h1>
<table class="doxtable">
<tr>
<th>Version</th><th>Changes</th><th>Reason for Change </th></tr>
<tr>
<td>3.0 </td><td>Removed the legacy deprecated interfaces. </td><td>PDL major revision.  </td></tr>
<tr>
<td rowspan="3">2.20 </td><td>The implementation of the <a class="el" href="group__group__sysclk__clk__hf__funcs.html#ga55b20a2add73fd288bb8b64b6eae8331">Cy_SysClk_ClkHfSetSource</a> function is updated. </td><td>Memory consumption optimization.  </td></tr>
<tr>
<td>Update the paths to the code snippets. </td><td>PDL structure update.  </td></tr>
<tr>
<td>Minor documentation updates. Code snippets were updated. </td><td>Documentation enhancement.  </td></tr>
<tr>
<td rowspan="3">2.10 </td><td>Added the <a class="el" href="group__group__sysclk__clk__peripheral__funcs.html#ga9def07430c95df79e781645120264647">Cy_SysClk_PeriphSetFrequency</a> API function </td><td>API improvement  </td></tr>
<tr>
<td>Added API for the <a class="el" href="group__group__sysclk__csv.html">Clock Supervision Block (CSV)</a>, <a class="el" href="group__group__sysclk__pgm__dly.html">Programmable Delay Block (PGM_DELAY)</a> and <a class="el" href="group__group__sysclk__int.html">Interrupts</a> features  </td><td>New features support for PSoC 4500S and 4100S Max devices  </td></tr>
<tr>
<td>Minor documentation updates. Code snippets were updated. </td><td>Documentation enhancement.  </td></tr>
<tr>
<td rowspan="13">2.0 </td><td>Added the <a class="el" href="group__group__sysclk__pm__funcs.html#ga34bd0e837cdf7d0953a7e0f5219905b5">Cy_SysClk_DeepSleepCallback</a> and <a class="el" href="group__group__sysclk__pm__funcs.html#ga17871ebcd4be248f9b7d3be4399e4909">Cy_SysClk_RegisterCallback</a> functions </td><td>Power management performance enhancement, see <a class="el" href="group__group__sysclk__pm.html">Low Power Callback</a>  </td></tr>
<tr>
<td>The next functions are changed: <a class="el" href="group__group__sysclk__ext__clk__funcs.html#gad4b77c61d47878007b5c50e3baf13e51">Cy_SysClk_ExtClkSetFrequency</a> and <a class="el" href="group__group__sysclk__ext__ref__funcs.html#ga32761fd7bee203f267173a48e5ecc828">Cy_SysClk_ExtRefSetFrequency</a> - now there are opportunities to set a zero frequency which means the clock signal is disabled </td><td>Clock system management enhancement  </td></tr>
<tr>
<td>The next API are changed: <a class="el" href="group__group__sysclk__clk__hf__enums.html#ga8eb50d7b30cd3bddaad51c73e0da3125">cy_en_sysclk_clkhf_src_t</a> and <a class="el" href="group__group__sysclk__pll__enums.html#ga944fb2dbdd2d6d490b4df48afb20985a">cy_en_sysclk_pll_bypass_t</a>, the backward compatibility of the <a class="el" href="group__group__sysclk__clk__hf__funcs.html#ga55b20a2add73fd288bb8b64b6eae8331">Cy_SysClk_ClkHfSetSource</a> and <a class="el" href="group__group__sysclk__pll__funcs.html#ga0606938498facb002409c69b60ac2317">Cy_SysClk_PllBypass</a> functions is preserved, however the deprecated interface items are strongly not recommended for new designs </td><td>Clock switching management bugs fixes  </td></tr>
<tr>
<td>The <a class="el" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a> is changed do that the PLL output frequency could never overcome 48MHz </td><td>Documentation improvements, bug fixes  </td></tr>
<tr>
<td>Updated the <a class="el" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency()</a> function - now it returns a more precise result </td><td>Usability improvement  </td></tr>
<tr>
<td>Updated the <a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource()</a> and <a class="el" href="group__group__sysclk__clk__pump__funcs.html#ga899f54af16d24fc645a1ffeda0d8b6fb">Cy_SysClk_ClkPumpSetSource</a> functions - now they check the source validness even it is already connected </td><td>Usability improvement  </td></tr>
<tr>
<td>Updated the <a class="el" href="group__group__sysclk__pll__funcs.html#ga0255e5827933a01386e969e3be0f03bd">Cy_SysClk_PllDisable()</a> function </td><td>Code optimization  </td></tr>
<tr>
<td>Updated the <a class="el" href="group__group__sysclk__wco__funcs.html#ga55c680002d6169929659f3a13c538f1a">Cy_SysClk_WcoEnable()</a> function - now the WCO startup delay recommended by the TRM is supported </td><td>Performance improvement  </td></tr>
<tr>
<td>The external PLL reference clock (EXTREF) frequency maximum is reduced to 48MHz </td><td>Bug fix  </td></tr>
<tr>
<td>The external clock input (EXTCLK) frequency minimum is reduced to 0MHz </td><td>Bug fix  </td></tr>
<tr>
<td>The external crystal oscillator (ECO) frequency maximum is reduced to 33.33MHz </td><td>Bug fix  </td></tr>
<tr>
<td>Updated the WCO documentation, especially the Bypass feature, see <a class="el" href="group__group__sysclk__wco.html#group_sysclk_WCO_bypass_mode">Bypass mode</a> </td><td>Documentation improvement  </td></tr>
<tr>
<td>Minor documentation updates </td><td>Documentation enhancement  </td></tr>
<tr>
<td>1.20 </td><td>Fixed the <a class="el" href="group__group__sysclk__imo__funcs.html#ga7d2be0cd7cb4d706bd0dedaa99e647ec">Cy_SysClk_ImoLock</a> function to properly lock IMO. </td><td>Defect fix.  </td></tr>
<tr>
<td rowspan="2">1.10 </td><td>New feature is added: external reference signal for PLL.<br />
 New items: <a class="el" href="group__group__sysclk__pll__enums.html#ggabe786e77ddd64a3629a71ade1683f0d1a3a92b61c8278502e667c6feabd432fd8">CY_SYSCLK_PLL_SRC_EXTREF</a>, <a class="el" href="group__group__sysclk__ext__ref__funcs.html#ga32761fd7bee203f267173a48e5ecc828">Cy_SysClk_ExtRefSetFrequency</a> and <a class="el" href="group__group__sysclk__ext__ref__funcs.html#gaede943cd943e907379013866bd173f2e">Cy_SysClk_ExtRefGetFrequency</a><br />
 Updated functions: <a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a> and <a class="el" href="group__group__sysclk__pll__funcs.html#gaa6c49eaf65abda2e653538e2242ff529">Cy_SysClk_PllGetFrequency</a>. </td><td>Added support of PSoC 4500S device EXCO block.  </td></tr>
<tr>
<td>The implementation of <a class="el" href="group__group__sysclk__ext__clk__funcs.html#gad4b77c61d47878007b5c50e3baf13e51">Cy_SysClk_ExtClkSetFrequency</a>, <a class="el" href="group__group__sysclk__ilo__funcs.html#ga17cc56e4b20c8a43076b3a544affb6a4">Cy_SysClk_IloCompensate</a>, <a class="el" href="group__group__sysclk__eco__funcs.html#ga98d131a40b66646c6fa4c1c18d0720a9">Cy_SysClk_EcoConfigure</a>, <a class="el" href="group__group__sysclk__pll__funcs.html#gac1e9b87cbc94efa1b1cb9693ca181c2b">Cy_SysClk_PllSetSource</a>, <a class="el" href="group__group__sysclk__pll__funcs.html#ga1977baa6d9c6d723089be8621d6411b4">Cy_SysClk_PllConfigure</a>, <a class="el" href="group__group__sysclk__clk__hf__funcs.html#ga55b20a2add73fd288bb8b64b6eae8331">Cy_SysClk_ClkHfSetSource</a>, <a class="el" href="group__group__sysclk__clk__hf__funcs.html#ga7c420ee0ea20656a701c9ef5914c04dd">Cy_SysClk_ClkHfGetSource</a> and <a class="el" href="group__group__sysclk__clk__hf__funcs.html#gac8f410d1745006bb7bb77964ae28a490">Cy_SysClk_ClkHfGetFrequency</a> functions is updated. </td><td>Bug fixing and code optimization.  </td></tr>
<tr>
<td>1.0 </td><td>Initial version </td><td></td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
API Reference</h2></td></tr>
<tr class="memitem:group__group__sysclk__macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__macros.html">Macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__enums"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__enums.html">General Enumerated Types</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__imo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__imo.html">Internal Main Oscillator (IMO)</a></td></tr>
<tr class="memdesc:group__group__sysclk__imo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Internal Main Oscillator (IMO) is a primary clock source for the CPU core and most of the peripherals. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__ext__clk"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__ext__clk.html">External Clock Source (EXTCLK)</a></td></tr>
<tr class="memdesc:group__group__sysclk__ext__clk"><td class="mdescLeft">&#160;</td><td class="mdescRight">The External Clock Source (EXTCLK) is a clock source routed into PSoC through a GPIO pin. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__ext__ref"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__ext__ref.html">External PLL Reference Clock Source (EXTREF)</a></td></tr>
<tr class="memdesc:group__group__sysclk__ext__ref"><td class="mdescLeft">&#160;</td><td class="mdescRight">The External PLL Reference Clock Source (EXTREF) is a clock source routed into PSoC through a GPIO pin. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__eco"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__eco.html">External Crystal Oscillator (ECO)</a></td></tr>
<tr class="memdesc:group__group__sysclk__eco"><td class="mdescLeft">&#160;</td><td class="mdescRight">The External Crystal Oscillator (ECO) is a clock source that consists of an oscillator circuit that drives an external crystal through its dedicated ECO pins. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__pll"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a></td></tr>
<tr class="memdesc:group__group__sysclk__pll"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PLL is a clock generation circuit that can be used to produce a higher frequency clock from a reference clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__ilo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__ilo.html">Internal Low-Speed Oscillator (ILO)</a></td></tr>
<tr class="memdesc:group__group__sysclk__ilo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ILO operates with no external components and outputs a clock signal at roughly 40 kHz. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__wco"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__wco.html">Watch Crystal Oscillator (WCO)</a></td></tr>
<tr class="memdesc:group__group__sysclk__wco"><td class="mdescLeft">&#160;</td><td class="mdescRight">The WCO is a highly accurate 32.768 kHz clock source capable of operating in all power modes. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__clk__hf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__clk__hf.html">High-Frequency Clock</a></td></tr>
<tr class="memdesc:group__group__sysclk__clk__hf"><td class="mdescLeft">&#160;</td><td class="mdescRight">The high frequency clock HFCLK is a source for the system clock for CPU and the peripheral clock dividers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__clk__peripheral"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__clk__peripheral.html">Peripherals Clock Dividers</a></td></tr>
<tr class="memdesc:group__group__sysclk__clk__peripheral"><td class="mdescLeft">&#160;</td><td class="mdescRight">There are multiple peripheral clock dividers that, in effect, create multiple separate peripheral clocks: <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__clk__sys"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__clk__sys.html">System Clock</a></td></tr>
<tr class="memdesc:group__group__sysclk__clk__sys"><td class="mdescLeft">&#160;</td><td class="mdescRight">The system clock is the source clock for CPU core (Cortex-M0+ in PSoC 4). <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__clk__pump"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__clk__pump.html">Pump Clock</a></td></tr>
<tr class="memdesc:group__group__sysclk__clk__pump"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pump clock is a clock source used to provide analog precision in low voltage applications. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__csv"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__csv.html">Clock Supervision Block (CSV)</a></td></tr>
<tr class="memdesc:group__group__sysclk__csv"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock supervision block uses a reference clock (IMO clock) to check that a monitored clock (clk_exco) is within an allowed frequency window. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__pgm__dly"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pgm__dly.html">Programmable Delay Block (PGM_DELAY)</a></td></tr>
<tr class="memdesc:group__group__sysclk__pgm__dly"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PGM_DELAY block is a 16-bit down counter clocked by IMO clock and being triggered by the CSV. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__int"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__int.html">Interrupts</a></td></tr>
<tr class="memdesc:group__group__sysclk__int"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to manage a few interrupt sources within the EXCO block. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__group__sysclk__pm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pm.html">Low Power Callback</a></td></tr>
<tr class="memdesc:group__group__sysclk__pm"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entering and exiting low power modes require compatible clock configurations to be set before entering low power and restored upon wakeup and exit. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
