

================================================================
== Synthesis Summary Report of 'exchangeFivetuple'
================================================================
+ General Information: 
    * Date:           Mon Jun 26 23:22:29 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        exchangeFivetuple
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |       Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ exchangeFivetuple  |     -|  2.92|        -|       -|         -|        -|     -|        no|     -|   -|  4 (~0%)|  49 (~0%)|    -|
    | o VITIS_LOOP_7_1    |     -|  2.92|        -|       -|         2|        1|     -|       yes|     -|   -|        -|         -|    -|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------------+---------------+-------+--------+--------+
| Interface       | Register Mode | TDATA | TREADY | TVALID |
+-----------------+---------------+-------+--------+--------+
| user_extern_in  | both          | 128   | 1      | 1      |
| user_extern_out | both          | 128   | 1      | 1      |
+-----------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+---------------------------+
| Argument        | Direction | Datatype                  |
+-----------------+-----------+---------------------------+
| user_extern_in  | in        | stream<five_tuples_t, 0>& |
| user_extern_out | out       | stream<five_tuples_t, 0>& |
+-----------------+-----------+---------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+
| Argument        | HW Interface    | HW Type   |
+-----------------+-----------------+-----------+
| user_extern_in  | user_extern_in  | interface |
| user_extern_out | user_extern_out | interface |
+-----------------+-----------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+---------------------------------------------------------------------------------+
| Type      | Options                        | Location                                                                        |
+-----------+--------------------------------+---------------------------------------------------------------------------------+
| interface | mode=axis port=user_extern_in  | exchangeFivetuple/exchangeFivetuple.cpp:5 in exchangefivetuple, user_extern_in  |
| interface | mode=axis port=user_extern_out | exchangeFivetuple/exchangeFivetuple.cpp:6 in exchangefivetuple, user_extern_out |
| pipeline  | II=1                           | exchangeFivetuple/exchangeFivetuple.cpp:8 in exchangefivetuple                  |
+-----------+--------------------------------+---------------------------------------------------------------------------------+


