Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May 20 03:46:30 2024
| Host         : CSE-P07-2168-83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fsm_final_timing_summary_routed.rpt -pb fsm_final_timing_summary_routed.pb -rpx fsm_final_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   146         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (146)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line147/divide/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line147/dp/one_hz/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: nolabel_line147/hours_and_mins/clock_1hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  378          inf        0.000                      0                  378           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 4.331ns (44.772%)  route 5.343ns (55.228%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           2.703     3.159    state[1]
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.152     3.311 r  LD15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.640     5.951    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723     9.674 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000     9.674    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.334ns (46.676%)  route 4.951ns (53.324%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           2.716     3.172    state[2]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.152     3.324 r  LD12_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.236     5.559    LD12_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.726     9.285 r  LD12_OBUF_inst/O
                         net (fo=0)                   0.000     9.285    LD12
    P3                                                                r  LD12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 4.087ns (45.800%)  route 4.837ns (54.200%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           2.703     3.159    state[1]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124     3.283 r  LD13_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.134     5.417    LD13_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.924 r  LD13_OBUF_inst/O
                         net (fo=0)                   0.000     8.924    LD13
    N3                                                                r  LD13 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/hours1_m/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.585ns (18.041%)  route 7.202ns (81.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.910     8.787    nolabel_line147/hours_and_mins/hours1_m/AR[0]
    SLICE_X64Y22         FDCE                                         f  nolabel_line147/hours_and_mins/hours1_m/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/hours1_m/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.585ns (18.041%)  route 7.202ns (81.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.910     8.787    nolabel_line147/hours_and_mins/hours1_m/AR[0]
    SLICE_X64Y22         FDCE                                         f  nolabel_line147/hours_and_mins/hours1_m/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/hours1_m/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.585ns (18.041%)  route 7.202ns (81.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.910     8.787    nolabel_line147/hours_and_mins/hours1_m/AR[0]
    SLICE_X64Y22         FDCE                                         f  nolabel_line147/hours_and_mins/hours1_m/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/hours2_m/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.585ns (18.041%)  route 7.202ns (81.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.910     8.787    nolabel_line147/hours_and_mins/hours2_m/AR[0]
    SLICE_X65Y22         FDCE                                         f  nolabel_line147/hours_and_mins/hours2_m/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/hours2_m/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 1.585ns (18.041%)  route 7.202ns (81.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.910     8.787    nolabel_line147/hours_and_mins/hours2_m/AR[0]
    SLICE_X65Y22         FDCE                                         f  nolabel_line147/hours_and_mins/hours2_m/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/sec1_m/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 1.585ns (18.327%)  route 7.065ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.773     8.650    nolabel_line147/hours_and_mins/sec1_m/AR[0]
    SLICE_X60Y21         FDCE                                         f  nolabel_line147/hours_and_mins/sec1_m/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line147/hours_and_mins/sec1_m/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 1.585ns (18.327%)  route 7.065ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=123, routed)         6.292     7.754    nolabel_line147/hours_and_mins/sec1_m/reset_IBUF
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  nolabel_line147/hours_and_mins/sec1_m/count[3]_i_2/O
                         net (fo=20, routed)          0.773     8.650    nolabel_line147/hours_and_mins/sec1_m/AR[0]
    SLICE_X60Y21         FDCE                                         f  nolabel_line147/hours_and_mins/sec1_m/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/sync/f1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            l/sync/f2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE                         0.000     0.000 r  l/sync/f1/q_reg/C
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  l/sync/f1/q_reg/Q
                         net (fo=1, routed)           0.116     0.280    l/sync/f2/q_reg_0
    SLICE_X31Y17         FDRE                                         r  l/sync/f2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/sync/f1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/sync/f2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE                         0.000     0.000 r  r/sync/f1/q_reg/C
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/sync/f1/q_reg/Q
                         net (fo=1, routed)           0.116     0.280    r/sync/f2/q_reg_0
    SLICE_X30Y17         FDRE                                         r  r/sync/f2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/db/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c/db/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDCE                         0.000     0.000 r  c/db/q2_reg/C
    SLICE_X28Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c/db/q2_reg/Q
                         net (fo=2, routed)           0.186     0.327    c/db/q2
    SLICE_X28Y17         FDCE                                         r  c/db/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.158     0.299    l/red/state[2]
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  l/red/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    l_n_0
    SLICE_X48Y19         FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/db/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/db/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.322%)  route 0.209ns (59.678%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE                         0.000     0.000 r  l/db/q2_reg/C
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l/db/q2_reg/Q
                         net (fo=2, routed)           0.209     0.350    l/db/q2
    SLICE_X29Y17         FDCE                                         r  l/db/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line147/hours_and_mins/sec2_m/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    nolabel_line147/hours_and_mins/sec2_m/count_reg_n_0_[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.042     0.350 r  nolabel_line147/hours_and_mins/sec2_m/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line147/hours_and_mins/sec2_m/count[2]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  nolabel_line147/hours_and_mins/sec2_m/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/db/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r/db/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.069%)  route 0.211ns (59.931%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE                         0.000     0.000 r  r/db/q2_reg/C
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r/db/q2_reg/Q
                         net (fo=2, routed)           0.211     0.352    r/db/q2
    SLICE_X29Y17         FDCE                                         r  r/db/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    nolabel_line147/hours_and_mins/sec2_m/count_reg_n_0_[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  nolabel_line147/hours_and_mins/sec2_m/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    nolabel_line147/hours_and_mins/sec2_m/count[1]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  nolabel_line147/hours_and_mins/sec2_m/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    nolabel_line147/hours_and_mins/hours1_m/hours[0]
    SLICE_X63Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line147/hours_and_mins/hours1_m/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line147/hours_and_mins/hours1_m/count[0]_i_1_n_0
    SLICE_X63Y21         FDCE                                         r  nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line147/hours_and_mins/hours1_m/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.395%)  route 0.169ns (47.605%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line147/hours_and_mins/hours1_m/count_reg[0]/Q
                         net (fo=7, routed)           0.169     0.310    nolabel_line147/hours_and_mins/hours1_m/hours[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.355 r  nolabel_line147/hours_and_mins/hours1_m/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.355    nolabel_line147/hours_and_mins/hours1_m/count[1]_i_1__2_n_0
    SLICE_X64Y22         FDCE                                         r  nolabel_line147/hours_and_mins/hours1_m/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





