#    Time: 15334805 ps  Iteration: 1  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_0/top_half_4__wire_pipeline/wire_tree_level_2__i_data_latch_reg_78_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17631754 ps, negedge D:17631762 ps, 14 ps );
#    Time: 17631762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17631754 ps, negedge D:17631762 ps, 14 ps );
#    Time: 17631762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17631760 ps, negedge D:17631773 ps, 14 ps );
#    Time: 17631773 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_74_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17631760 ps, negedge D:17631773 ps, 14 ps );
#    Time: 17631773 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_106_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632796 ps, negedge D:17632802 ps, 12 ps );
#    Time: 17632802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632796 ps, negedge D:17632802 ps, 12 ps );
#    Time: 17632802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632797 ps, negedge D:17632805 ps, 11 ps );
#    Time: 17632805 ps  Iteration: 1  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_141_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632797 ps, negedge D:17632805 ps, 11 ps );
#    Time: 17632805 ps  Iteration: 1  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_173_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632799 ps, negedge D:17632809 ps, 12 ps );
#    Time: 17632809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_167_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:17632799 ps, negedge D:17632809 ps, 12 ps );
#    Time: 17632809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_135_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19448746 ps, negedge D:19448759 ps, 14 ps );
#    Time: 19448759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19448746 ps, negedge D:19448759 ps, 14 ps );
#    Time: 19448759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19464746 ps, negedge D:19464759 ps, 14 ps );
#    Time: 19464759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19464746 ps, negedge D:19464759 ps, 14 ps );
#    Time: 19464759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19480746 ps, negedge D:19480759 ps, 14 ps );
#    Time: 19480759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19480746 ps, negedge D:19480759 ps, 14 ps );
#    Time: 19480759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19496746 ps, negedge D:19496759 ps, 14 ps );
#    Time: 19496759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19496746 ps, negedge D:19496759 ps, 14 ps );
#    Time: 19496759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19512746 ps, negedge D:19512759 ps, 14 ps );
#    Time: 19512759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19512746 ps, negedge D:19512759 ps, 14 ps );
#    Time: 19512759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19528746 ps, negedge D:19528759 ps, 14 ps );
#    Time: 19528759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19528746 ps, negedge D:19528759 ps, 14 ps );
#    Time: 19528759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19544746 ps, negedge D:19544759 ps, 14 ps );
#    Time: 19544759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19544746 ps, negedge D:19544759 ps, 14 ps );
#    Time: 19544759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19560746 ps, negedge D:19560759 ps, 14 ps );
#    Time: 19560759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19560746 ps, negedge D:19560759 ps, 14 ps );
#    Time: 19560759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19576746 ps, negedge D:19576759 ps, 14 ps );
#    Time: 19576759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19576746 ps, negedge D:19576759 ps, 14 ps );
#    Time: 19576759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19592746 ps, negedge D:19592759 ps, 14 ps );
#    Time: 19592759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19592746 ps, negedge D:19592759 ps, 14 ps );
#    Time: 19592759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19608746 ps, negedge D:19608759 ps, 14 ps );
#    Time: 19608759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19608746 ps, negedge D:19608759 ps, 14 ps );
#    Time: 19608759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19624746 ps, negedge D:19624759 ps, 14 ps );
#    Time: 19624759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19624746 ps, negedge D:19624759 ps, 14 ps );
#    Time: 19624759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19640746 ps, negedge D:19640759 ps, 14 ps );
#    Time: 19640759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19640746 ps, negedge D:19640759 ps, 14 ps );
#    Time: 19640759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19656746 ps, negedge D:19656759 ps, 14 ps );
#    Time: 19656759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19656746 ps, negedge D:19656759 ps, 14 ps );
#    Time: 19656759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19672746 ps, negedge D:19672759 ps, 14 ps );
#    Time: 19672759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19672746 ps, negedge D:19672759 ps, 14 ps );
#    Time: 19672759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19688746 ps, negedge D:19688759 ps, 14 ps );
#    Time: 19688759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19688746 ps, negedge D:19688759 ps, 14 ps );
#    Time: 19688759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19704746 ps, negedge D:19704759 ps, 14 ps );
#    Time: 19704759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19704746 ps, negedge D:19704759 ps, 14 ps );
#    Time: 19704759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19720746 ps, negedge D:19720759 ps, 14 ps );
#    Time: 19720759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19720746 ps, negedge D:19720759 ps, 14 ps );
#    Time: 19720759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19736746 ps, negedge D:19736759 ps, 14 ps );
#    Time: 19736759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19736746 ps, negedge D:19736759 ps, 14 ps );
#    Time: 19736759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19752746 ps, negedge D:19752759 ps, 14 ps );
#    Time: 19752759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19752746 ps, negedge D:19752759 ps, 14 ps );
#    Time: 19752759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19768746 ps, negedge D:19768759 ps, 14 ps );
#    Time: 19768759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19768746 ps, negedge D:19768759 ps, 14 ps );
#    Time: 19768759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19784746 ps, negedge D:19784759 ps, 14 ps );
#    Time: 19784759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19784746 ps, negedge D:19784759 ps, 14 ps );
#    Time: 19784759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19800746 ps, negedge D:19800759 ps, 14 ps );
#    Time: 19800759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19800746 ps, negedge D:19800759 ps, 14 ps );
#    Time: 19800759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19816746 ps, negedge D:19816759 ps, 14 ps );
#    Time: 19816759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19816746 ps, negedge D:19816759 ps, 14 ps );
#    Time: 19816759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19832746 ps, negedge D:19832759 ps, 14 ps );
#    Time: 19832759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19832746 ps, negedge D:19832759 ps, 14 ps );
#    Time: 19832759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19848746 ps, negedge D:19848759 ps, 14 ps );
#    Time: 19848759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19848746 ps, negedge D:19848759 ps, 14 ps );
#    Time: 19848759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19864746 ps, negedge D:19864759 ps, 14 ps );
#    Time: 19864759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19864746 ps, negedge D:19864759 ps, 14 ps );
#    Time: 19864759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19880746 ps, negedge D:19880759 ps, 14 ps );
#    Time: 19880759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19880746 ps, negedge D:19880759 ps, 14 ps );
#    Time: 19880759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19896746 ps, negedge D:19896759 ps, 14 ps );
#    Time: 19896759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19896746 ps, negedge D:19896759 ps, 14 ps );
#    Time: 19896759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19912746 ps, negedge D:19912759 ps, 14 ps );
#    Time: 19912759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19912746 ps, negedge D:19912759 ps, 14 ps );
#    Time: 19912759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19928746 ps, negedge D:19928759 ps, 14 ps );
#    Time: 19928759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19928746 ps, negedge D:19928759 ps, 14 ps );
#    Time: 19928759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19944746 ps, negedge D:19944759 ps, 14 ps );
#    Time: 19944759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19944746 ps, negedge D:19944759 ps, 14 ps );
#    Time: 19944759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19960746 ps, negedge D:19960759 ps, 14 ps );
#    Time: 19960759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19960746 ps, negedge D:19960759 ps, 14 ps );
#    Time: 19960759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19976746 ps, negedge D:19976759 ps, 14 ps );
#    Time: 19976759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19976746 ps, negedge D:19976759 ps, 14 ps );
#    Time: 19976759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19992746 ps, negedge D:19992759 ps, 14 ps );
#    Time: 19992759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:19992746 ps, negedge D:19992759 ps, 14 ps );
#    Time: 19992759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20008746 ps, negedge D:20008759 ps, 14 ps );
#    Time: 20008759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20008746 ps, negedge D:20008759 ps, 14 ps );
#    Time: 20008759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20024746 ps, negedge D:20024759 ps, 14 ps );
#    Time: 20024759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20024746 ps, negedge D:20024759 ps, 14 ps );
#    Time: 20024759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20040746 ps, negedge D:20040759 ps, 14 ps );
#    Time: 20040759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20040746 ps, negedge D:20040759 ps, 14 ps );
#    Time: 20040759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20056746 ps, negedge D:20056759 ps, 14 ps );
#    Time: 20056759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20056746 ps, negedge D:20056759 ps, 14 ps );
#    Time: 20056759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20072746 ps, negedge D:20072759 ps, 14 ps );
#    Time: 20072759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20072746 ps, negedge D:20072759 ps, 14 ps );
#    Time: 20072759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20088746 ps, negedge D:20088759 ps, 14 ps );
#    Time: 20088759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20088746 ps, negedge D:20088759 ps, 14 ps );
#    Time: 20088759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20104746 ps, negedge D:20104759 ps, 14 ps );
#    Time: 20104759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20104746 ps, negedge D:20104759 ps, 14 ps );
#    Time: 20104759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20120746 ps, negedge D:20120759 ps, 14 ps );
#    Time: 20120759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20120746 ps, negedge D:20120759 ps, 14 ps );
#    Time: 20120759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20136746 ps, negedge D:20136759 ps, 14 ps );
#    Time: 20136759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20136746 ps, negedge D:20136759 ps, 14 ps );
#    Time: 20136759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20152746 ps, negedge D:20152759 ps, 14 ps );
#    Time: 20152759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20152746 ps, negedge D:20152759 ps, 14 ps );
#    Time: 20152759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20168746 ps, negedge D:20168759 ps, 14 ps );
#    Time: 20168759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20168746 ps, negedge D:20168759 ps, 14 ps );
#    Time: 20168759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20184746 ps, negedge D:20184759 ps, 14 ps );
#    Time: 20184759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20184746 ps, negedge D:20184759 ps, 14 ps );
#    Time: 20184759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20200746 ps, negedge D:20200759 ps, 14 ps );
#    Time: 20200759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20200746 ps, negedge D:20200759 ps, 14 ps );
#    Time: 20200759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20216746 ps, negedge D:20216759 ps, 14 ps );
#    Time: 20216759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20216746 ps, negedge D:20216759 ps, 14 ps );
#    Time: 20216759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20232746 ps, negedge D:20232759 ps, 14 ps );
#    Time: 20232759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20232746 ps, negedge D:20232759 ps, 14 ps );
#    Time: 20232759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20248746 ps, negedge D:20248759 ps, 14 ps );
#    Time: 20248759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20248746 ps, negedge D:20248759 ps, 14 ps );
#    Time: 20248759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20264746 ps, negedge D:20264759 ps, 14 ps );
#    Time: 20264759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20264746 ps, negedge D:20264759 ps, 14 ps );
#    Time: 20264759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20280746 ps, negedge D:20280759 ps, 14 ps );
#    Time: 20280759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20280746 ps, negedge D:20280759 ps, 14 ps );
#    Time: 20280759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20296746 ps, negedge D:20296759 ps, 14 ps );
#    Time: 20296759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20296746 ps, negedge D:20296759 ps, 14 ps );
#    Time: 20296759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20312746 ps, negedge D:20312759 ps, 14 ps );
#    Time: 20312759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20312746 ps, negedge D:20312759 ps, 14 ps );
#    Time: 20312759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20328746 ps, negedge D:20328759 ps, 14 ps );
#    Time: 20328759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20328746 ps, negedge D:20328759 ps, 14 ps );
#    Time: 20328759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20344746 ps, negedge D:20344759 ps, 14 ps );
#    Time: 20344759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20344746 ps, negedge D:20344759 ps, 14 ps );
#    Time: 20344759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20360746 ps, negedge D:20360759 ps, 14 ps );
#    Time: 20360759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20360746 ps, negedge D:20360759 ps, 14 ps );
#    Time: 20360759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20376746 ps, negedge D:20376759 ps, 14 ps );
#    Time: 20376759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20376746 ps, negedge D:20376759 ps, 14 ps );
#    Time: 20376759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20392746 ps, negedge D:20392759 ps, 14 ps );
#    Time: 20392759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20392746 ps, negedge D:20392759 ps, 14 ps );
#    Time: 20392759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20408746 ps, negedge D:20408759 ps, 14 ps );
#    Time: 20408759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20408746 ps, negedge D:20408759 ps, 14 ps );
#    Time: 20408759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20424746 ps, negedge D:20424759 ps, 14 ps );
#    Time: 20424759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20424746 ps, negedge D:20424759 ps, 14 ps );
#    Time: 20424759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20440746 ps, negedge D:20440759 ps, 14 ps );
#    Time: 20440759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20440746 ps, negedge D:20440759 ps, 14 ps );
#    Time: 20440759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20455746 ps, negedge D:20455759 ps, 14 ps );
#    Time: 20455759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:20455746 ps, negedge D:20455759 ps, 14 ps );
#    Time: 20455759 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_0__wire_pipeline/o_data_bus_reg_reg_35_




# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21496745 ps, negedge D:21496758 ps, 14 ps );
#    Time: 21496758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21512745 ps, negedge D:21512758 ps, 14 ps );
#    Time: 21512758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21528745 ps, negedge D:21528758 ps, 14 ps );
#    Time: 21528758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21544745 ps, negedge D:21544758 ps, 14 ps );
#    Time: 21544758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21560745 ps, negedge D:21560758 ps, 14 ps );
#    Time: 21560758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21576745 ps, negedge D:21576758 ps, 14 ps );
#    Time: 21576758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21592745 ps, negedge D:21592758 ps, 14 ps );
#    Time: 21592758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21608745 ps, negedge D:21608758 ps, 14 ps );
#    Time: 21608758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21624745 ps, negedge D:21624758 ps, 14 ps );
#    Time: 21624758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21640745 ps, negedge D:21640758 ps, 14 ps );
#    Time: 21640758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21656745 ps, negedge D:21656758 ps, 14 ps );
#    Time: 21656758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21672745 ps, negedge D:21672758 ps, 14 ps );
#    Time: 21672758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21688745 ps, negedge D:21688758 ps, 14 ps );
#    Time: 21688758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21704745 ps, negedge D:21704758 ps, 14 ps );
#    Time: 21704758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21720745 ps, negedge D:21720758 ps, 14 ps );
#    Time: 21720758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21736745 ps, negedge D:21736758 ps, 14 ps );
#    Time: 21736758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21752745 ps, negedge D:21752758 ps, 14 ps );
#    Time: 21752758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21768745 ps, negedge D:21768758 ps, 14 ps );
#    Time: 21768758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21784745 ps, negedge D:21784758 ps, 14 ps );
#    Time: 21784758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21800745 ps, negedge D:21800758 ps, 14 ps );
#    Time: 21800758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21816745 ps, negedge D:21816758 ps, 14 ps );
#    Time: 21816758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21832745 ps, negedge D:21832758 ps, 14 ps );
#    Time: 21832758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21848745 ps, negedge D:21848758 ps, 14 ps );
#    Time: 21848758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21864745 ps, negedge D:21864758 ps, 14 ps );
#    Time: 21864758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21880745 ps, negedge D:21880758 ps, 14 ps );
#    Time: 21880758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21896745 ps, negedge D:21896758 ps, 14 ps );
#    Time: 21896758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21912745 ps, negedge D:21912758 ps, 14 ps );
#    Time: 21912758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21928745 ps, negedge D:21928758 ps, 14 ps );
#    Time: 21928758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21944745 ps, negedge D:21944758 ps, 14 ps );
#    Time: 21944758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21960745 ps, negedge D:21960758 ps, 14 ps );
#    Time: 21960758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21976745 ps, negedge D:21976758 ps, 14 ps );
#    Time: 21976758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:21992745 ps, negedge D:21992758 ps, 14 ps );
#    Time: 21992758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22008745 ps, negedge D:22008758 ps, 14 ps );
#    Time: 22008758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22024745 ps, negedge D:22024758 ps, 14 ps );
#    Time: 22024758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22040745 ps, negedge D:22040758 ps, 14 ps );
#    Time: 22040758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22056745 ps, negedge D:22056758 ps, 14 ps );
#    Time: 22056758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22072745 ps, negedge D:22072758 ps, 14 ps );
#    Time: 22072758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22088745 ps, negedge D:22088758 ps, 14 ps );
#    Time: 22088758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22104745 ps, negedge D:22104758 ps, 14 ps );
#    Time: 22104758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22120745 ps, negedge D:22120758 ps, 14 ps );
#    Time: 22120758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22136745 ps, negedge D:22136758 ps, 14 ps );
#    Time: 22136758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22152745 ps, negedge D:22152758 ps, 14 ps );
#    Time: 22152758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22168745 ps, negedge D:22168758 ps, 14 ps );
#    Time: 22168758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22184745 ps, negedge D:22184758 ps, 14 ps );
#    Time: 22184758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22200745 ps, negedge D:22200758 ps, 14 ps );
#    Time: 22200758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22216745 ps, negedge D:22216758 ps, 14 ps );
#    Time: 22216758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22232745 ps, negedge D:22232758 ps, 14 ps );
#    Time: 22232758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22248745 ps, negedge D:22248758 ps, 14 ps );
#    Time: 22248758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22264745 ps, negedge D:22264758 ps, 14 ps );
#    Time: 22264758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22280745 ps, negedge D:22280758 ps, 14 ps );
#    Time: 22280758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22296745 ps, negedge D:22296758 ps, 14 ps );
#    Time: 22296758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22312745 ps, negedge D:22312758 ps, 14 ps );
#    Time: 22312758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22328745 ps, negedge D:22328758 ps, 14 ps );
#    Time: 22328758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22344745 ps, negedge D:22344758 ps, 14 ps );
#    Time: 22344758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22360745 ps, negedge D:22360758 ps, 14 ps );
#    Time: 22360758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22376745 ps, negedge D:22376758 ps, 14 ps );
#    Time: 22376758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22392745 ps, negedge D:22392758 ps, 14 ps );
#    Time: 22392758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22408745 ps, negedge D:22408758 ps, 14 ps );
#    Time: 22408758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22424745 ps, negedge D:22424758 ps, 14 ps );
#    Time: 22424758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22440745 ps, negedge D:22440758 ps, 14 ps );
#    Time: 22440758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22456745 ps, negedge D:22456758 ps, 14 ps );
#    Time: 22456758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22472745 ps, negedge D:22472758 ps, 14 ps );
#    Time: 22472758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22488745 ps, negedge D:22488758 ps, 14 ps );
#    Time: 22488758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:22501745 ps, negedge D:22501758 ps, 14 ps );
#    Time: 22501758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_2__wire_pipeline/o_data_bus_reg_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23544745 ps, negedge D:23544758 ps, 14 ps );
#    Time: 23544758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23544745 ps, negedge D:23544758 ps, 14 ps );
#    Time: 23544758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23560745 ps, negedge D:23560758 ps, 14 ps );
#    Time: 23560758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23560745 ps, negedge D:23560758 ps, 14 ps );
#    Time: 23560758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23576745 ps, negedge D:23576758 ps, 14 ps );
#    Time: 23576758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23576745 ps, negedge D:23576758 ps, 14 ps );
#    Time: 23576758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23592745 ps, negedge D:23592758 ps, 14 ps );
#    Time: 23592758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23592745 ps, negedge D:23592758 ps, 14 ps );
#    Time: 23592758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23608745 ps, negedge D:23608758 ps, 14 ps );
#    Time: 23608758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23608745 ps, negedge D:23608758 ps, 14 ps );
#    Time: 23608758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23624745 ps, negedge D:23624758 ps, 14 ps );
#    Time: 23624758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23624745 ps, negedge D:23624758 ps, 14 ps );
#    Time: 23624758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23640745 ps, negedge D:23640758 ps, 14 ps );
#    Time: 23640758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23640745 ps, negedge D:23640758 ps, 14 ps );
#    Time: 23640758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23656745 ps, negedge D:23656758 ps, 14 ps );
#    Time: 23656758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23656745 ps, negedge D:23656758 ps, 14 ps );
#    Time: 23656758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23672745 ps, negedge D:23672758 ps, 14 ps );
#    Time: 23672758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23672745 ps, negedge D:23672758 ps, 14 ps );
#    Time: 23672758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23688745 ps, negedge D:23688758 ps, 14 ps );
#    Time: 23688758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23688745 ps, negedge D:23688758 ps, 14 ps );
#    Time: 23688758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23704745 ps, negedge D:23704758 ps, 14 ps );
#    Time: 23704758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23704745 ps, negedge D:23704758 ps, 14 ps );
#    Time: 23704758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23720745 ps, negedge D:23720758 ps, 14 ps );
#    Time: 23720758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23720745 ps, negedge D:23720758 ps, 14 ps );
#    Time: 23720758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23736745 ps, negedge D:23736758 ps, 14 ps );
#    Time: 23736758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23736745 ps, negedge D:23736758 ps, 14 ps );
#    Time: 23736758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23752745 ps, negedge D:23752758 ps, 14 ps );
#    Time: 23752758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23752745 ps, negedge D:23752758 ps, 14 ps );
#    Time: 23752758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23768745 ps, negedge D:23768758 ps, 14 ps );
#    Time: 23768758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23768745 ps, negedge D:23768758 ps, 14 ps );
#    Time: 23768758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23784745 ps, negedge D:23784758 ps, 14 ps );
#    Time: 23784758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23784745 ps, negedge D:23784758 ps, 14 ps );
#    Time: 23784758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23800745 ps, negedge D:23800758 ps, 14 ps );
#    Time: 23800758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23800745 ps, negedge D:23800758 ps, 14 ps );
#    Time: 23800758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23816745 ps, negedge D:23816758 ps, 14 ps );
#    Time: 23816758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23816745 ps, negedge D:23816758 ps, 14 ps );
#    Time: 23816758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23832745 ps, negedge D:23832758 ps, 14 ps );
#    Time: 23832758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23832745 ps, negedge D:23832758 ps, 14 ps );
#    Time: 23832758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23848745 ps, negedge D:23848758 ps, 14 ps );
#    Time: 23848758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23848745 ps, negedge D:23848758 ps, 14 ps );
#    Time: 23848758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23864745 ps, negedge D:23864758 ps, 14 ps );
#    Time: 23864758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23864745 ps, negedge D:23864758 ps, 14 ps );
#    Time: 23864758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23880745 ps, negedge D:23880758 ps, 14 ps );
#    Time: 23880758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23880745 ps, negedge D:23880758 ps, 14 ps );
#    Time: 23880758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23896745 ps, negedge D:23896758 ps, 14 ps );
#    Time: 23896758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23896745 ps, negedge D:23896758 ps, 14 ps );
#    Time: 23896758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23912745 ps, negedge D:23912758 ps, 14 ps );
#    Time: 23912758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23912745 ps, negedge D:23912758 ps, 14 ps );
#    Time: 23912758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23928745 ps, negedge D:23928758 ps, 14 ps );
#    Time: 23928758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23928745 ps, negedge D:23928758 ps, 14 ps );
#    Time: 23928758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23944745 ps, negedge D:23944758 ps, 14 ps );
#    Time: 23944758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23944745 ps, negedge D:23944758 ps, 14 ps );
#    Time: 23944758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23960745 ps, negedge D:23960758 ps, 14 ps );
#    Time: 23960758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23960745 ps, negedge D:23960758 ps, 14 ps );
#    Time: 23960758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23976745 ps, negedge D:23976758 ps, 14 ps );
#    Time: 23976758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23976745 ps, negedge D:23976758 ps, 14 ps );
#    Time: 23976758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23992745 ps, negedge D:23992758 ps, 14 ps );
#    Time: 23992758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:23992745 ps, negedge D:23992758 ps, 14 ps );
#    Time: 23992758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24008745 ps, negedge D:24008758 ps, 14 ps );
#    Time: 24008758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24008745 ps, negedge D:24008758 ps, 14 ps );
#    Time: 24008758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24024745 ps, negedge D:24024758 ps, 14 ps );
#    Time: 24024758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24024745 ps, negedge D:24024758 ps, 14 ps );
#    Time: 24024758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24040745 ps, negedge D:24040758 ps, 14 ps );
#    Time: 24040758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24040745 ps, negedge D:24040758 ps, 14 ps );
#    Time: 24040758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24056745 ps, negedge D:24056758 ps, 14 ps );
#    Time: 24056758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24056745 ps, negedge D:24056758 ps, 14 ps );
#    Time: 24056758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24072745 ps, negedge D:24072758 ps, 14 ps );
#    Time: 24072758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24072745 ps, negedge D:24072758 ps, 14 ps );
#    Time: 24072758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24088745 ps, negedge D:24088758 ps, 14 ps );
#    Time: 24088758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24088745 ps, negedge D:24088758 ps, 14 ps );
#    Time: 24088758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24104745 ps, negedge D:24104758 ps, 14 ps );
#    Time: 24104758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24104745 ps, negedge D:24104758 ps, 14 ps );
#    Time: 24104758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24120745 ps, negedge D:24120758 ps, 14 ps );
#    Time: 24120758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24120745 ps, negedge D:24120758 ps, 14 ps );
#    Time: 24120758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24136745 ps, negedge D:24136758 ps, 14 ps );
#    Time: 24136758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24136745 ps, negedge D:24136758 ps, 14 ps );
#    Time: 24136758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24152745 ps, negedge D:24152758 ps, 14 ps );
#    Time: 24152758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24152745 ps, negedge D:24152758 ps, 14 ps );
#    Time: 24152758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24168745 ps, negedge D:24168758 ps, 14 ps );
#    Time: 24168758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24168745 ps, negedge D:24168758 ps, 14 ps );
#    Time: 24168758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24184745 ps, negedge D:24184758 ps, 14 ps );
#    Time: 24184758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24184745 ps, negedge D:24184758 ps, 14 ps );
#    Time: 24184758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24200745 ps, negedge D:24200758 ps, 14 ps );
#    Time: 24200758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24200745 ps, negedge D:24200758 ps, 14 ps );
#    Time: 24200758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24216745 ps, negedge D:24216758 ps, 14 ps );
#    Time: 24216758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24216745 ps, negedge D:24216758 ps, 14 ps );
#    Time: 24216758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24232745 ps, negedge D:24232758 ps, 14 ps );
#    Time: 24232758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24232745 ps, negedge D:24232758 ps, 14 ps );
#    Time: 24232758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24248745 ps, negedge D:24248758 ps, 14 ps );
#    Time: 24248758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24248745 ps, negedge D:24248758 ps, 14 ps );
#    Time: 24248758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24264745 ps, negedge D:24264758 ps, 14 ps );
#    Time: 24264758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24264745 ps, negedge D:24264758 ps, 14 ps );
#    Time: 24264758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24280745 ps, negedge D:24280758 ps, 14 ps );
#    Time: 24280758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24280745 ps, negedge D:24280758 ps, 14 ps );
#    Time: 24280758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24296745 ps, negedge D:24296758 ps, 14 ps );
#    Time: 24296758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24296745 ps, negedge D:24296758 ps, 14 ps );
#    Time: 24296758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24312745 ps, negedge D:24312758 ps, 14 ps );
#    Time: 24312758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24312745 ps, negedge D:24312758 ps, 14 ps );
#    Time: 24312758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24328745 ps, negedge D:24328758 ps, 14 ps );
#    Time: 24328758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24328745 ps, negedge D:24328758 ps, 14 ps );
#    Time: 24328758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24344745 ps, negedge D:24344758 ps, 14 ps );
#    Time: 24344758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24344745 ps, negedge D:24344758 ps, 14 ps );
#    Time: 24344758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24360745 ps, negedge D:24360758 ps, 14 ps );
#    Time: 24360758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24360745 ps, negedge D:24360758 ps, 14 ps );
#    Time: 24360758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24376745 ps, negedge D:24376758 ps, 14 ps );
#    Time: 24376758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24376745 ps, negedge D:24376758 ps, 14 ps );
#    Time: 24376758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24392745 ps, negedge D:24392758 ps, 14 ps );
#    Time: 24392758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24392745 ps, negedge D:24392758 ps, 14 ps );
#    Time: 24392758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24408745 ps, negedge D:24408758 ps, 14 ps );
#    Time: 24408758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24408745 ps, negedge D:24408758 ps, 14 ps );
#    Time: 24408758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24424745 ps, negedge D:24424758 ps, 14 ps );
#    Time: 24424758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24424745 ps, negedge D:24424758 ps, 14 ps );
#    Time: 24424758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24440745 ps, negedge D:24440758 ps, 14 ps );
#    Time: 24440758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24440745 ps, negedge D:24440758 ps, 14 ps );
#    Time: 24440758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24456745 ps, negedge D:24456758 ps, 14 ps );
#    Time: 24456758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24456745 ps, negedge D:24456758 ps, 14 ps );
#    Time: 24456758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24472745 ps, negedge D:24472758 ps, 14 ps );
#    Time: 24472758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24472745 ps, negedge D:24472758 ps, 14 ps );
#    Time: 24472758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24488745 ps, negedge D:24488758 ps, 14 ps );
#    Time: 24488758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24488745 ps, negedge D:24488758 ps, 14 ps );
#    Time: 24488758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24504745 ps, negedge D:24504758 ps, 14 ps );
#    Time: 24504758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24504745 ps, negedge D:24504758 ps, 14 ps );
#    Time: 24504758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24520745 ps, negedge D:24520758 ps, 14 ps );
#    Time: 24520758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24520745 ps, negedge D:24520758 ps, 14 ps );
#    Time: 24520758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24536745 ps, negedge D:24536758 ps, 14 ps );
#    Time: 24536758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24536745 ps, negedge D:24536758 ps, 14 ps );
#    Time: 24536758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24548745 ps, negedge D:24548758 ps, 14 ps );
#    Time: 24548758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_3_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24548745 ps, negedge D:24548758 ps, 14 ps );
#    Time: 24548758 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_4__wire_pipeline/o_data_bus_reg_reg_35_


# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24648796 ps, negedge D:24648806 ps, 13 ps );
#    Time: 24648806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24648796 ps, negedge D:24648806 ps, 13 ps );
#    Time: 24648806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_134_


# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24776796 ps, negedge D:24776806 ps, 13 ps );
#    Time: 24776806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24776796 ps, negedge D:24776806 ps, 13 ps );
#    Time: 24776806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_134_


# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24904796 ps, negedge D:24904806 ps, 13 ps );
#    Time: 24904806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:24904796 ps, negedge D:24904806 ps, 13 ps );
#    Time: 24904806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_134_


# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25032796 ps, negedge D:25032806 ps, 13 ps );
#    Time: 25032806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25032796 ps, negedge D:25032806 ps, 13 ps );
#    Time: 25032806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_134_

# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25160796 ps, negedge D:25160806 ps, 13 ps );
#    Time: 25160806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25160796 ps, negedge D:25160806 ps, 13 ps );
#    Time: 25160806 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_5__wire_pipeline/o_data_bus_reg_reg_134_



# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25591754 ps, negedge D:25591762 ps, 14 ps );
#    Time: 25591762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25591754 ps, negedge D:25591762 ps, 14 ps );
#    Time: 25591762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25607754 ps, negedge D:25607762 ps, 14 ps );
#    Time: 25607762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25607754 ps, negedge D:25607762 ps, 14 ps );
#    Time: 25607762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25623754 ps, negedge D:25623762 ps, 14 ps );
#    Time: 25623762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25623754 ps, negedge D:25623762 ps, 14 ps );
#    Time: 25623762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25639754 ps, negedge D:25639762 ps, 14 ps );
#    Time: 25639762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25639754 ps, negedge D:25639762 ps, 14 ps );
#    Time: 25639762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25655754 ps, negedge D:25655762 ps, 14 ps );
#    Time: 25655762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25655754 ps, negedge D:25655762 ps, 14 ps );
#    Time: 25655762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25671754 ps, negedge D:25671762 ps, 14 ps );
#    Time: 25671762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25671754 ps, negedge D:25671762 ps, 14 ps );
#    Time: 25671762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25672796 ps, negedge D:25672802 ps, 12 ps );
#    Time: 25672802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25672796 ps, negedge D:25672802 ps, 12 ps );
#    Time: 25672802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25687754 ps, negedge D:25687762 ps, 14 ps );
#    Time: 25687762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25687754 ps, negedge D:25687762 ps, 14 ps );
#    Time: 25687762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25703754 ps, negedge D:25703762 ps, 14 ps );
#    Time: 25703762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25703754 ps, negedge D:25703762 ps, 14 ps );
#    Time: 25703762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25719754 ps, negedge D:25719762 ps, 14 ps );
#    Time: 25719762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25719754 ps, negedge D:25719762 ps, 14 ps );
#    Time: 25719762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25735754 ps, negedge D:25735762 ps, 14 ps );
#    Time: 25735762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25735754 ps, negedge D:25735762 ps, 14 ps );
#    Time: 25735762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25751754 ps, negedge D:25751762 ps, 14 ps );
#    Time: 25751762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25751754 ps, negedge D:25751762 ps, 14 ps );
#    Time: 25751762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25767754 ps, negedge D:25767762 ps, 14 ps );
#    Time: 25767762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25767754 ps, negedge D:25767762 ps, 14 ps );
#    Time: 25767762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25777754 ps, negedge D:25777762 ps, 14 ps );
#    Time: 25777762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25777754 ps, negedge D:25777762 ps, 14 ps );
#    Time: 25777762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25789754 ps, negedge D:25789762 ps, 14 ps );
#    Time: 25789762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25789754 ps, negedge D:25789762 ps, 14 ps );
#    Time: 25789762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25805754 ps, negedge D:25805762 ps, 14 ps );
#    Time: 25805762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25805754 ps, negedge D:25805762 ps, 14 ps );
#    Time: 25805762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25806796 ps, negedge D:25806802 ps, 12 ps );
#    Time: 25806802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25806796 ps, negedge D:25806802 ps, 12 ps );
#    Time: 25806802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25806799 ps, negedge D:25806809 ps, 12 ps );
#    Time: 25806809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_167_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25806799 ps, negedge D:25806809 ps, 12 ps );
#    Time: 25806809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_135_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25821754 ps, negedge D:25821762 ps, 14 ps );
#    Time: 25821762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25821754 ps, negedge D:25821762 ps, 14 ps );
#    Time: 25821762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25837754 ps, negedge D:25837762 ps, 14 ps );
#    Time: 25837762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25837754 ps, negedge D:25837762 ps, 14 ps );
#    Time: 25837762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25853754 ps, negedge D:25853762 ps, 14 ps );
#    Time: 25853762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25853754 ps, negedge D:25853762 ps, 14 ps );
#    Time: 25853762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25869754 ps, negedge D:25869762 ps, 14 ps );
#    Time: 25869762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25869754 ps, negedge D:25869762 ps, 14 ps );
#    Time: 25869762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25885754 ps, negedge D:25885762 ps, 14 ps );
#    Time: 25885762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25885754 ps, negedge D:25885762 ps, 14 ps );
#    Time: 25885762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25901754 ps, negedge D:25901762 ps, 14 ps );
#    Time: 25901762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25901754 ps, negedge D:25901762 ps, 14 ps );
#    Time: 25901762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25917754 ps, negedge D:25917762 ps, 14 ps );
#    Time: 25917762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25917754 ps, negedge D:25917762 ps, 14 ps );
#    Time: 25917762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25933754 ps, negedge D:25933762 ps, 14 ps );
#    Time: 25933762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25933754 ps, negedge D:25933762 ps, 14 ps );
#    Time: 25933762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25934796 ps, negedge D:25934802 ps, 12 ps );
#    Time: 25934802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25934796 ps, negedge D:25934802 ps, 12 ps );
#    Time: 25934802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25949754 ps, negedge D:25949762 ps, 14 ps );
#    Time: 25949762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25949754 ps, negedge D:25949762 ps, 14 ps );
#    Time: 25949762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25965754 ps, negedge D:25965762 ps, 14 ps );
#    Time: 25965762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25965754 ps, negedge D:25965762 ps, 14 ps );
#    Time: 25965762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25981754 ps, negedge D:25981762 ps, 14 ps );
#    Time: 25981762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25981754 ps, negedge D:25981762 ps, 14 ps );
#    Time: 25981762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25997754 ps, negedge D:25997762 ps, 14 ps );
#    Time: 25997762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:25997754 ps, negedge D:25997762 ps, 14 ps );
#    Time: 25997762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26013754 ps, negedge D:26013762 ps, 14 ps );
#    Time: 26013762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26013754 ps, negedge D:26013762 ps, 14 ps );
#    Time: 26013762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26029754 ps, negedge D:26029762 ps, 14 ps );
#    Time: 26029762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26029754 ps, negedge D:26029762 ps, 14 ps );
#    Time: 26029762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26045754 ps, negedge D:26045762 ps, 14 ps );
#    Time: 26045762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26045754 ps, negedge D:26045762 ps, 14 ps );
#    Time: 26045762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26061754 ps, negedge D:26061762 ps, 14 ps );
#    Time: 26061762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26061754 ps, negedge D:26061762 ps, 14 ps );
#    Time: 26061762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26062796 ps, negedge D:26062802 ps, 12 ps );
#    Time: 26062802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26062796 ps, negedge D:26062802 ps, 12 ps );
#    Time: 26062802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26062799 ps, negedge D:26062809 ps, 12 ps );
#    Time: 26062809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_167_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26062799 ps, negedge D:26062809 ps, 12 ps );
#    Time: 26062809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_135_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26077754 ps, negedge D:26077762 ps, 14 ps );
#    Time: 26077762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26077754 ps, negedge D:26077762 ps, 14 ps );
#    Time: 26077762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26093754 ps, negedge D:26093762 ps, 14 ps );
#    Time: 26093762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26093754 ps, negedge D:26093762 ps, 14 ps );
#    Time: 26093762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26109754 ps, negedge D:26109762 ps, 14 ps );
#    Time: 26109762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26109754 ps, negedge D:26109762 ps, 14 ps );
#    Time: 26109762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26125754 ps, negedge D:26125762 ps, 14 ps );
#    Time: 26125762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26125754 ps, negedge D:26125762 ps, 14 ps );
#    Time: 26125762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26141754 ps, negedge D:26141762 ps, 14 ps );
#    Time: 26141762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26141754 ps, negedge D:26141762 ps, 14 ps );
#    Time: 26141762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26157754 ps, negedge D:26157762 ps, 14 ps );
#    Time: 26157762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26157754 ps, negedge D:26157762 ps, 14 ps );
#    Time: 26157762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26173754 ps, negedge D:26173762 ps, 14 ps );
#    Time: 26173762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26173754 ps, negedge D:26173762 ps, 14 ps );
#    Time: 26173762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26189754 ps, negedge D:26189762 ps, 14 ps );
#    Time: 26189762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26189754 ps, negedge D:26189762 ps, 14 ps );
#    Time: 26189762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26190796 ps, negedge D:26190802 ps, 12 ps );
#    Time: 26190802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26190796 ps, negedge D:26190802 ps, 12 ps );
#    Time: 26190802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26205754 ps, negedge D:26205762 ps, 14 ps );
#    Time: 26205762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26205754 ps, negedge D:26205762 ps, 14 ps );
#    Time: 26205762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26221754 ps, negedge D:26221762 ps, 14 ps );
#    Time: 26221762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26221754 ps, negedge D:26221762 ps, 14 ps );
#    Time: 26221762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26237754 ps, negedge D:26237762 ps, 14 ps );
#    Time: 26237762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26237754 ps, negedge D:26237762 ps, 14 ps );
#    Time: 26237762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26253754 ps, negedge D:26253762 ps, 14 ps );
#    Time: 26253762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26253754 ps, negedge D:26253762 ps, 14 ps );
#    Time: 26253762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26269754 ps, negedge D:26269762 ps, 14 ps );
#    Time: 26269762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26269754 ps, negedge D:26269762 ps, 14 ps );
#    Time: 26269762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26285754 ps, negedge D:26285762 ps, 14 ps );
#    Time: 26285762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26285754 ps, negedge D:26285762 ps, 14 ps );
#    Time: 26285762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26301754 ps, negedge D:26301762 ps, 14 ps );
#    Time: 26301762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26301754 ps, negedge D:26301762 ps, 14 ps );
#    Time: 26301762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26317754 ps, negedge D:26317762 ps, 14 ps );
#    Time: 26317762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26317754 ps, negedge D:26317762 ps, 14 ps );
#    Time: 26317762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26318796 ps, negedge D:26318802 ps, 12 ps );
#    Time: 26318802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26318796 ps, negedge D:26318802 ps, 12 ps );
#    Time: 26318802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26318799 ps, negedge D:26318809 ps, 12 ps );
#    Time: 26318809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_167_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26318799 ps, negedge D:26318809 ps, 12 ps );
#    Time: 26318809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_135_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26333754 ps, negedge D:26333762 ps, 14 ps );
#    Time: 26333762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26333754 ps, negedge D:26333762 ps, 14 ps );
#    Time: 26333762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26349754 ps, negedge D:26349762 ps, 14 ps );
#    Time: 26349762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26349754 ps, negedge D:26349762 ps, 14 ps );
#    Time: 26349762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26365754 ps, negedge D:26365762 ps, 14 ps );
#    Time: 26365762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26365754 ps, negedge D:26365762 ps, 14 ps );
#    Time: 26365762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26381754 ps, negedge D:26381762 ps, 14 ps );
#    Time: 26381762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26381754 ps, negedge D:26381762 ps, 14 ps );
#    Time: 26381762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26397754 ps, negedge D:26397762 ps, 14 ps );
#    Time: 26397762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26397754 ps, negedge D:26397762 ps, 14 ps );
#    Time: 26397762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26413754 ps, negedge D:26413762 ps, 14 ps );
#    Time: 26413762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26413754 ps, negedge D:26413762 ps, 14 ps );
#    Time: 26413762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26429754 ps, negedge D:26429762 ps, 14 ps );
#    Time: 26429762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26429754 ps, negedge D:26429762 ps, 14 ps );
#    Time: 26429762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26445754 ps, negedge D:26445762 ps, 14 ps );
#    Time: 26445762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26445754 ps, negedge D:26445762 ps, 14 ps );
#    Time: 26445762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26446796 ps, negedge D:26446802 ps, 12 ps );
#    Time: 26446802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26446796 ps, negedge D:26446802 ps, 12 ps );
#    Time: 26446802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26461754 ps, negedge D:26461762 ps, 14 ps );
#    Time: 26461762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26461754 ps, negedge D:26461762 ps, 14 ps );
#    Time: 26461762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26477754 ps, negedge D:26477762 ps, 14 ps );
#    Time: 26477762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26477754 ps, negedge D:26477762 ps, 14 ps );
#    Time: 26477762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26493754 ps, negedge D:26493762 ps, 14 ps );
#    Time: 26493762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26493754 ps, negedge D:26493762 ps, 14 ps );
#    Time: 26493762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26509754 ps, negedge D:26509762 ps, 14 ps );
#    Time: 26509762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26509754 ps, negedge D:26509762 ps, 14 ps );
#    Time: 26509762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26525754 ps, negedge D:26525762 ps, 14 ps );
#    Time: 26525762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26525754 ps, negedge D:26525762 ps, 14 ps );
#    Time: 26525762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26541754 ps, negedge D:26541762 ps, 14 ps );
#    Time: 26541762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26541754 ps, negedge D:26541762 ps, 14 ps );
#    Time: 26541762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26557754 ps, negedge D:26557762 ps, 14 ps );
#    Time: 26557762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26557754 ps, negedge D:26557762 ps, 14 ps );
#    Time: 26557762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26573754 ps, negedge D:26573762 ps, 14 ps );
#    Time: 26573762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26573754 ps, negedge D:26573762 ps, 14 ps );
#    Time: 26573762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26573760 ps, negedge D:26573773 ps, 14 ps );
#    Time: 26573773 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_74_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26573760 ps, negedge D:26573773 ps, 14 ps );
#    Time: 26573773 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_106_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574796 ps, negedge D:26574802 ps, 12 ps );
#    Time: 26574802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_166_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574796 ps, negedge D:26574802 ps, 12 ps );
#    Time: 26574802 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_134_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574796 ps, negedge D:26574804 ps, 12 ps );
#    Time: 26574804 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_137_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574799 ps, negedge D:26574804 ps, 12 ps );
#    Time: 26574804 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_169_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574799 ps, negedge D:26574809 ps, 12 ps );
#    Time: 26574809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_167_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26574799 ps, negedge D:26574809 ps, 12 ps );
#    Time: 26574809 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_135_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26589754 ps, negedge D:26589762 ps, 14 ps );
#    Time: 26589762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26589754 ps, negedge D:26589762 ps, 14 ps );
#    Time: 26589762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26600754 ps, negedge D:26600762 ps, 14 ps );
#    Time: 26600762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_99_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26600754 ps, negedge D:26600762 ps, 14 ps );
#    Time: 26600762 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_67_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26601797 ps, negedge D:26601805 ps, 11 ps );
#    Time: 26601805 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_141_
# ** Error: /home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_110a_vlg/TSMCHOME/digital/Front_End/verilog/tcbn28hpcplusbwp30p140lvt_110a/tcbn28hpcplusbwp30p140lvt.v(11317): $hold( posedge CP &&& D_DEFCHK:26601797 ps, negedge D:26601805 ps, 11 ps );
#    Time: 26601805 ps  Iteration: 0  Instance: /tb_controller_integrated/DUT/DUT_ddnoc_1/top_half_6__wire_pipeline/o_data_bus_reg_reg_173_