make[1]: Entering directory `/home/mk/foss/designs/caravel.mpw-one-final-metal-fix/verilog/dv/wb_utests/mem_wb'
iverilog -s mem_wb_tb -DFUNCTIONAL -I /ef/tech/SW/sky130A -I .. -I ../../../rtl \
mem_wb_tb.v -o mem_wb.vvp
Starting Iverilog in development mode, version /ef/apps/ivl.p/current
WARNING: selected non-privileged Iverilog, /ef/apps/ivl.p/current
mem_wb_tb.v:25: Include file libs.ref/sky130_fd_sc_hd/verilog/primitives.v not found
error: Unable to find the root module "mem_wb_tb" in the Verilog source.
     : Perhaps ``-s mem_wb_tb'' is incorrect?
1 error(s) during elaboration.
make[1]: *** [mem_wb.vvp] Error 1
make[1]: Leaving directory `/home/mk/foss/designs/caravel.mpw-one-final-metal-fix/verilog/dv/wb_utests/mem_wb'
