<?xml version="1.0" encoding="UTF-8"?>
<module id="SYSCTL" HW_revision="1.0">
    <register id="SYSCTL_MGMT_ADC12B4MSPS0_PWREN" width="32" offset="0x800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS0_RSTCTL" width="32" offset="0x804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS0_CLKCFG" width="32" offset="0x808" description="IP Clock Configuration Register">
        <bitfield id="CCONSTOP" description="Conversion Clock is ON during STOP Mode" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
        <bitfield id="CCONRUN" description="Conversion Clock is ON during RUN Mode" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SAMPCLK" description="Sample Window Clock" begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="ULPCLK" value="0x0" description=""/>
            <bitenum id="SYSOSC" value="0x1" description=""/>
            <bitenum id="HFCLK" value="0x2" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS0_STAT" width="32" offset="0x814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_IIDX" width="32" offset="0x1020" description="SYSCTL interrupt index">
        <bitfield id="STAT" description="The SYSCTL interrupt index (IIDX) register generates a value corresponding to the highest priority pending interrupt source.  This value may be used as an address offset for fast, deterministic handling in the interrupt service routine.  A read of the IIDX register will clear the corresponding interrupt status in the RIS and MIS registers." begin="3" end="0" width="4" rwaccess="R">
            <bitenum id="NO_INTR" value="0x0" description="No interrupt pending"/>
            <bitenum id="LFOSCGOOD" value="0x1" description="LFOSCGOOD interrupt pending"/>
            <bitenum id="ANACLKERR" value="0x2" description=""/>
            <bitenum id="FLASHSEC" value="0x3" description=""/>
            <bitenum id="SRAMSEC" value="0x4" description=""/>
            <bitenum id="LFXTGOOD" value="0x5" description=""/>
            <bitenum id="HFCLKGOOD" value="0x6" description=""/>
            <bitenum id="SYSPLLGOOD" value="0x7" description=""/>
            <bitenum id="HSCLKGOOD" value="0x8" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_IMASK" width="32" offset="0x1028" description="SYSCTL interrupt mask">
        <bitfield id="LFOSCGOOD" description="Enable or disable the LFOSCGOOD interrupt. LFOSCGOOD indicates that the LFOSC has started successfully." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Interrupt disabled"/>
            <bitenum id="ENABLE" value="0x1" description="Interrupt enabled"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLK GOOD" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMSEC" description="SRAM Single Error Correct" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXT GOOD" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLK GOOD" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLL GOOD" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="ANACLKERR" description="Analog Clocking Consistency Error" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="FLASHSEC" description="Flash Single Error Correct" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description=""/>
            <bitenum id="ENABLE" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_RIS" width="32" offset="0x1030" description="SYSCTL raw interrupt status">
        <bitfield id="LFOSCGOOD" description="Raw status of the LFOSCGOOD interrupt." begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No interrupt pending"/>
            <bitenum id="TRUE" value="0x1" description="Interrupt pending"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLK GOOD" begin="5" end="5" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMSEC" description="SRAM Single Error Correct" begin="3" end="3" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXT GOOD" begin="4" end="4" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLK GOOD" begin="7" end="7" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLL GOOD" begin="6" end="6" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="ANACLKERR" description="Analog Clocking Consistency Error" begin="1" end="1" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="FLASHSEC" description="Flash Single Error Correct" begin="2" end="2" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MIS" width="32" offset="0x1038" description="SYSCTL masked interrupt status">
        <bitfield id="LFOSCGOOD" description="Masked status of the LFOSCGOOD interrupt." begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No interrupt pending"/>
            <bitenum id="TRUE" value="0x1" description="Interrupt pending"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLK GOOD" begin="5" end="5" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMSEC" description="SRAM Single Error Correct" begin="3" end="3" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXT GOOD" begin="4" end="4" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLK GOOD" begin="7" end="7" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLL GOOD" begin="6" end="6" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="ANACLKERR" description="Analog Clocking Consistency Error" begin="1" end="1" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="FLASHSEC" description="Flash Single Error Correct" begin="2" end="2" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_ISET" width="32" offset="0x1040" description="SYSCTL interrupt set">
        <bitfield id="LFOSCGOOD" description="Set the LFOSCGOOD interrupt." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description="Writing 0h hs no effect"/>
            <bitenum id="SET" value="0x1" description="Set interrupt"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLK GOOD" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMSEC" description="SRAM Single Error Correct" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXT GOOD" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLK GOOD" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLL GOOD" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="ANACLKERR" description="Analog Clocking Consistency Error" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="FLASHSEC" description="Flash Single Error Correct" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_ICLR" width="32" offset="0x1048" description="SYSCTL interrupt clear">
        <bitfield id="LFOSCGOOD" description="Clear the LFOSCGOOD interrupt." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description="Writing 0h has no effect"/>
            <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLK GOOD" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMSEC" description="SRAM Single Error Correct" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXT GOOD" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLK GOOD" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLL GOOD" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="ANACLKERR" description="Analog Clocking Consistency Error" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="FLASHSEC" description="Flash Single Error Correct" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_NMIIIDX" width="32" offset="0x1050" description="NMI interrupt index">
        <bitfield id="STAT" description="The NMI interrupt index (NMIIIDX) register generates a value corresponding to the highest priority pending NMI source.  This value may be used as an address offset for fast, deterministic handling in the NMI service routine.  A read of the NMIIIDX register will clear the corresponding interrupt status in the NMIRIS register." begin="3" end="0" width="4" rwaccess="R">
            <bitenum id="NO_INTR" value="0x0" description="No NMI pending"/>
            <bitenum id="BORLVL" value="0x1" description="BOR Threshold NMI pending"/>
            <bitenum id="WWDT0" value="0x2" description=""/>
            <bitenum id="WWDT1" value="0x3" description=""/>
            <bitenum id="LFCLKFAIL" value="0x4" description=""/>
            <bitenum id="FLASHDED" value="0x5" description=""/>
            <bitenum id="SRAMDED" value="0x6" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_NMIRIS" width="32" offset="0x1060" description="NMI raw interrupt status">
        <bitfield id="WWDT1" description="Watch Dog 0 Fault" begin="2" end="2" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMDED" description="SRAM Double Error Detect" begin="5" end="5" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="BORLVL" description="Raw status of the BORLVL NMI" begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No interrupt pending"/>
            <bitenum id="TRUE" value="0x1" description="Interrupt pending"/>
        </bitfield>
        <bitfield id="FLASHDED" description="Flash Double Error Detect" begin="4" end="4" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="WWDT0" description="Watch Dog 0 Fault" begin="1" end="1" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFCLKFAIL" description="LFXT-EXLF Monitor Fail" begin="3" end="3" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_NMIISET" width="32" offset="0x1070" description="NMI interrupt set">
        <bitfield id="WWDT1" description="Watch Dog 0 Fault" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMDED" description="SRAM Double Error Detect" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="BORLVL" description="Set the BORLVL NMI" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description="Writing 0h hs no effect"/>
            <bitenum id="SET" value="0x1" description="Set interrupt"/>
        </bitfield>
        <bitfield id="FLASHDED" description="Flash Double Error Detect" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="WWDT0" description="Watch Dog 0 Fault" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFCLKFAIL" description="LFXT-EXLF Monitor Fail" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="SET" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_NMIICLR" width="32" offset="0x1078" description="NMI interrupt clear">
        <bitfield id="WWDT1" description="Watch Dog 0 Fault" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SRAMDED" description="SRAM Double Error Detect" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="BORLVL" description="Clr the BORLVL NMI" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description="Writing 0h hs no effect"/>
            <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
        </bitfield>
        <bitfield id="FLASHDED" description="Flash Double Error Detect" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="WWDT0" description="Watch Dog 0 Fault" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
        <bitfield id="LFCLKFAIL" description="LFXT-EXLF Monitor Fail" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="NO_EFFECT" value="0x0" description=""/>
            <bitenum id="CLR" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSOSCCFG" width="32" offset="0x1100" description="SYSOSC configuration">
        <bitfield id="USE4MHZSTOP" description="USE4MHZSTOP sets the SYSOSC stop mode frequency policy.  When entering STOP mode, the SYSOSC frequency may be automatically switched to 4MHz to reduce SYSOSC power consumption." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Do not gear shift the SYSOSC to 4MHz in STOP mode"/>
            <bitenum id="ENABLE" value="0x1" description="Gear shift SYSOSC to 4MHz in STOP mode"/>
        </bitfield>
        <bitfield id="DISABLESTOP" description="DISABLESTOP sets the SYSOSC stop mode enable/disable policy.  When operating in STOP mode, the SYSOSC may be automatically disabled.  When set, ULPCLK will run from LFCLK in STOP mode and SYSOSC will be disabled to reduce power consumption." begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Do not disable SYSOSC in STOP mode"/>
            <bitenum id="ENABLE" value="0x1" description="Disable SYSOSC in STOP mode and source ULPCLK from LFCLK"/>
        </bitfield>
        <bitfield id="BLOCKASYNCALL" description="BLOCKASYNCALL may be used to mask block all asynchronous fast clock requests, preventing hardware from dynamically changing the active clock configuration when operating in a given mode." begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Asynchronous fast clock requests are controlled by the requesting peripheral"/>
            <bitenum id="ENABLE" value="0x1" description="All asynchronous fast clock requests are blocked"/>
        </bitfield>
        <bitfield id="DISABLE" description="DISABLE sets the SYSOSC enable/disable policy.  SYSOSC may be powered off in RUN, SLEEP, and STOP modes to reduce power consumption.  When SYSOSC is disabled, MCLK and ULPCLK are sourced from LFCLK." begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Do not disable SYSOSC"/>
            <bitenum id="ENABLE" value="0x1" description="Disable SYSOSC immediately and source MCLK and ULPCLK from LFCLK"/>
        </bitfield>
        <bitfield id="FASTCPUEVENT" description="FASTCPUEVENT may be used to assert a fast clock request when an interrupt is asserted to the CPU, reducing interrupt latency." begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="An interrupt to the CPU will not assert a fast clock request"/>
            <bitenum id="ENABLE" value="0x1" description="An interrupt to the CPU will assert a fast clock request"/>
        </bitfield>
        <bitfield id="FREQ" description="Target operating frequency for the system oscillator (SYSOSC)" begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="SYSOSCBASE" value="0x0" description="Base frequency (32MHz)"/>
            <bitenum id="SYSOSC4M" value="0x1" description="Low frequency (4MHz)"/>
            <bitenum id="SYSOSCUSER" value="0x2" description="User-trimmed frequency (16 or 24 MHz)"/>
        </bitfield>
    </register>
    <register id="SYSCTL_MCLKCFG" width="32" offset="0x1104" description="Main clock (MCLK) configuration">
        <bitfield id="USEMFTICK" description="USEMFTICK specifies whether the 4MHz constant-rate clock (MFCLK) to peripherals is enabled or disabled.  When enabled, MDIV must be disabled (set to 0h=/1)." begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="The 4MHz rate MFCLK to peripherals is enabled"/>
            <bitenum id="ENABLE" value="0x1" description="The 4MHz rate MFCLK to peripherals is enabled."/>
        </bitfield>
        <bitfield id="MDIV" description="MDIV may be used to divide the MCLK frequency when MCLK is sourced from SYSOSC.  MDIV=0h corresponds to /1 (no divider).  MDIV=1h corresponds to /2 (divide-by-2).  MDIV=Fh corresponds to /16 (divide-by-16).  MDIV may be set between /1 and /16 on an integer basis." begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="USEHSCLK" description="USEHSCLK, together with USELFCLK, sets the MCLK source policy.  Set USEHSCLK to use HSCLK (HFCLK or SYSPLL) as the MCLK source in RUN and SLEEP modes." begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="MCLK will not use the high speed clock (HSCLK)"/>
            <bitenum id="ENABLE" value="0x1" description="MCLK will use the high speed clock (HSCLK) in RUN and SLEEP mode"/>
        </bitfield>
        <bitfield id="USELFCLK" description="USELFCLK sets the MCLK source policy.  Set USELFCLK to use LFCLK as the MCLK source.  Note that setting USELFCLK does not disable SYSOSC, and SYSOSC remains available for direct use by analog modules." begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="MCLK will not use the low frequency clock (LFCLK)"/>
            <bitenum id="ENABLE" value="0x1" description="MCLK will use the low frequency clock (LFCLK)"/>
        </bitfield>
        <bitfield id="STOPCLKSTBY" description="STOPCLKSTBY sets the STANDBY mode policy (STANDBY0 or STANDBY1).  When set, ULPCLK and LFCLK are disabled to all peripherals in STANDBY mode, with the exception of TIMG0 and TIMG1 which continue to run.  Wake-up is only possible via an asynchronous fast clock request." begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="ULPCLK/LFCLK runs to all PD0 peripherals in STANDBY mode"/>
            <bitenum id="ENABLE" value="0x1" description="ULPCLK/LFCLK is disabled to all peripherals in STANDBY mode except TIMG0 and TIMG1"/>
        </bitfield>
        <bitfield id="FLASHWAIT" description="FLASHWAIT specifies the number of flash wait states when MCLK is sourced from HSCLK.  FLASHWAIT has no effect when MCLK is sourced from SYSOSC or LFCLK." begin="11" end="8" width="4" rwaccess="R/W">
            <bitenum id="WAIT0" value="0x0" description="No flash wait states are applied"/>
            <bitenum id="WAIT1" value="0x1" description="One flash wait state is applied"/>
            <bitenum id="WAIT2" value="0x2" description="2 flash wait states are applied"/>
        </bitfield>
        <bitfield id="MCLKDEADCHK" description="MCLKDEADCHK enables or disables the continuous MCLK dead check monitor.  LFCLK must be running before MCLKDEADCHK is enabled." begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="The MCLK dead check monitor is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="The MCLK dead check monitor is enabled"/>
        </bitfield>
        <bitfield id="UDIV" description="UDIV specifies the ULPCLK divider when MCLK is sourced from HSCLK.  UDIV has no effect when MCLK is sourced from SYSOSC or LFCLK." begin="5" end="4" width="2" rwaccess="R/W">
            <bitenum id="NODIVIDE" value="0x0" description="ULPCLK is not divided and is equal to MCLK"/>
            <bitenum id="DIVIDE2" value="0x1" description="ULPCLK is MCLK/2 (divided-by-2)"/>
            <bitenum id="DIVIDE3" value="0x2" description="ULPCLK is MCLK/3 (divided-by-3)"/>
        </bitfield>
    </register>
    <register id="SYSCTL_HSCLKEN" width="32" offset="0x1108" description="High-speed clock (HSCLK) source enable/disable">
        <bitfield id="HFXTEN" description="HFXTEN enables or disables the high frequency crystal oscillator (HFXT)." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disable the HFXT"/>
            <bitenum id="ENABLE" value="0x1" description="Enable the HFXT"/>
        </bitfield>
        <bitfield id="USEEXTHFCLK" description="USEEXTHFCLK selects the HFCLK_IN digital clock input to be the source for HFCLK.  When disabled, HFXT is the HFCLK source and HFXTEN may be set.  Do not set HFXTEN and USEEXTHFCLK simultaneously." begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Use HFXT as the HFCLK source"/>
            <bitenum id="ENABLE" value="0x1" description="Use the HFCLK_IN digital clock input as the HFCLK source"/>
        </bitfield>
        <bitfield id="SYSPLLEN" description="SYSPLLEN enables or disables the system phase-lock loop (SYSPLL)." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disable the SYSPLL"/>
            <bitenum id="ENABLE" value="0x1" description="Enable the SYSPLL"/>
        </bitfield>
    </register>
    <register id="SYSCTL_HSCLKCFG" width="32" offset="0x110C" description="High-speed clock (HSCLK) source selection">
        <bitfield id="HSCLKSEL" description="HSCLKSEL selects the HSCLK source (SYSPLL or HFCLK)." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="SYSPLL" value="0x0" description="HSCLK is sourced from the SYSPLL"/>
            <bitenum id="HFCLKCLK" value="0x1" description="HSCLK is sourced from the HFCLK"/>
        </bitfield>
    </register>
    <register id="SYSCTL_HFCLKCLKCFG" width="32" offset="0x1110" description="High-frequency clock (HFCLK) configuration">
        <bitfield id="HFXTTIME" description="HFXTTIME specifies the HFXT startup time in 64us resolution.  If the HFCLK startup monitor is enabled (HFCLKFLTCHK), HFXT will be checked after this time expires." begin="7" end="0" width="8" rwaccess="R/W">
            <bitenum id="MINSTARTTIME" value="0x0" description="Minimum startup time (approximatly zero)"/>
            <bitenum id="MAXSTARTTIME" value="0xFF" description="Maximum startup time (approximatly 16.32ms)"/>
        </bitfield>
        <bitfield id="HFCLKFLTCHK" description="HFCLKFLTCHK enables or disables the HFCLK startup monitor." begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="HFCLK startup is not checked"/>
            <bitenum id="ENABLE" value="0x1" description="HFCLK startup is checked"/>
        </bitfield>
        <bitfield id="HFXTRSEL" description="HFXT Range Select" begin="13" end="12" width="2" rwaccess="R/W">
            <bitenum id="RANGE4TO8" value="0x0" description="4MHz &amp;lt;= HFXT frequency &amp;lt;= 8MHz"/>
            <bitenum id="RANGE8TO16" value="0x1" description="8MHz &amp;lt; HFXT frequency &amp;lt;= 16MHz"/>
            <bitenum id="RANGE16TO32" value="0x2" description="16MHz &amp;lt; HFXT frequency &amp;lt;= 32MHz"/>
            <bitenum id="RANGE32TO48" value="0x3" description="32MHz &amp;lt; HFXT frequency &amp;lt;= 48MHz"/>
        </bitfield>
    </register>
    <register id="SYSCTL_LFCLKCFG" width="32" offset="0x1114" description="Low frequency crystal oscillator (LFXT) configuration">
        <bitfield id="XT1DRIVE" description="XT1DRIVE selects the low frequency crystal oscillator (LFXT) drive strength." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="LOWESTDRV" value="0x0" description="Lowest drive and current"/>
            <bitenum id="LOWERDRV" value="0x1" description="Lower drive and current"/>
            <bitenum id="HIGHERDRV" value="0x2" description="Higher drive and current"/>
            <bitenum id="HIGHESTDRV" value="0x3" description="Highest drive and current"/>
        </bitfield>
        <bitfield id="MONITOR" description="MONITOR enables or disables the LFCLK monitor, which continuously checks LFXT or LFCLK_IN for a clock stuck fault." begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Clock monitor is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="Clock monitor is enabled"/>
        </bitfield>
        <bitfield id="LOWCAP" description="LOWCAP controls the low-power LFXT mode.  When the LFXT load capacitance is less than 3pf, LOWCAP may be set for reduced power consumption." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="LFXT low capacitance mode is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="LFXT low capacitance mode is enabled"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSPLLCFG0" width="32" offset="0x1120" description="SYSPLL reference and output configuration">
        <bitfield id="ENABLECLK0" description="ENABLECLK0 enables or disables the SYSPLLCLK0 output." begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="SYSPLLCLK0 is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="SYSPLLCLK0 is enabled"/>
        </bitfield>
        <bitfield id="ENABLECLK1" description="ENABLECLK1 enables or disables the SYSPLLCLK1 output." begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="SYSPLLCLK1 is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="SYSPLLCLK1 is enabled"/>
        </bitfield>
        <bitfield id="RDIVCLK1" description="RDIVCLK1 sets the final divider for the SYSPLLCLK1 output." begin="15" end="12" width="4" rwaccess="R/W">
            <bitenum id="CLK1DIV2" value="0x0" description="SYSPLLCLK1 is divided by 2"/>
            <bitenum id="CLK1DIV4" value="0x1" description="SYSPLLCLK1 is divided by 4"/>
            <bitenum id="CLK1DIV6" value="0x2" description="SYSPLLCLK1 is divided by 6"/>
            <bitenum id="CLK1DIV8" value="0x3" description="SYSPLLCLK1 is divided by 8"/>
            <bitenum id="CLK1DIV10" value="0x4" description="SYSPLLCLK1 is divided by 10"/>
            <bitenum id="CLK1DIV12" value="0x5" description="SYSPLLCLK1 is divided by 12"/>
            <bitenum id="CLK1DIV14" value="0x6" description="SYSPLLCLK1 is divided by 14"/>
            <bitenum id="CLK1DIV16" value="0x7" description="SYSPLLCLK1 is divided by 16"/>
            <bitenum id="CLK1DIV18" value="0x8" description="SYSPLLCLK1 is divided by 18"/>
            <bitenum id="CLK1DIV20" value="0x9" description="SYSPLLCLK1 is divided by 20"/>
            <bitenum id="CLK1DIV22" value="0xA" description="SYSPLLCLK1 is divided by 22"/>
            <bitenum id="CLK1DIV24" value="0xB" description="SYSPLLCLK1 is divided by 24"/>
            <bitenum id="CLK1DIV26" value="0xC" description="SYSPLLCLK1 is divided by 26"/>
            <bitenum id="CLK1DIV28" value="0xD" description="SYSPLLCLK1 is divided by 28"/>
            <bitenum id="CLK1DIV30" value="0xE" description="SYSPLLCLK1 is divided by 30"/>
            <bitenum id="CLK1DIV32" value="0xF" description="SYSPLLCLK1 is divided by 32"/>
        </bitfield>
        <bitfield id="MCLK2XVCO" description="MCLK2XVCO selects the SYSPLL output which is sent to the HSCLK mux for use by MCLK." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="The SYSPLLCLK0 output is sent to the HSCLK mux"/>
            <bitenum id="ENABLE" value="0x1" description="The SYSPLLCLK2X output is sent to the HSCLK mux"/>
        </bitfield>
        <bitfield id="RDIVCLK2X" description="RDIVCLK2X sets the final divider for the SYSPLLCLK2X output." begin="19" end="16" width="4" rwaccess="R/W">
            <bitenum id="CLK2XDIV1" value="0x0" description="SYSPLLCLK1 is divided by 1"/>
            <bitenum id="CLK2XDIV2" value="0x1" description="SYSPLLCLK1 is divided by 2"/>
            <bitenum id="CLK2XDIV3" value="0x2" description="SYSPLLCLK1 is divided by 3"/>
            <bitenum id="CLK2XDIV4" value="0x3" description="SYSPLLCLK1 is divided by 4"/>
            <bitenum id="CLK2XDIV5" value="0x4" description="SYSPLLCLK1 is divided by 5"/>
            <bitenum id="CLK2XDIV6" value="0x5" description="SYSPLLCLK1 is divided by 6"/>
            <bitenum id="CLK2XDIV7" value="0x6" description="SYSPLLCLK1 is divided by 7"/>
            <bitenum id="CLK2XDIV8" value="0x7" description="SYSPLLCLK1 is divided by 8"/>
            <bitenum id="CLK2XDIV9" value="0x8" description="SYSPLLCLK1 is divided by 9"/>
            <bitenum id="CLK2XDIV10" value="0x9" description="SYSPLLCLK1 is divided by 10"/>
            <bitenum id="CLK2XDIV11" value="0xA" description="SYSPLLCLK1 is divided by 11"/>
            <bitenum id="CLK2XDIV12" value="0xB" description="SYSPLLCLK1 is divided by 12"/>
            <bitenum id="CLK2XDIV13" value="0xC" description="SYSPLLCLK1 is divided by 13"/>
            <bitenum id="CLK2XDIV14" value="0xD" description="SYSPLLCLK1 is divided by 14"/>
            <bitenum id="CLK2XDIV15" value="0xE" description="SYSPLLCLK1 is divided by 15"/>
            <bitenum id="CLK2XDIV16" value="0xF" description="SYSPLLCLK1 is divided by 16"/>
        </bitfield>
        <bitfield id="RDIVCLK0" description="RDIVCLK0 sets the final divider for the SYSPLLCLK0 output." begin="11" end="8" width="4" rwaccess="R/W">
            <bitenum id="CLK0DIV2" value="0x0" description="SYSPLLCLK0 is divided by 2"/>
            <bitenum id="CLK0DIV4" value="0x1" description="SYSPLLCLK0 is divided by 4"/>
            <bitenum id="CLK0DIV6" value="0x2" description="SYSPLLCLK0 is divided by 6"/>
            <bitenum id="CLK0DIV8" value="0x3" description="SYSPLLCLK0 is divided by 8"/>
            <bitenum id="CLK0DIV10" value="0x4" description="SYSPLLCLK0 is divided by 10"/>
            <bitenum id="CLK0DIV12" value="0x5" description="SYSPLLCLK0 is divided by 12"/>
            <bitenum id="CLK0DIV14" value="0x6" description="SYSPLLCLK0 is divided by 14"/>
            <bitenum id="CLK0DIV16" value="0x7" description="SYSPLLCLK0 is divided by 16"/>
            <bitenum id="CLK0DIV18" value="0x8" description="SYSPLLCLK0 is divided by 18"/>
            <bitenum id="CLK0DIV20" value="0x9" description="SYSPLLCLK0 is divided by 20"/>
            <bitenum id="CLK0DIV22" value="0xA" description="SYSPLLCLK0 is divided by 22"/>
            <bitenum id="CLK0DIV24" value="0xB" description="SYSPLLCLK0 is divided by 24"/>
            <bitenum id="CLK0DIV26" value="0xC" description="SYSPLLCLK0 is divided by 26"/>
            <bitenum id="CLK0DIV28" value="0xD" description="SYSPLLCLK0 is divided by 28"/>
            <bitenum id="CLK0DIV30" value="0xE" description="SYSPLLCLK0 is divided by 30"/>
            <bitenum id="CLK0DIV32" value="0xF" description="SYSPLLCLK0 is divided by 32"/>
        </bitfield>
        <bitfield id="SYSPLLREF" description="SYSPLLREF selects the system PLL (SYSPLL) reference clock source." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="SYSOSC" value="0x0" description="SYSPLL reference is SYSOSC"/>
            <bitenum id="HFCLK" value="0x1" description="SYSPLL reference is HFCLK"/>
        </bitfield>
        <bitfield id="ENABLECLK2X" description="ENABLECLK2X enables or disables the SYSPLLCLK2X output." begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="SYSPLLCLK2X is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="SYSPLLCLK2X is enabled"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSPLLCFG1" width="32" offset="0x1124" description="SYSPLL reference and feedback divider">
        <bitfield id="PDIV" description="PDIV selects the SYSPLL reference clock prescale divider." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="REFDIV1" value="0x0" description="SYSPLLREF is not divided"/>
            <bitenum id="REFDIV2" value="0x1" description="SYSPLLREF is divided by 2"/>
            <bitenum id="REFDIV4" value="0x2" description="SYSPLLREF is divided by 4"/>
            <bitenum id="REFDIV8" value="0x3" description="SYSPLLREF is divided by 8"/>
        </bitfield>
        <bitfield id="QDIV" description="QDIV selects the SYSPLL feedback path divider." begin="14" end="8" width="7" rwaccess="R/W">
            <bitenum id="INVALID" value="0x0" description="Divide-by-one is not a valid QDIV option"/>
            <bitenum id="QDIVMIN" value="0x1" description="Feedback path is divided by 2"/>
            <bitenum id="QDIVMAX" value="0x7E" description="Feedback path is divided by 127 (0x7E)"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSPLLPARAM0" width="32" offset="0x1128" description="SYSPLL PARAM0 (load from FACTORY region)">
        <bitfield id="CPCURRENT" description="Charge pump current" begin="21" end="16" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="CAPBOVERRIDE" description="CAPBOVERRIDE controls the override for Cap B" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Cap B override disabled"/>
            <bitenum id="ENABLE" value="0x1" description="Cap B override enabled"/>
        </bitfield>
        <bitfield id="STARTTIME" description="Startup time from enable to locked clock, in 1us resolution" begin="5" end="0" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="CAPBVAL" description="Override value for Cap B" begin="28" end="24" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="STARTTIMELP" description="Startup time from low power mode exit to locked clock, in 1us resolution" begin="13" end="8" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SYSPLLPARAM1" width="32" offset="0x112C" description="SYSPLL PARAM1 (load from FACTORY region)">
        <bitfield id="LPFCAPA" description="Loop filter Cap A" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="LPFRESC" description="Loop filter Res C" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="LPFRESA" description="Loop filter Res A" begin="17" end="8" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_GENCLKCFG" width="32" offset="0x1138" description="General clock configuration">
        <bitfield id="HFCLK4MFPCLKDIV" description="HFCLK4MFPCLKDIV selects the divider applied to HFCLK when HFCLK is used as the MFPCLK source.  Integer dividers from /1 to /16 may be selected." begin="15" end="12" width="4" rwaccess="R/W">
            <bitenum id="DIV1" value="0x0" description="HFCLK is not divided before being used for MFPCLK"/>
            <bitenum id="DIV2" value="0x1" description="HFCLK is divided by 2 before being used for MFPCLK"/>
            <bitenum id="DIV3" value="0x2" description="HFCLK is divided by 3 before being used for MFPCLK"/>
            <bitenum id="DIV4" value="0x3" description="HFCLK is divided by 4 before being used for MFPCLK"/>
            <bitenum id="DIV5" value="0x4" description="HFCLK is divided by 5 before being used for MFPCLK"/>
            <bitenum id="DIV6" value="0x5" description="HFCLK is divided by 6 before being used for MFPCLK"/>
            <bitenum id="DIV7" value="0x6" description="HFCLK is divided by 7 before being used for MFPCLK"/>
            <bitenum id="DIV8" value="0x7" description="HFCLK is divided by 8 before being used for MFPCLK"/>
            <bitenum id="DIV9" value="0x8" description="HFCLK is divided by 9 before being used for MFPCLK"/>
            <bitenum id="DIV10" value="0x9" description="HFCLK is divided by 10 before being used for MFPCLK"/>
            <bitenum id="DIV11" value="0xA" description="HFCLK is divided by 11 before being used for MFPCLK"/>
            <bitenum id="DIV12" value="0xB" description="HFCLK is divided by 12 before being used for MFPCLK"/>
            <bitenum id="DIV13" value="0xC" description="HFCLK is divided by 13 before being used for MFPCLK"/>
            <bitenum id="DIV14" value="0xD" description="HFCLK is divided by 14 before being used for MFPCLK"/>
            <bitenum id="DIV15" value="0xE" description="HFCLK is divided by 15 before being used for MFPCLK"/>
            <bitenum id="DIV16" value="0xF" description="HFCLK is divided by 16 before being used for MFPCLK"/>
        </bitfield>
        <bitfield id="MFPCLKSRC" description="MFPCLKSRC selects the MFPCLK (middle frequency precision clock) source." begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="SYSOSC" value="0x0" description="MFPCLK is sourced from SYSOSC"/>
            <bitenum id="HFCLK" value="0x1" description="MFPCLK is sourced from HFCLK"/>
        </bitfield>
        <bitfield id="CANCLKSRC" description="CANCLKSRC selects the CANCLK source." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="HFCLK" value="0x0" description="CANCLK source is HFCLK"/>
            <bitenum id="SYSPLLOUT1" value="0x1" description="CANCLK source is SYSPLLCLK1"/>
        </bitfield>
        <bitfield id="FCCTRIGCNT" description="FCCTRIGCNT specifies the number of trigger clock periods in the trigger window. FCCTRIGCNT=0h (one trigger clock period) up to 1Fh (32 trigger clock periods) may be specified." begin="28" end="24" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="ANACPUMPCFG" description="ANACPUMPCFG selects the analog mux charge pump (VBOOST) enable method." begin="23" end="22" width="2" rwaccess="R/W">
            <bitenum id="ONDEMAND" value="0x0" description="VBOOST is enabled on request from a COMP, GPAMP, or OPA"/>
            <bitenum id="ONACTIVE" value="0x1" description="VBOOST is enabled when the device is in RUN or SLEEP mode, or when a COMP/GPAMP/OPA is enabled"/>
            <bitenum id="ONALWAYS" value="0x2" description="VBOOST is always enabled"/>
        </bitfield>
        <bitfield id="FCCSELCLK" description="FCCSELCLK selectes the frequency clock counter (FCC) clock source." begin="19" end="16" width="4" rwaccess="R/W">
            <bitenum id="MCLK" value="0x0" description="FCC clock is MCLK"/>
            <bitenum id="SYSOSC" value="0x1" description="FCC clock is SYSOSC"/>
            <bitenum id="HFCLK" value="0x2" description="FCC clock is HFCLK"/>
            <bitenum id="EXTCLK" value="0x3" description="FCC clock is the CLK_OUT selection"/>
            <bitenum id="SYSPLLCLK0" value="0x4" description="FCC clock is SYSPLLCLK0"/>
            <bitenum id="SYSPLLCLK1" value="0x5" description="FCC clock is SYSPLLCLK1"/>
            <bitenum id="SYSPLLCLK2X" value="0x6" description="FCC clock is SYSPLLCLK2X"/>
            <bitenum id="FCCIN" value="0x7" description="FCC clock is the FCCIN external input"/>
        </bitfield>
        <bitfield id="FCCTRIGSRC" description="FCCTRIGSRC selects the frequency clock counter (FCC) trigger source." begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="EXTPIN" value="0x0" description="FCC trigger is the external pin"/>
            <bitenum id="LFCLK" value="0x1" description="FCC trigger is the LFCLK"/>
        </bitfield>
        <bitfield id="FCCLVLTRIG" description="FCCLVLTRIG selects the frequency clock counter (FCC) trigger mode." begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="RISE2RISE" value="0x0" description="Rising edge to rising edge triggered"/>
            <bitenum id="LEVEL" value="0x1" description="Level triggered"/>
        </bitfield>
        <bitfield id="EXCLKSRC" description="EXCLKSRC selects the source for the CLK_OUT external clock output block.  ULPCLK and MFPCLK require the CLK_OUT divider (EXCLKDIVEN) to be enabled" begin="2" end="0" width="3" rwaccess="R/W">
            <bitenum id="SYSOSC" value="0x0" description="CLK_OUT is SYSOSC"/>
            <bitenum id="ULPCLK" value="0x1" description="CLK_OUT is ULPCLK (EXCLKDIVEN must be enabled)"/>
            <bitenum id="LFCLK" value="0x2" description="CLK_OUT is LFCLK"/>
            <bitenum id="MFPCLK" value="0x3" description="CLK_OUT is MFPCLK (EXCLKDIVEN must be enabled)"/>
            <bitenum id="HFCLK" value="0x4" description="CLK_OUT is HFCLK"/>
            <bitenum id="SYSPLLOUT1" value="0x5" description="CLK_OUT is SYSPLLCLK1 (SYSPLLCLK1 must be &amp;lt;=48MHz)"/>
        </bitfield>
        <bitfield id="EXCLKDIVVAL" description="EXCLKDIVVAL selects the divider value for the divider in the CLK_OUT external clock output block." begin="6" end="4" width="3" rwaccess="R/W">
            <bitenum id="DIV2" value="0x0" description="CLK_OUT source is divided by 2"/>
            <bitenum id="DIV4" value="0x1" description="CLK_OUT source is divided by 4"/>
            <bitenum id="DIV6" value="0x2" description="CLK_OUT source is divided by 6"/>
            <bitenum id="DIV8" value="0x3" description="CLK_OUT source is divided by 8"/>
            <bitenum id="DIV10" value="0x4" description="CLK_OUT source is divided by 10"/>
            <bitenum id="DIV12" value="0x5" description="CLK_OUT source is divided by 12"/>
            <bitenum id="DIV14" value="0x6" description="CLK_OUT source is divided by 14"/>
            <bitenum id="DIV16" value="0x7" description="CLK_OUT source is divided by 16"/>
        </bitfield>
        <bitfield id="EXCLKDIVEN" description="EXCLKDIVEN enables or disables the divider function of the CLK_OUT external clock output block." begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="PASSTHRU" value="0x0" description="CLock divider is disabled (passthrough, EXCLKDIVVAL is not applied)"/>
            <bitenum id="ENABLE" value="0x1" description="Clock divider is enabled (EXCLKDIVVAL is applied)"/>
        </bitfield>
    </register>
    <register id="SYSCTL_GENCLKEN" width="32" offset="0x113C" description="General clock enable control">
        <bitfield id="EXCLKEN" description="EXCLKEN enables the CLK_OUT external clock output block." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="CLK_OUT block is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="CLK_OUT block is enabled"/>
        </bitfield>
        <bitfield id="MFPCLKEN" description="MFPCLKEN enables the middle frequency precision clock (MFPCLK)." begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="MFPCLK is disabled"/>
            <bitenum id="ENABLE" value="0x1" description="MFPCLK is enabled"/>
        </bitfield>
    </register>
    <register id="SYSCTL_PMODECFG" width="32" offset="0x1140" description="Power mode configuration">
        <bitfield id="DSLEEP" description="DSLEEP selects the operating mode to enter upon a DEEPSLEEP request from the CPU." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="STOP" value="0x0" description="STOP mode is entered"/>
            <bitenum id="STANDBY" value="0x1" description="STANDBY mode is entered"/>
            <bitenum id="SHUTDOWN" value="0x2" description="SHUTDOWN mode is entered"/>
            <bitenum id="RESERVED" value="0x3" description="Reserved"/>
        </bitfield>
    </register>
    <register id="SYSCTL_FCC" width="32" offset="0x1150" description="Frequency clock counter (FCC) count">
        <bitfield id="DATA" description="Frequency clock counter (FCC) count value." begin="21" end="0" width="22" rwaccess="R">
        </bitfield>
    </register>
    <register id="SYSCTL_SYSOSCTRIMUSER" width="32" offset="0x1170" description="SYSOSC user-specified trim">
        <bitfield id="RESCOARSE" description="RESCOARSE specifies the resister coarse trim.  This value changes with the target frequency." begin="13" end="8" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="RESFINE" description="RESFINE specifies the resister fine trim.  This value changes with the target frequency." begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="RDIV" description="RDIV specifies the frequency correction loop (FCL) resistor trim.  This value changes with the target frequency." begin="28" end="20" width="9" rwaccess="R/W">
        </bitfield>
        <bitfield id="FREQ" description="FREQ specifies the target user-trimmed frequency for SYSOSC." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="RESERVED" value="0x0" description="Reserved"/>
            <bitenum id="SYSOSC16M" value="0x1" description="16MHz user frequency"/>
            <bitenum id="SYSOSC24M" value="0x2" description="24MHz user frequency"/>
            <bitenum id="RESERVED0" value="0x3" description="Reserved"/>
        </bitfield>
        <bitfield id="CAP" description="CAP specifies the SYSOSC capacitor trim.  This value changes with the target frequency." begin="6" end="4" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SRAMBOUNDARY" width="32" offset="0x1178" description="SRAM Write Boundary">
        <bitfield id="ADDR" description="SRAM boundary configuration. The value configured into this acts such that: SRAM accesses to addresses less than or equal value will be RW only. SRAM accesses to addresses greater than value will be RX only. Value of 0 is not valid (system will have no stack). If set to 0, the system acts as if the entire SRAM is RWX.  Any non-zero value can be configured, including a value = SRAM size." begin="19" end="5" width="15" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SYSTEMCFG" width="32" offset="0x1180" description="System configuration">
        <bitfield id="FLASHECCRSTDIS" description="FLASHECCRSTDIS specifies whether a flash ECC double error detect (DED) will trigger a SYSRST or an NMI." begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="Flash ECC DED will trigger a SYSRST"/>
            <bitenum id="TRUE" value="0x1" description="Flash ECC DED will trigger a NMI"/>
        </bitfield>
        <bitfield id="WWDTLP0RSTDIS" description="WWDTLP0RSTDIS specifies whether a WWDT Error Event will trigger a BOOTRST or an NMI." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="WWDTLP0 Error Event will trigger a BOOTRST"/>
            <bitenum id="TRUE" value="0x1" description="WWDTLP0 Error Event will trigger an NMI"/>
        </bitfield>
        <bitfield id="WWDTLP1RSTDIS" description="WWDTLP1RSTDIS specifies whether a WWDT Error Event will trigger a SYSRST or an NMI." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="WWDTLP1 Error Event will trigger a SYSRST"/>
            <bitenum id="TRUE" value="0x1" description="WWDTLP1 Error Event will trigger an NMI"/>
        </bitfield>
    </register>
    <register id="SYSCTL_WRITELOCK" width="32" offset="0x1200" description="SYSCTL register write lockout">
        <bitfield id="ACTIVE" description="ACTIVE controls whether critical SYSCTL registers are write protected or not." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Allow writes to lockable registers"/>
            <bitenum id="ENABLE" value="0x1" description="Disallow writes to lockable registers"/>
        </bitfield>
    </register>
    <register id="SYSCTL_CLKSTATUS" width="32" offset="0x1204" description="Clock module (CKM) status">
        <bitfield id="OPAMPCLKERR" description="OPAMPCLKERR is set when the device clock configuration does not support an enabled OPA mode and the OPA may not be functioning as expected." begin="30" end="30" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No OPA clock generation errors detected"/>
            <bitenum id="TRUE" value="0x1" description="OPA clock generation error detected"/>
        </bitfield>
        <bitfield id="LFOSCGOOD" description="LFOSCGOOD indicates when the LFOSC startup has completed and the LFOSC is ready for use." begin="11" end="11" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="LFOSC is not ready"/>
            <bitenum id="TRUE" value="0x1" description="LFOSC is ready"/>
        </bitfield>
        <bitfield id="HFCLKGOOD" description="HFCLKGOOD indicates that the HFCLK started correctly.  When the HFXT is started or HFCLK_IN is selected as the HFCLK source,  this bit will be set by hardware if a valid HFCLK is detected, and cleared if HFCLK is not operating within the expected range." begin="8" end="8" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="HFCLK did not start correctly"/>
            <bitenum id="TRUE" value="0x1" description="HFCLK started correctly"/>
        </bitfield>
        <bitfield id="HSCLKDEAD" description="HSCLKDEAD is set by hardware if the selected source for HSCLK was started but did not start successfully." begin="20" end="20" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="The HSCLK source was not started or started correctly"/>
            <bitenum id="TRUE" value="0x1" description="The HSCLK source did not start correctly"/>
        </bitfield>
        <bitfield id="SYSPLLBLKUPD" description="SYSPLLBLKUPD indicates when writes to SYSPLLCFG0/1 and SYSPLLPARAM0/1 are blocked." begin="29" end="29" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="writes to SYSPLLCFG0/1 and SYSPLLPARAM0/1 are allowed"/>
            <bitenum id="TRUE" value="0x1" description="writes to SYSPLLCFG0/1 and SYSPLLPARAM0/1 are blocked"/>
        </bitfield>
        <bitfield id="HFCLKOFF" description="HFCLKOFF indicates if the HFCLK is disabled or was dead at startup.  When the HFCLK is started, HFCLKOFF is cleared by hardware.  Following startup of the HFCLK, if the HFCLK startup monitor determines that the HFCLK was not started correctly, HFCLKOFF is set." begin="13" end="13" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="HFCLK started correctly and is enabled"/>
            <bitenum id="TRUE" value="0x1" description="HFCLK is disabled or was dead at startup"/>
        </bitfield>
        <bitfield id="HFCLKBLKUPD" description="HFCLKBLKUPD indicates when writes to the HFCLKCLKCFG register are blocked." begin="28" end="28" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="Writes to HFCLKCLKCFG are allowed"/>
            <bitenum id="TRUE" value="0x1" description="Writes to HFCLKCLKCFG are blocked"/>
        </bitfield>
        <bitfield id="HSCLKGOOD" description="HSCLKGOOD is set by hardware if the selected clock source for HSCLK started successfully." begin="21" end="21" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="The HSCLK source did not start correctly"/>
            <bitenum id="TRUE" value="0x1" description="The HSCLK source started correctly"/>
        </bitfield>
        <bitfield id="SYSPLLGOOD" description="SYSPLLGOOD indicates if the SYSPLL started correctly.  When the SYSPLL is started, SYSPLLGOOD is cleared by hardware.  After the startup settling time has expired, the SYSPLL status is tested.  If the SYSPLL started successfully the SYSPLLGOOD bit is set, else it is left cleared." begin="9" end="9" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="SYSPLL did not start correctly"/>
            <bitenum id="TRUE" value="0x1" description="SYSPLL started correctly"/>
        </bitfield>
        <bitfield id="ANACLKERR" description="ANACLKERR is set when the device clock configuration does not support an enabled analog peripheral mode and the analog peripheral may not be functioning as expected." begin="31" end="31" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No analog clock errors detected"/>
            <bitenum id="TRUE" value="0x1" description="Analog clock error detected"/>
        </bitfield>
        <bitfield id="HSCLKMUX" description="HSCLKMUX indicates if MCLK is currently sourced from the high-speed clock (HSCLK)." begin="4" end="4" width="1" rwaccess="R">
            <bitenum id="SYSOSC" value="0x0" description="MCLK is not sourced from HSCLK"/>
            <bitenum id="HSCLK" value="0x1" description="MCLK is sourced from HSCLK"/>
        </bitfield>
        <bitfield id="LFCLKMUX" description="LFCLKMUX indicates if LFCLK is sourced from the internal LFOSC, the low frequency crystal (LFXT), or the LFCLK_IN digital clock input." begin="7" end="6" width="2" rwaccess="R">
            <bitenum id="LFOSC" value="0x0" description="LFCLK is sourced from the internal LFOSC"/>
            <bitenum id="LFXT" value="0x1" description="LFCLK is sourced from the LFXT (crystal)"/>
            <bitenum id="EXLF" value="0x2" description="LFCLK is sourced from LFCLK_IN (external digital clock  input)"/>
        </bitfield>
        <bitfield id="SYSOSCFREQ" description="SYSOSCFREQ indicates the current SYSOSC operating frequency." begin="1" end="0" width="2" rwaccess="R">
            <bitenum id="SYSOSC32M" value="0x0" description="SYSOSC is at base frequency (32MHz)"/>
            <bitenum id="SYSOSC4M" value="0x1" description="SYSOSC is at low frequency (4MHz)"/>
            <bitenum id="SYSOSCUSER" value="0x2" description="SYSOSC is at the user-trimmed frequency (16 or 24MHz)"/>
            <bitenum id="SYSOSCTURBO" value="0x3" description="Reserved"/>
        </bitfield>
        <bitfield id="LFXTGOOD" description="LFXTGOOD indicates if the LFXT started correctly.  When the LFXT is started, LFXTGOOD is cleared by hardware.  After the startup settling time has expired, the LFXT status is tested.  If the LFXT started successfully the LFXTGOOD bit is set, else it is left cleared." begin="10" end="10" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="LFXT did not start correctly"/>
            <bitenum id="TRUE" value="0x1" description="LFXT started correctly"/>
        </bitfield>
        <bitfield id="HSCLKSOFF" description="HSCLKSOFF is set when the high speed clock sources (SYSPLL, HFCLK) are disabled or dead.  It is the logical AND of HFCLKOFF and SYSPLLOFF." begin="12" end="12" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="SYSPLL, HFCLK, or both were started correctly and remain enabled"/>
            <bitenum id="TRUE" value="0x1" description="SYSPLL and HFCLK are both either off or dead"/>
        </bitfield>
        <bitfield id="FCLMODE" description="FCLMODE indicates if the SYSOSC frequency correction loop (FCL) is enabled." begin="24" end="24" width="1" rwaccess="R">
            <bitenum id="DISABLED" value="0x0" description="SYSOSC FCL is disabled"/>
            <bitenum id="ENABLED" value="0x1" description="SYSOSC FCL is enabled"/>
        </bitfield>
        <bitfield id="CURHSCLKSEL" description="CURHSCLKSEL indicates the current clock source for HSCLK." begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="SYSPLL" value="0x0" description="HSCLK is currently sourced from the SYSPLL"/>
            <bitenum id="HFCLK" value="0x1" description="HSCLK is currently sourced from the HFCLK"/>
        </bitfield>
        <bitfield id="CURMCLKSEL" description="CURMCLKSEL indicates if MCLK is currently sourced from LFCLK." begin="17" end="17" width="1" rwaccess="R">
            <bitenum id="NOTLFCLK" value="0x0" description="MCLK is not sourced from LFCLK"/>
            <bitenum id="LFCLK" value="0x1" description="MCLK is sourced from LFCLK"/>
        </bitfield>
        <bitfield id="FCCDONE" description="FCCDONE indicates when a frequency clock counter capture is complete." begin="25" end="25" width="1" rwaccess="R">
            <bitenum id="NOTDONE" value="0x0" description="FCC capture is not done"/>
            <bitenum id="DONE" value="0x1" description="FCC capture is done"/>
        </bitfield>
        <bitfield id="SYSPLLOFF" description="SYSPLLOFF indicates if the SYSPLL is disabled or was dead at startup.  When the SYSPLL is started, SYSPLLOFF is cleared by hardware.  Following startup of the SYSPLL, if the SYSPLL startup monitor determines that the SYSPLL was not started correctly, SYSPLLOFF is set." begin="14" end="14" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="SYSPLL started correctly and is enabled"/>
            <bitenum id="TRUE" value="0x1" description="SYSPLL is disabled or was dead startup"/>
        </bitfield>
        <bitfield id="LFCLKFAIL" description="LFCLKFAIL indicates when the continous LFCLK monitor detects a LFXT or LFCLK_IN clock stuck failure." begin="23" end="23" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No LFCLK fault detected"/>
            <bitenum id="TRUE" value="0x1" description="LFCLK stuck fault detected"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSSTATUS" width="32" offset="0x1208" description="System status information">
        <bitfield id="SHDNIOLOCK" description="SHDNIOLOCK indicates when IO is locked due to SHUTDOWN" begin="14" end="14" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="IO IS NOT Locked due to SHUTDOWN"/>
            <bitenum id="TRUE" value="0x1" description="IO IS Locked due to SHUTDOWN"/>
        </bitfield>
        <bitfield id="EXTRSTPINDIS" description="EXTRSTPINDIS indicates when user has disabled the use of external reset pin" begin="12" end="12" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="External Reset Pin Enabled"/>
            <bitenum id="TRUE" value="0x1" description="External Reset Pin Disabled"/>
        </bitfield>
        <bitfield id="PMUIREFGOOD" description="PMUIREFGOOD is set by hardware when the PMU current reference is ready." begin="6" end="6" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="IREF is not ready"/>
            <bitenum id="TRUE" value="0x1" description="IREF is ready"/>
        </bitfield>
        <bitfield id="SWDCFGDIS" description="SWDCFGDIS indicates when user has disabled the use of SWD Port" begin="13" end="13" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="SWD Port Enabled"/>
            <bitenum id="TRUE" value="0x1" description="SWD Port Disabled"/>
        </bitfield>
        <bitfield id="ANACPUMPGOOD" description="ANACPUMPGOOD is set by hardware when the VBOOST analog mux charge pump is ready." begin="5" end="5" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="VBOOST is not ready"/>
            <bitenum id="TRUE" value="0x1" description="VBOOST is ready"/>
        </bitfield>
        <bitfield id="REBOOTATTEMPTS" description="REBOOTATTEMPTS indicates the number of boot attempts taken before the user application starts." begin="31" end="30" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="BORLVL" description="BORLVL indicates if a BOR event occured and the BOR threshold was switched to BOR0 by hardware." begin="4" end="4" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No BOR violation occured"/>
            <bitenum id="TRUE" value="0x1" description="A BOR violation occured and the BOR threshold was switched to BOR0"/>
        </bitfield>
        <bitfield id="MCAN0READY" description="MCAN0READY indicates when the MCAN0 peripheral is ready." begin="8" end="8" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="MCAN0 is not ready"/>
            <bitenum id="TRUE" value="0x1" description="MCAN0 is ready"/>
        </bitfield>
        <bitfield id="FLASHDED" description="FLASHDED indicates if a flash ECC double bit error was detected (DED)." begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No flash ECC double bit error detected"/>
            <bitenum id="TRUE" value="0x1" description="Flash ECC double bit error detected"/>
        </bitfield>
        <bitfield id="FLASHSEC" description="FLASHSEC indicates if a flash ECC single bit error was detected and corrected (SEC)." begin="1" end="1" width="1" rwaccess="R">
            <bitenum id="FALSE" value="0x0" description="No flash ECC single bit error detected"/>
            <bitenum id="TRUE" value="0x1" description="Flash ECC single bit error was detected and corrected"/>
        </bitfield>
        <bitfield id="BORCURTHRESHOLD" description="BORCURTHRESHOLD indicates the active brown-out reset supply monitor configuration." begin="3" end="2" width="2" rwaccess="R">
            <bitenum id="BORMIN" value="0x0" description="Default minimum threshold; a BOR0- violation triggers a BOR"/>
            <bitenum id="BORLEVEL1" value="0x1" description="A BOR1- violation generates a BORLVL interrupt"/>
            <bitenum id="BORLEVEL2" value="0x2" description="A BOR2- violation generates a BORLVL interrupt"/>
            <bitenum id="BORLEVEL3" value="0x3" description="A BOR3- violation generates a BORLVL interrupt"/>
        </bitfield>
    </register>
    <register id="SYSCTL_DEDERRADDR" width="32" offset="0x120C" description="Memory DED Address">
    </register>
    <register id="SYSCTL_RSTCAUSE" width="32" offset="0x1220" description="Reset cause">
        <bitfield id="ID" description="ID is a read-to-clear field which indicates the lowest level reset cause since the last read." begin="4" end="0" width="5" rwaccess="R">
            <bitenum id="NORST" value="0x0" description="No reset since last read"/>
            <bitenum id="PORHWFAIL" value="0x1" description="POR- violation, SHUTDNSTOREx or PMU trim parity fault"/>
            <bitenum id="POREXNRST" value="0x2" description="NRST triggered POR (&amp;gt;1s hold)"/>
            <bitenum id="PORSW" value="0x3" description="Software triggered POR"/>
            <bitenum id="BORSUPPLY" value="0x4" description="BOR0- violation"/>
            <bitenum id="BORWAKESHUTDN" value="0x5" description="SHUTDOWN mode exit"/>
            <bitenum id="BOOTNONPMUPARITY" value="0x8" description="Non-PMU trim parity fault"/>
            <bitenum id="BOOTCLKFAIL" value="0x9" description="Fatal clock failure"/>
            <bitenum id="BOOTSW" value="0xA" description="Software triggered BOOTRST"/>
            <bitenum id="BOOTEXNRST" value="0xC" description="NRST triggered BOOTRST (&amp;lt;1s hold)"/>
            <bitenum id="SYSBSLEXIT" value="0x10" description="BSL exit"/>
            <bitenum id="SYSBSLENTRY" value="0x11" description="BSL entry"/>
            <bitenum id="SYSWWDT0" value="0x12" description="WWDT0 violation"/>
            <bitenum id="SYSWWDT1" value="0x13" description="WWDT1 violation"/>
            <bitenum id="SYSFLASHECC" value="0x14" description="Flash uncorrectable ECC error"/>
            <bitenum id="SYSCPULOCK" value="0x15" description="CPULOCK violation"/>
            <bitenum id="SYSDBG" value="0x1A" description="Debug triggered SYSRST"/>
            <bitenum id="SYSSW" value="0x1B" description="Software triggered SYSRST"/>
            <bitenum id="CPUDBG" value="0x1C" description="Debug triggered CPURST"/>
            <bitenum id="CPUSW" value="0x1D" description="Software triggered CPURST"/>
        </bitfield>
    </register>
    <register id="SYSCTL_RESETLEVEL" width="32" offset="0x1300" description="Reset level for application-triggered reset command">
        <bitfield id="LEVEL" description="LEVEL is used to specify the type of reset to be issued when RESETCMD is set to generate a software triggered reset." begin="2" end="0" width="3" rwaccess="R/W">
            <bitenum id="CPU" value="0x0" description="Issue a SYSRST (CPU plus peripherals only)"/>
            <bitenum id="BOOT" value="0x1" description="Issue a BOOTRST (CPU, peripherals, and boot configuration routine)"/>
            <bitenum id="BOOTLOADERENTRY" value="0x2" description="Issue a SYSRST and enter the boot strap loader (BSL)"/>
            <bitenum id="POR" value="0x3" description="Issue a power-on reset (POR)"/>
            <bitenum id="BOOTLOADEREXIT" value="0x4" description="Issue a SYSRST and exit the boot strap loader (BSL)"/>
        </bitfield>
    </register>
    <register id="SYSCTL_RESETCMD" width="32" offset="0x1304" description="Execute an application-triggered reset command">
        <bitfield id="GO" description="Execute the reset specified in RESETLEVEL.LEVEL.  Must be written together with the KEY." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Issue reset"/>
        </bitfield>
    </register>
    <register id="SYSCTL_BORTHRESHOLD" width="32" offset="0x1308" description="BOR threshold selection">
        <bitfield id="LEVEL" description="LEVEL specifies the desired BOR threshold and BOR mode." begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="BORMIN" value="0x0" description="Default minimum threshold; a BOR0- violation triggers a BOR"/>
            <bitenum id="BORLEVEL1" value="0x1" description="A BOR1- violation generates a BORLVL interrupt"/>
            <bitenum id="BORLEVEL2" value="0x2" description="A BOR2- violation generates a BORLVL interrupt"/>
            <bitenum id="BORLEVEL3" value="0x3" description="A BOR3- violation generates a BORLVL interrupt"/>
        </bitfield>
    </register>
    <register id="SYSCTL_BORCLRCMD" width="32" offset="0x130C" description="Set the BOR threshold">
        <bitfield id="GO" description="GO clears any prior BOR violation status indications and attempts to change the active BOR mode to that specified in the LEVEL field of the BORTHRESHOLD register." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Issue clear"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSOSCFCLCTL" width="32" offset="0x1310" description="SYSOSC frequency correction loop (FCL) ROSC enable">
        <bitfield id="SETUSEFCL" description="Set SETUSEFCL to enable the frequency correction loop in SYSOSC.  Once enabled, this state is locked until the next BOOTRST." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Enable the SYSOSC FCL"/>
        </bitfield>
        <bitfield id="SETUSEEXRES" description="Set SETUSEEXRES to specify that an external resistor will be used for the FCL.  An appropriate resistor must be populated on the ROSC pin.  This state is locked until the next BOOTRST." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Enable the SYSOSC external Resistor"/>
        </bitfield>
    </register>
    <register id="SYSCTL_LFXTCTL" width="32" offset="0x1314" description="LFXT and LFCLK control">
        <bitfield id="SETUSELFXT" description="Set SETUSELFXT to switch LFCLK to LFXT.  Once set, SETUSELFXT remains set until the next BOOTRST." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description=""/>
            <bitenum id="TRUE" value="0x1" description="Use LFXT as the LFCLK source"/>
        </bitfield>
        <bitfield id="STARTLFXT" description="Set STARTLFXT to start the low frequency crystal oscillator (LFXT).  Once set, STARTLFXT remains set until the next BOOTRST." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="LFXT not started"/>
            <bitenum id="TRUE" value="0x1" description="Start LFXT"/>
        </bitfield>
    </register>
    <register id="SYSCTL_EXLFCTL" width="32" offset="0x1318" description="LFCLK_IN and LFCLK control">
        <bitfield id="SETUSEEXLF" description="Set SETUSEEXLF to switch LFCLK to the LFCLK_IN digital clock input.  Once set, SETUSEEXLF remains set until the next BOOTRST." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Use LFCLK_IN as the LFCLK source"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SHDNIOREL" width="32" offset="0x131C" description="SHUTDOWN IO release control">
        <bitfield id="RELEASE" description="Set RELEASE to release the IO after a SHUTDOWN mode exit." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Release IO"/>
        </bitfield>
    </register>
    <register id="SYSCTL_EXRSTPIN" width="32" offset="0x1320" description="Disable the reset function of the NRST pin">
        <bitfield id="DISABLE" description="Set DISABLE to disable the reset function of the NRST pin.  Once set, this configuration is locked until the next POR." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="Reset function of NRST pin is enabled"/>
            <bitenum id="TRUE" value="0x1" description="Reset function of NRST pin is disabled"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SYSSTATUSCLR" width="32" offset="0x1324" description="Clear sticky bits of SYSSTATUS">
        <bitfield id="ALLECC" description="Set ALLECC to clear all ECC related SYSSTATUS indicators." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="CLEAR" value="0x1" description="Clear ECC error state"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SWDCFG" width="32" offset="0x1328" description="Disable the SWD function on the SWD pins">
        <bitfield id="DISABLE" description="Set DISABLE to disable the SWD function on SWD pins, allowing the SWD pins to be used as GPIO." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description="Disable SWD function on SWD pins"/>
        </bitfield>
    </register>
    <register id="SYSCTL_FCCCMD" width="32" offset="0x132C" description="Frequency clock counter start capture">
        <bitfield id="GO" description="Set GO to start a capture with the frequency clock counter (FCC)." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="TRUE" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_PMUOPAMP" width="32" offset="0x1380" description="GPAMP control">
        <bitfield id="RRI" description="RRI selects the rail-to-rail input mode." begin="5" end="4" width="2" rwaccess="R/W">
            <bitenum id="MODE0" value="0x0" description="PMOS input pairs"/>
            <bitenum id="MODE1" value="0x1" description="NMOS input pairs"/>
            <bitenum id="MODE2" value="0x2" description="Rail-to-rail mode"/>
            <bitenum id="MODE3" value="0x3" description="Rail-to-rail mode"/>
        </bitfield>
        <bitfield id="NSEL" description="NSEL selects the GPAMP negative channel input." begin="3" end="2" width="2" rwaccess="R/W">
            <bitenum id="SEL0" value="0x0" description="GPAMP_OUT pin connected to negative channel"/>
            <bitenum id="SEL1" value="0x1" description="GPAMP_IN- pin connected to negative channel"/>
            <bitenum id="SEL2" value="0x2" description="GPAMP_OUT signal connected to negative channel"/>
            <bitenum id="SEL3" value="0x3" description="No channel selected"/>
        </bitfield>
        <bitfield id="CHOPCLKMODE" description="CHOPCLKMODE selects the GPAMP chopping mode." begin="11" end="10" width="2" rwaccess="R/W">
            <bitenum id="CHOPDISABLED" value="0x0" description="Chopping disabled"/>
            <bitenum id="REGCHOP" value="0x1" description="Normal chopping"/>
            <bitenum id="ADCASSIST" value="0x2" description="ADC Assisted chopping"/>
            <bitenum id="RESERVED" value="0x3" description="Reserved"/>
        </bitfield>
        <bitfield id="OUTENABLE" description="Set OUTENABLE to connect the GPAMP output signal to the GPAMP_OUT pin" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="GPAMP_OUT signal is not connected to the GPAMP_OUT pin"/>
            <bitenum id="TRUE" value="0x1" description="GPAMP_OUT signal is connected to the GPAMP_OUT pin"/>
        </bitfield>
        <bitfield id="ENABLE" description="Set ENABLE to turn on the GPAMP." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="GPAMP is disabled"/>
            <bitenum id="TRUE" value="0x1" description="GPAMP is enabled"/>
        </bitfield>
        <bitfield id="CHOPCLKFREQ" description="CHOPCLKFREQ selects the GPAMP chopping clock frequency" begin="9" end="8" width="2" rwaccess="R/W">
            <bitenum id="CLK16KHZ" value="0x0" description="16kHz"/>
            <bitenum id="CLK8KHZ" value="0x1" description="8kHz"/>
            <bitenum id="CLK4KHZ" value="0x2" description="4kHz"/>
            <bitenum id="CLK2KHZ" value="0x3" description="2kHz"/>
        </bitfield>
        <bitfield id="PCHENABLE" description="Set PCHENABLE to enable the positive channel input." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="FALSE" value="0x0" description="Positive channel disabled"/>
            <bitenum id="TRUE" value="0x1" description="GPAMP_IN+ connected to positive channel"/>
        </bitfield>
    </register>
    <register id="SYSCTL_SHUTDNSTORE0" width="32" offset="0x1400" description="Shutdown storage memory (byte 0)">
        <bitfield id="DATA" description="Shutdown storage byte 0" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SHUTDNSTORE1" width="32" offset="0x1404" description="Shutdown storage memory (byte 1)">
        <bitfield id="DATA" description="Shutdown storage byte 1" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SHUTDNSTORE2" width="32" offset="0x1408" description="Shutdown storage memory (byte 2)">
        <bitfield id="DATA" description="Shutdown storage byte 2" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_SHUTDNSTORE3" width="32" offset="0x140C" description="Shutdown storage memory (byte 3)">
        <bitfield id="DATA" description="Shutdown storage byte 3" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS1_PWREN" width="32" offset="0x2800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS1_RSTCTL" width="32" offset="0x2804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS1_CLKCFG" width="32" offset="0x2808" description="IP Clock Configuration Register">
        <bitfield id="CCONSTOP" description="Conversion Clock is ON during STOP Mode" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
        <bitfield id="CCONRUN" description="Conversion Clock is ON during RUN Mode" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
        <bitfield id="SAMPCLK" description="Sample Window Clock" begin="1" end="0" width="2" rwaccess="R/W">
            <bitenum id="ULPCLK" value="0x0" description=""/>
            <bitenum id="SYSOSC" value="0x1" description=""/>
            <bitenum id="HFCLK" value="0x2" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ADC12B4MSPS1_STAT" width="32" offset="0x2814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP0_PWREN" width="32" offset="0x8800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP0_RSTCTL" width="32" offset="0x8804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP0_CLKCFG" width="32" offset="0x8808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP0_STAT" width="32" offset="0x8814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP1_PWREN" width="32" offset="0xA800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP1_RSTCTL" width="32" offset="0xA804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP1_CLKCFG" width="32" offset="0xA808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP1_STAT" width="32" offset="0xA814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP2_PWREN" width="32" offset="0xC800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP2_RSTCTL" width="32" offset="0xC804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP2_CLKCFG" width="32" offset="0xC808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_ANACOMP2_STAT" width="32" offset="0xC814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_DAC12B0_PWREN" width="32" offset="0x18800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_DAC12B0_RSTCTL" width="32" offset="0x18804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_DAC12B0_STAT" width="32" offset="0x18814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP0_PWREN" width="32" offset="0x20800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP0_RSTCTL" width="32" offset="0x20804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP0_STAT" width="32" offset="0x20814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP1_PWREN" width="32" offset="0x22800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP1_RSTCTL" width="32" offset="0x22804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_OPAMP1_STAT" width="32" offset="0x22814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_VREF_PWREN" width="32" offset="0x30800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_VREF_RSTCTL" width="32" offset="0x30804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_VREF_STAT" width="32" offset="0x30814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP0_PWREN" width="32" offset="0x80800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP0_RSTCTL" width="32" offset="0x80804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP0_STAT" width="32" offset="0x80814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP1_PWREN" width="32" offset="0x82800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP1_RSTCTL" width="32" offset="0x82804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_WWDTLP1_STAT" width="32" offset="0x82814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCLP0_PWREN" width="32" offset="0x84800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCLP0_RSTCTL" width="32" offset="0x84804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCLP0_STAT" width="32" offset="0x84814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCQEILP0_PWREN" width="32" offset="0x90800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCQEILP0_RSTCTL" width="32" offset="0x90804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCQEILP0_STAT" width="32" offset="0x90814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_RTC_PWREN" width="32" offset="0x94800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_RTC_RSTCTL" width="32" offset="0x94804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_RTC_CLKCFG" width="32" offset="0x94808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_RTC_STAT" width="32" offset="0x94814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO0_PWREN" width="32" offset="0xA0800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO0_RSTCTL" width="32" offset="0xA0804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO0_STAT" width="32" offset="0xA0814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO1_PWREN" width="32" offset="0xA2800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO1_RSTCTL" width="32" offset="0xA2804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPIO1_STAT" width="32" offset="0xA2814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C0_PWREN" width="32" offset="0xF0800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C0_RSTCTL" width="32" offset="0xF0804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C0_CLKCFG" width="32" offset="0xF0808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C0_STAT" width="32" offset="0xF0814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C1_PWREN" width="32" offset="0xF2800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C1_RSTCTL" width="32" offset="0xF2804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C1_CLKCFG" width="32" offset="0xF2808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_I2C1_STAT" width="32" offset="0xF2814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP0_PWREN" width="32" offset="0x100800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP0_RSTCTL" width="32" offset="0x100804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP0_CLKCFG" width="32" offset="0x100808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP0_STAT" width="32" offset="0x100814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP1_PWREN" width="32" offset="0x102800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP1_RSTCTL" width="32" offset="0x102804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP1_CLKCFG" width="32" offset="0x102808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTLP1_STAT" width="32" offset="0x102814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTADVLP0_PWREN" width="32" offset="0x108800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTADVLP0_RSTCTL" width="32" offset="0x108804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTADVLP0_CLKCFG" width="32" offset="0x108808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UARTADVLP0_STAT" width="32" offset="0x108814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MATHACL_PWREN" width="32" offset="0x410800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MATHACL_RSTCTL" width="32" offset="0x410804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MATHACL_STAT" width="32" offset="0x410814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_CRC0_PWREN" width="32" offset="0x440800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_CRC0_RSTCTL" width="32" offset="0x440804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_CRC0_STAT" width="32" offset="0x440814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_AES_PWREN" width="32" offset="0x442800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_AES_RSTCTL" width="32" offset="0x442804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_AES_STAT" width="32" offset="0x442814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TRNG_PWREN" width="32" offset="0x444800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TRNG_RSTCTL" width="32" offset="0x444804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TRNG_STAT" width="32" offset="0x444814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI0_PWREN" width="32" offset="0x468800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI0_RSTCTL" width="32" offset="0x468804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI0_CLKCFG" width="32" offset="0x468808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI0_STAT" width="32" offset="0x468814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI1_PWREN" width="32" offset="0x46A800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI1_RSTCTL" width="32" offset="0x46A804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI1_CLKCFG" width="32" offset="0x46A808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_SPI1_STAT" width="32" offset="0x46A814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UART0_PWREN" width="32" offset="0x500800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UART0_RSTCTL" width="32" offset="0x500804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UART0_CLKCFG" width="32" offset="0x500808" description="IP Clock Configuration Register">
        <bitfield id="BLOCKASYNC" description="Async Clock Request is blocked from starting SYSOSC or forcing bus clock to 32MHz" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_UART0_STAT" width="32" offset="0x500814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MCAN0_PWREN" width="32" offset="0x50E800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MCAN0_RSTCTL" width="32" offset="0x50E804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_MCAN0_STAT" width="32" offset="0x50E814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV4CC0_PWREN" width="32" offset="0x860800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV4CC0_RSTCTL" width="32" offset="0x860804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV4CC0_STAT" width="32" offset="0x860814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV2CC0_PWREN" width="32" offset="0x862800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV2CC0_RSTCTL" width="32" offset="0x862804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16BADV2CC0_STAT" width="32" offset="0x862814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP0_PWREN" width="32" offset="0x868800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP0_RSTCTL" width="32" offset="0x868804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP0_STAT" width="32" offset="0x868814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP1_PWREN" width="32" offset="0x86A800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP1_RSTCTL" width="32" offset="0x86A804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER16B2CCSP1_STAT" width="32" offset="0x86A814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER32B2CC0_PWREN" width="32" offset="0x870800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER32B2CC0_RSTCTL" width="32" offset="0x870804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_GPTIMER32B2CC0_STAT" width="32" offset="0x870814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TMALITE1_PWREN" width="32" offset="0x900800" description="IP Enable Register">
        <bitfield id="ENABLE" description="IP Enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Disable" value="0x0" description=""/>
            <bitenum id="Enable" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TMALITE1_RSTCTL" width="32" offset="0x900804" description="Power Control Register - Write Only Register, Always Read as 0">
        <bitfield id="RESETSTKYCLR" description="Clear the RESET STICKY Bit" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="Clear" value="0x1" description=""/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert Reset to IP Domain." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="Do" value="0x1" description=""/>
        </bitfield>
    </register>
    <register id="SYSCTL_MGMT_TMALITE1_STAT" width="32" offset="0x900814" description="IP State Register - Read Only">
        <bitfield id="RESETSTKY" description="IP has been Reset" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="clear" value="0x0" description=""/>
            <bitenum id="Set" value="0x1" description=""/>
        </bitfield>
    </register>
</module>
