Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 14 08:58:17 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.302ns (29.501%)  route 5.501ns (70.499%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.522     8.453    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X67Y41         LUT4 (Prop_lut4_I0_O)        0.323     8.776 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1/O
                         net (fo=1, routed)           0.000     8.776    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1_n_5
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X67Y41         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 2.300ns (29.501%)  route 5.496ns (70.499%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.517     8.448    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X67Y41         LUT4 (Prop_lut4_I0_O)        0.321     8.769 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1/O
                         net (fo=1, routed)           0.000     8.769    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1_n_5
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X67Y41         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.300ns (29.403%)  route 5.522ns (70.597%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.543     8.474    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X66Y41         LUT4 (Prop_lut4_I0_O)        0.321     8.795 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1/O
                         net (fo=1, routed)           0.000     8.795    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1_n_5
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.302ns (29.774%)  route 5.429ns (70.226%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.450     8.381    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.323     8.704 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1/O
                         net (fo=1, routed)           0.000     8.704    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1_n_5
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 2.304ns (29.962%)  route 5.386ns (70.038%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.406     8.338    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X61Y40         LUT4 (Prop_lut4_I0_O)        0.325     8.663 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1/O
                         net (fo=1, routed)           0.000     8.663    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1_n_5
    SLICE_X61Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X61Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 2.303ns (30.249%)  route 5.310ns (69.751%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.331     8.262    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X66Y41         LUT4 (Prop_lut4_I0_O)        0.324     8.586 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048[0]_i_1/O
                         net (fo=1, routed)           0.000     8.586    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048[0]_i_1_n_5
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 2.274ns (30.291%)  route 5.233ns (69.709%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.254     8.185    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.295     8.480 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092[0]_i_1/O
                         net (fo=1, routed)           0.000     8.480    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092[0]_i_1_n_5
    SLICE_X64Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X64Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y36         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.274ns (30.335%)  route 5.222ns (69.665%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.243     8.174    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.295     8.469 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692[0]_i_1/O
                         net (fo=1, routed)           0.000     8.469    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692[0]_i_1_n_5
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.303ns (30.564%)  route 5.232ns (69.436%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.253     8.184    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.324     8.508 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244[0]_i_1/O
                         net (fo=1, routed)           0.000     8.508    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244[0]_i_1_n_5
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 2.300ns (30.643%)  route 5.206ns (69.357%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.226     8.158    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.321     8.479 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448[0]_i_1/O
                         net (fo=1, routed)           0.000     8.479    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448[0]_i_1_n_5
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.485    




