circuit ALU : @[:@2.0]
  module ALU : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : UInt<32> @[:@6.4]
    input io_b : UInt<32> @[:@6.4]
    input io_op : UInt<4> @[:@6.4]
    input io_shamt : UInt<5> @[:@6.4]
    output io_out : UInt<32> @[:@6.4]
    output io_zero : UInt<1> @[:@6.4]
  
    node _T_9 = eq(io_op, UInt<1>("h0")) @[ALU.scala 24:22:@11.4]
    node _T_10 = and(io_a, io_b) @[ALU.scala 25:32:@13.6]
    node _T_12 = eq(io_op, UInt<1>("h1")) @[ALU.scala 26:29:@17.6]
    node _T_13 = or(io_a, io_b) @[ALU.scala 27:32:@19.8]
    node _T_15 = eq(io_op, UInt<2>("h2")) @[ALU.scala 28:29:@23.8]
    node _T_16 = or(io_a, io_b) @[ALU.scala 29:35:@25.10]
    node _T_17 = not(_T_16) @[ALU.scala 29:27:@26.10]
    node _T_19 = eq(io_op, UInt<2>("h3")) @[ALU.scala 30:29:@30.10]
    node _T_20 = xor(io_a, io_b) @[ALU.scala 31:32:@32.12]
    node _T_22 = eq(io_op, UInt<3>("h4")) @[ALU.scala 32:29:@36.12]
    node _T_23 = add(io_a, io_b) @[ALU.scala 33:32:@38.14]
    node _T_24 = tail(_T_23, 1) @[ALU.scala 33:32:@39.14]
    node _T_26 = eq(io_op, UInt<3>("h5")) @[ALU.scala 34:29:@43.14]
    node _T_27 = sub(io_a, io_b) @[ALU.scala 35:32:@45.16]
    node _T_28 = asUInt(_T_27) @[ALU.scala 35:32:@46.16]
    node _T_29 = tail(_T_28, 1) @[ALU.scala 35:32:@47.16]
    node _T_31 = eq(io_op, UInt<3>("h6")) @[ALU.scala 36:29:@51.16]
    node _T_32 = dshl(io_b, io_shamt) @[ALU.scala 37:32:@53.18]
    node _T_34 = eq(io_op, UInt<3>("h7")) @[ALU.scala 38:29:@57.18]
    node _T_35 = dshr(io_b, io_shamt) @[ALU.scala 39:32:@59.20]
    node _T_37 = eq(io_op, UInt<4>("h8")) @[ALU.scala 40:29:@63.20]
    node _T_38 = lt(io_a, io_b) @[ALU.scala 41:32:@65.22]
    node _T_40 = eq(io_op, UInt<4>("h9")) @[ALU.scala 42:29:@69.22]
    node _T_42 = dshl(io_b, UInt<5>("h10")) @[ALU.scala 43:32:@71.24]
    node _GEN_0 = mux(_T_40, _T_42, UInt<1>("h0")) @[ALU.scala 42:39:@70.22]
    node _GEN_1 = mux(_T_37, _T_38, _GEN_0) @[ALU.scala 40:39:@64.20]
    node _GEN_2 = mux(_T_34, _T_35, _GEN_1) @[ALU.scala 38:39:@58.18]
    node _GEN_3 = mux(_T_31, _T_32, _GEN_2) @[ALU.scala 36:39:@52.16]
    node _GEN_4 = mux(_T_26, _T_29, _GEN_3) @[ALU.scala 34:39:@44.14]
    node _GEN_5 = mux(_T_22, _T_24, _GEN_4) @[ALU.scala 32:39:@37.12]
    node _GEN_6 = mux(_T_19, _T_20, _GEN_5) @[ALU.scala 30:39:@31.10]
    node _GEN_7 = mux(_T_15, _T_17, _GEN_6) @[ALU.scala 28:39:@24.8]
    node _GEN_8 = mux(_T_12, _T_13, _GEN_7) @[ALU.scala 26:39:@18.6]
    node _GEN_9 = mux(_T_9, _T_10, _GEN_8) @[ALU.scala 24:32:@12.4]
    node _T_44 = sub(io_a, io_b) @[ALU.scala 48:27:@77.4]
    node _T_45 = asUInt(_T_44) @[ALU.scala 48:27:@78.4]
    node _T_46 = tail(_T_45, 1) @[ALU.scala 48:27:@79.4]
    node _T_48 = eq(_T_46, UInt<1>("h0")) @[ALU.scala 48:36:@80.4]
    io_out <= bits(_GEN_9, 31, 0)
    io_zero <= _T_48
