

================================================================
== Vitis HLS Report for 'compute_matmul'
================================================================
* Date:           Thu Apr 24 21:07:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_matmul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_matmul_Pipeline_VITIS_LOOP_32_1_fu_140  |compute_matmul_Pipeline_VITIS_LOOP_32_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute           |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_37_2  |        ?|        ?|         9|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     158|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|     420|     475|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     173|    -|
|Register         |        -|     -|     332|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     5|     752|     806|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_matmul_Pipeline_VITIS_LOOP_32_1_fu_140  |compute_matmul_Pipeline_VITIS_LOOP_32_1  |        0|   0|   65|  126|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U25                  |fadd_32ns_32ns_32_4_full_dsp_1           |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U26                   |fmul_32ns_32ns_32_3_max_dsp_1            |        0|   3|  128|  135|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   5|  420|  475|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vec_local_U  |compute_matmul_vec_local_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                        |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_200_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln37_fu_215_p2   |         +|   0|  0|  38|          31|           1|
    |ap_block_state6      |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_195_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln37_fu_210_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 158|         128|          68|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         15|    1|         15|
    |ap_done             |   9|          2|    1|          2|
    |col_size_blk_n      |   9|          2|    1|          2|
    |col_size_c_blk_n    |   9|          2|    1|          2|
    |i_1_fu_64           |   9|          2|   31|         62|
    |j_reg_117           |   9|          2|   31|         62|
    |mat_stream_blk_n    |   9|          2|    1|          2|
    |out_stream_blk_n    |   9|          2|    1|          2|
    |sum_local_reg_128   |   9|          2|   32|         64|
    |vec_local_address0  |   9|          2|   10|         20|
    |vec_local_ce0       |   9|          2|    1|          2|
    |vec_local_we0       |   9|          2|    1|          2|
    |vec_size_blk_n      |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 173|         39|  113|        239|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln36_reg_260                                                 |  31|   0|   31|          0|
    |add_ln37_reg_268                                                 |  31|   0|   31|          0|
    |ap_CS_fsm                                                        |  14|   0|   14|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |col_size_2_reg_246                                               |  32|   0|   32|          0|
    |grp_compute_matmul_Pipeline_VITIS_LOOP_32_1_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_64                                                        |  31|   0|   31|          0|
    |j_reg_117                                                        |  31|   0|   31|          0|
    |mat_stream_read_reg_283                                          |  32|   0|   32|          0|
    |mul_i_reg_293                                                    |  32|   0|   32|          0|
    |sum_local_reg_128                                                |  32|   0|   32|          0|
    |vec_local_load_reg_278                                           |  32|   0|   32|          0|
    |vec_size_1_reg_251                                               |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 332|   0|  332|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|vec_size_dout              |   in|   32|     ap_fifo|        vec_size|       pointer|
|vec_size_empty_n           |   in|    1|     ap_fifo|        vec_size|       pointer|
|vec_size_read              |  out|    1|     ap_fifo|        vec_size|       pointer|
|vec_size_num_data_valid    |   in|    3|     ap_fifo|        vec_size|       pointer|
|vec_size_fifo_cap          |   in|    3|     ap_fifo|        vec_size|       pointer|
|col_size_dout              |   in|   32|     ap_fifo|        col_size|       pointer|
|col_size_empty_n           |   in|    1|     ap_fifo|        col_size|       pointer|
|col_size_read              |  out|    1|     ap_fifo|        col_size|       pointer|
|col_size_num_data_valid    |   in|    3|     ap_fifo|        col_size|       pointer|
|col_size_fifo_cap          |   in|    3|     ap_fifo|        col_size|       pointer|
|col_size_c_din             |  out|   32|     ap_fifo|      col_size_c|       pointer|
|col_size_c_full_n          |   in|    1|     ap_fifo|      col_size_c|       pointer|
|col_size_c_write           |  out|    1|     ap_fifo|      col_size_c|       pointer|
|col_size_c_num_data_valid  |   in|    3|     ap_fifo|      col_size_c|       pointer|
|col_size_c_fifo_cap        |   in|    3|     ap_fifo|      col_size_c|       pointer|
|vec_stream_dout            |   in|   32|     ap_fifo|      vec_stream|       pointer|
|vec_stream_empty_n         |   in|    1|     ap_fifo|      vec_stream|       pointer|
|vec_stream_read            |  out|    1|     ap_fifo|      vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    3|     ap_fifo|      vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    3|     ap_fifo|      vec_stream|       pointer|
|mat_stream_dout            |   in|   32|     ap_fifo|      mat_stream|       pointer|
|mat_stream_empty_n         |   in|    1|     ap_fifo|      mat_stream|       pointer|
|mat_stream_read            |  out|    1|     ap_fifo|      mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    3|     ap_fifo|      mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    3|     ap_fifo|      mat_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|      out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|      out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|      out_stream|       pointer|
|out_stream_num_data_valid  |   in|    3|     ap_fifo|      out_stream|       pointer|
|out_stream_fifo_cap        |   in|    3|     ap_fifo|      out_stream|       pointer|
+---------------------------+-----+-----+------------+----------------+--------------+

