[2025-09-17 11:45:12] START suite=qualcomm_srv trace=srv685_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv685_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2600279 heartbeat IPC: 3.846 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5458526 heartbeat IPC: 3.499 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5458526 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5458526 cumulative IPC: 3.664 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 9455001 heartbeat IPC: 2.502 cumulative IPC: 2.502 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 13595632 heartbeat IPC: 2.415 cumulative IPC: 2.458 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 17528183 heartbeat IPC: 2.543 cumulative IPC: 2.486 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 21470458 heartbeat IPC: 2.537 cumulative IPC: 2.498 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 25401833 heartbeat IPC: 2.544 cumulative IPC: 2.507 (Simulation time: 00 hr 05 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv685_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000015 cycles: 29894314 heartbeat IPC: 2.226 cumulative IPC: 2.455 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 35912717 heartbeat IPC: 1.662 cumulative IPC: 2.299 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 39937958 heartbeat IPC: 2.484 cumulative IPC: 2.32 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 44084975 heartbeat IPC: 2.411 cumulative IPC: 2.33 (Simulation time: 00 hr 08 min 21 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 42559318 cumulative IPC: 2.35 (Simulation time: 00 hr 09 min 03 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 42559318 cumulative IPC: 2.35 (Simulation time: 00 hr 09 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv685_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.35 instructions: 100000001 cycles: 42559318
CPU 0 Branch Prediction Accuracy: 97.35% MPKI: 4.174 Average ROB Occupancy at Mispredict: 51.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0068
BRANCH_INDIRECT: 0.002
BRANCH_CONDITIONAL: 3.95
BRANCH_DIRECT_CALL: 0.01713
BRANCH_INDIRECT_CALL: 0.00852
BRANCH_RETURN: 0.19


====Backend Stall Breakdown====
ROB_STALL: 189959
LQ_STALL: 0
SQ_STALL: 1242128


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 165.10667
REPLAY_LOAD: 94.781395
NON_REPLAY_LOAD: 37.439243

== Total ==
ADDR_TRANS: 24766
REPLAY_LOAD: 20378
NON_REPLAY_LOAD: 144815

== Counts ==
ADDR_TRANS: 150
REPLAY_LOAD: 215
NON_REPLAY_LOAD: 3868

cpu0->cpu0_STLB TOTAL        ACCESS:     943878 HIT:     942377 MISS:       1501 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     943878 HIT:     942377 MISS:       1501 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 333.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3005046 HIT:    2934458 MISS:      70588 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2930809 HIT:    2894121 MISS:      36688 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      32551 HIT:       1133 MISS:      31418 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      39168 HIT:      39148 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2518 HIT:         56 MISS:       2462 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 201.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16324471 HIT:   12255037 MISS:    4069434 MSHR_MERGE:    1170690
cpu0->cpu0_L1I LOAD         ACCESS:   16324471 HIT:   12255037 MISS:    4069434 MSHR_MERGE:    1170690
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29213550 HIT:   29080672 MISS:     132878 MSHR_MERGE:      65743
cpu0->cpu0_L1D LOAD         ACCESS:   13235914 HIT:   13194044 MISS:      41870 MSHR_MERGE:       9805
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   15974458 HIT:   15885989 MISS:      88469 MSHR_MERGE:      55917
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3178 HIT:        639 MISS:       2539 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 209.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13411448 HIT:   12155842 MISS:    1255606 MSHR_MERGE:     643024
cpu0->cpu0_ITLB LOAD         ACCESS:   13411448 HIT:   12155842 MISS:    1255606 MSHR_MERGE:     643024
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.135 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26670972 HIT:   26118592 MISS:     552380 MSHR_MERGE:     221084
cpu0->cpu0_DTLB LOAD         ACCESS:   26670972 HIT:   26118592 MISS:     552380 MSHR_MERGE:     221084
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.275 cycles
cpu0->LLC TOTAL        ACCESS:     106890 HIT:      52267 MISS:      54623 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      36688 HIT:       9160 MISS:      27528 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      31418 HIT:       6739 MISS:      24679 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      36322 HIT:      36272 MISS:         50 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2462 HIT:         96 MISS:       2366 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 222.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2341
  ROW_BUFFER_MISS:      52185
  AVG DBUS CONGESTED CYCLE: 4.639
Channel 0 WQ ROW_BUFFER_HIT:       4552
  ROW_BUFFER_MISS:      26306
  FULL:          0
Channel 0 REFRESHES ISSUED:       3547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       452271         1783         1089         3148
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           29           36           24          575
  STLB miss resolved @ L2C                0            5            6            4           52
  STLB miss resolved @ LLC                0            4            5           12           85
  STLB miss resolved @ MEM                0           53           60           77         1384

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             609345        38690       504369          929          878
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            8          119
  STLB miss resolved @ L2C                0            0            4            1           18
  STLB miss resolved @ LLC                0            1            3           11           18
  STLB miss resolved @ MEM                2            0           22           52          516
[2025-09-17 11:54:16] END   suite=qualcomm_srv trace=srv685_ap (rc=0)
