{"vcs1":{"timestamp_begin":1731905499.882070720, "rt":2.14, "ut":0.87, "st":0.27}}
{"vcselab":{"timestamp_begin":1731905502.107300463, "rt":1.33, "ut":0.35, "st":0.19}}
{"link":{"timestamp_begin":1731905503.511409628, "rt":0.41, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731905499.220958239}
{"VCS_COMP_START_TIME": 1731905499.220958239}
{"VCS_COMP_END_TIME": 1731905511.566053420}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334256}}
{"stitch_vcselab": {"peak_mem": 231580}}
