|BUS_2020510014_2020510028_2021510022
ALU_overflow <= 7476:inst134.1Q
SM_Empty <= inst39.DB_MAX_OUTPUT_PORT_TYPE
SM_Full <= inst30.DB_MAX_OUTPUT_PORT_TYPE
CLK_Register => Stack_Pointer:inst17.clock
CLK_Register => Sequence_Counter:inst4.clock
CLK_Register => Instruction_Register:inst15.clock
CLK_Register => Program_Counter:inst16.clock
CLK_Register => GP_Register:inst6.clock
CLK_Register => GP_Register:inst10.clock
CLK_Register => GP_Register:inst11.clock
CLK_Register => Input_Register:inst19.clock
CLK_Register => Address_Register:inst18.clock
CLK_Register => Output_Register:inst20.clock
CLK_Memory => InstructionMemory_32x11:inst1.clock
CLK_Memory => StackMemory_16x5:inst3.clock
CLK_Memory => DataMemory_16x4:inst2.clock
PC_Out[0] <= Program_Counter:inst16.q[0]
PC_Out[1] <= Program_Counter:inst16.q[1]
PC_Out[2] <= Program_Counter:inst16.q[2]
PC_Out[3] <= Program_Counter:inst16.q[3]
PC_Out[4] <= Program_Counter:inst16.q[4]
SM_Out[0] <= StackMemory_16x5:inst3.q[0]
SM_Out[1] <= StackMemory_16x5:inst3.q[1]
SM_Out[2] <= StackMemory_16x5:inst3.q[2]
SM_Out[3] <= StackMemory_16x5:inst3.q[3]
SM_Out[4] <= StackMemory_16x5:inst3.q[4]
ALU_MUX_1_OUT[0] <= LPM_MUX_4x2:inst7.result[0]
ALU_MUX_1_OUT[1] <= LPM_MUX_4x2:inst7.result[1]
ALU_MUX_1_OUT[2] <= LPM_MUX_4x2:inst7.result[2]
ALU_MUX_1_OUT[3] <= LPM_MUX_4x2:inst7.result[3]
GP_R_out_0[0] <= GP_Register:inst6.q[0]
GP_R_out_0[1] <= GP_Register:inst6.q[1]
GP_R_out_0[2] <= GP_Register:inst6.q[2]
GP_R_out_0[3] <= GP_Register:inst6.q[3]
GP_R_out_1[0] <= GP_Register:inst10.q[0]
GP_R_out_1[1] <= GP_Register:inst10.q[1]
GP_R_out_1[2] <= GP_Register:inst10.q[2]
GP_R_out_1[3] <= GP_Register:inst10.q[3]
GP_R_out_2[0] <= GP_Register:inst11.q[0]
GP_R_out_2[1] <= GP_Register:inst11.q[1]
GP_R_out_2[2] <= GP_Register:inst11.q[2]
GP_R_out_2[3] <= GP_Register:inst11.q[3]
Input_R_[0] => Input_Register:inst19.data[0]
Input_R_[1] => Input_Register:inst19.data[1]
Input_R_[2] => Input_Register:inst19.data[2]
Input_R_[3] => Input_Register:inst19.data[3]
ALU_out[0] <= ALU_2020510014_2020510028_2021510022:inst.Rout[0]
ALU_out[1] <= ALU_2020510014_2020510028_2021510022:inst.Rout[1]
ALU_out[2] <= ALU_2020510014_2020510028_2021510022:inst.Rout[2]
ALU_out[3] <= ALU_2020510014_2020510028_2021510022:inst.Rout[3]
DataM_Out[0] <= DataMemory_16x4:inst2.q[0]
DataM_Out[1] <= DataMemory_16x4:inst2.q[1]
DataM_Out[2] <= DataMemory_16x4:inst2.q[2]
DataM_Out[3] <= DataMemory_16x4:inst2.q[3]
ALU_MUX_2_OUT[0] <= LPM_MUX_4x2:inst8.result[0]
ALU_MUX_2_OUT[1] <= LPM_MUX_4x2:inst8.result[1]
ALU_MUX_2_OUT[2] <= LPM_MUX_4x2:inst8.result[2]
ALU_MUX_2_OUT[3] <= LPM_MUX_4x2:inst8.result[3]
Q_ <= Instruction_R_Out[10].DB_MAX_OUTPUT_PORT_TYPE
AR_Out[0] <= Address_Register:inst18.q[0]
AR_Out[1] <= Address_Register:inst18.q[1]
AR_Out[2] <= Address_Register:inst18.q[2]
AR_Out[3] <= Address_Register:inst18.q[3]
BUS_SEL[0] <= inst86.DB_MAX_OUTPUT_PORT_TYPE
BUS_SEL[1] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
BUS_SEL[2] <= inst79.DB_MAX_OUTPUT_PORT_TYPE
GP_LD_EN[0] <= inst116[0].DB_MAX_OUTPUT_PORT_TYPE
GP_LD_EN[1] <= inst116[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= Instruction_R_Out[6].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= Instruction_R_Out[7].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= Instruction_R_Out[8].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= Instruction_R_Out[9].DB_MAX_OUTPUT_PORT_TYPE
Output_R[0] <= Output_Register:inst20.q[0]
Output_R[1] <= Output_Register:inst20.q[1]
Output_R[2] <= Output_Register:inst20.q[2]
Output_R[3] <= Output_Register:inst20.q[3]
Rd_Out[0] <= Instruction_R_Out[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_Out[1] <= Instruction_R_Out[5].DB_MAX_OUTPUT_PORT_TYPE
S1_Out[0] <= Instruction_R_Out[2].DB_MAX_OUTPUT_PORT_TYPE
S1_Out[1] <= Instruction_R_Out[3].DB_MAX_OUTPUT_PORT_TYPE
S2_Out[0] <= Instruction_R_Out[0].DB_MAX_OUTPUT_PORT_TYPE
S2_Out[1] <= Instruction_R_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SP_Depth[0] <= SP_Out[0].DB_MAX_OUTPUT_PORT_TYPE
SP_Depth[1] <= SP_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SP_Depth[2] <= SP_Out[2].DB_MAX_OUTPUT_PORT_TYPE
SP_Depth[3] <= SP_Out[3].DB_MAX_OUTPUT_PORT_TYPE
T_[0] <= Sequence_Counter:inst4.q[0]
T_[1] <= Sequence_Counter:inst4.q[1]
T_[2] <= Sequence_Counter:inst4.q[2]


|BUS_2020510014_2020510028_2021510022|7476:inst134
2QN <= 5.DB_MAX_OUTPUT_PORT_TYPE
2PRN => 7.PRESET
2CLRN => 7.ACLR
2K => 7~1.IN0
2J => 7~0.IN1
2CLK => 7.CLK
2Q <= 7.DB_MAX_OUTPUT_PORT_TYPE
1QN <= 6.DB_MAX_OUTPUT_PORT_TYPE
1PRN => 8.PRESET
1CLRN => 8.ACLR
1K => 8~1.IN0
1J => 8~0.IN1
1CLK => 8.CLK
1Q <= 8.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst
overflow <= inst13.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => decode3_8:inst11.data[0]
opcode[0] => LPM_MUX_8x1_BUS:inst12.sel[0]
opcode[1] => decode3_8:inst11.data[1]
opcode[1] => LPM_MUX_8x1_BUS:inst12.sel[1]
opcode[2] => decode3_8:inst11.data[2]
opcode[2] => LPM_MUX_8x1_BUS:inst12.sel[2]
R1[0] => Full_Adder_4_Bit:inst2.A[0]
R1[0] => Increment_Operation:inst26.A[0]
R1[0] => Shift_Operator_Left:inst3.in[0]
R1[0] => Shift_Operator_Right:inst.in[0]
R1[0] => inst5[0].IN0
R1[0] => inst6[0].IN0
R1[0] => inst1[0].IN0
R1[1] => Full_Adder_4_Bit:inst2.A[1]
R1[1] => Increment_Operation:inst26.A[1]
R1[1] => Shift_Operator_Left:inst3.in[1]
R1[1] => Shift_Operator_Right:inst.in[1]
R1[1] => inst5[1].IN0
R1[1] => inst6[1].IN0
R1[1] => inst1[1].IN0
R1[2] => Full_Adder_4_Bit:inst2.A[2]
R1[2] => Increment_Operation:inst26.A[2]
R1[2] => Shift_Operator_Left:inst3.in[2]
R1[2] => Shift_Operator_Right:inst.in[2]
R1[2] => inst5[2].IN0
R1[2] => inst6[2].IN0
R1[2] => inst1[2].IN0
R1[3] => Full_Adder_4_Bit:inst2.A[3]
R1[3] => Increment_Operation:inst26.A[3]
R1[3] => Shift_Operator_Left:inst3.in[3]
R1[3] => Shift_Operator_Right:inst.in[3]
R1[3] => inst5[3].IN0
R1[3] => inst6[3].IN0
R1[3] => inst1[3].IN0
R2[0] => Full_Adder_4_Bit:inst2.B[0]
R2[0] => inst5[0].IN1
R2[0] => inst1[0].IN1
R2[1] => Full_Adder_4_Bit:inst2.B[1]
R2[1] => inst5[1].IN1
R2[1] => inst1[1].IN1
R2[2] => Full_Adder_4_Bit:inst2.B[2]
R2[2] => inst5[2].IN1
R2[2] => inst1[2].IN1
R2[3] => Full_Adder_4_Bit:inst2.B[3]
R2[3] => inst5[3].IN1
R2[3] => inst1[3].IN1
Rout[0] <= LPM_MUX_8x1_BUS:inst12.result[0]
Rout[1] <= LPM_MUX_8x1_BUS:inst12.result[1]
Rout[2] <= LPM_MUX_8x1_BUS:inst12.result[2]
Rout[3] <= LPM_MUX_8x1_BUS:inst12.result[3]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|decode3_8:inst11
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|decode3_8:inst11|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|decode3_8:inst11|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Full_Adder_4_Bit:inst2
Carry_out <= Full_Adder:inst3.Carry_out
A[0] => Full_Adder:inst.A_in
A[1] => Full_Adder:inst1.A_in
A[2] => Full_Adder:inst2.A_in
A[3] => Full_Adder:inst3.A_in
B[0] => Full_Adder:inst.B_in
B[1] => Full_Adder:inst1.B_in
B[2] => Full_Adder:inst2.B_in
B[3] => Full_Adder:inst3.B_in
Sum_out[0] <= Full_Adder:inst.Sum_out
Sum_out[1] <= Full_Adder:inst1.Sum_out
Sum_out[2] <= Full_Adder:inst2.Sum_out
Sum_out[3] <= Full_Adder:inst3.Sum_out


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Full_Adder_4_Bit:inst2|Full_Adder:inst3
Carry_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_in => inst.IN0
A_in => inst2.IN0
B_in => inst.IN1
B_in => inst2.IN1
Carry_in => inst4.IN1
Carry_in => inst3.IN1
Sum_out <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Full_Adder_4_Bit:inst2|Full_Adder:inst2
Carry_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_in => inst.IN0
A_in => inst2.IN0
B_in => inst.IN1
B_in => inst2.IN1
Carry_in => inst4.IN1
Carry_in => inst3.IN1
Sum_out <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Full_Adder_4_Bit:inst2|Full_Adder:inst1
Carry_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_in => inst.IN0
A_in => inst2.IN0
B_in => inst.IN1
B_in => inst2.IN1
Carry_in => inst4.IN1
Carry_in => inst3.IN1
Sum_out <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Full_Adder_4_Bit:inst2|Full_Adder:inst
Carry_out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A_in => inst.IN0
A_in => inst2.IN0
B_in => inst.IN1
B_in => inst2.IN1
Carry_in => inst4.IN1
Carry_in => inst3.IN1
Sum_out <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Increment_Operation:inst26
Carry_out <= Half_Adder:inst3.Carry_out
A[0] => Half_Adder:inst.A
A[1] => Half_Adder:inst1.A
A[2] => Half_Adder:inst2.A
A[3] => Half_Adder:inst3.A
Sum_out[0] <= Half_Adder:inst.Sum_out
Sum_out[1] <= Half_Adder:inst1.Sum_out
Sum_out[2] <= Half_Adder:inst2.Sum_out
Sum_out[3] <= Half_Adder:inst3.Sum_out


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Increment_Operation:inst26|Half_Adder:inst3
Sum_out <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
Carry_in => inst.IN1
Carry_in => inst2.IN1
Carry_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Increment_Operation:inst26|Half_Adder:inst2
Sum_out <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
Carry_in => inst.IN1
Carry_in => inst2.IN1
Carry_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Increment_Operation:inst26|Half_Adder:inst1
Sum_out <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
Carry_in => inst.IN1
Carry_in => inst2.IN1
Carry_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Increment_Operation:inst26|Half_Adder:inst
Sum_out <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
Carry_in => inst.IN1
Carry_in => inst2.IN1
Carry_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3
overflow <= SHIFT:inst7.result
in[0] => SHIFT:inst3.data2
in[0] => SHIFT:inst.data0
in[1] => SHIFT:inst4.data2
in[1] => SHIFT:inst3.data0
in[1] => SHIFT:inst.data1
in[2] => SHIFT:inst5.data2
in[2] => SHIFT:inst4.data0
in[2] => SHIFT:inst3.data1
in[3] => SHIFT:inst7.data2
in[3] => SHIFT:inst5.data0
in[3] => SHIFT:inst4.data1
en => SHIFT:inst7.sel[1]
en => SHIFT:inst5.sel[1]
en => SHIFT:inst4.sel[1]
en => SHIFT:inst3.sel[1]
en => SHIFT:inst.sel[1]
out[0] <= SHIFT:inst.result
out[1] <= SHIFT:inst3.result
out[2] <= SHIFT:inst4.result
out[3] <= SHIFT:inst5.result


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst7
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst7|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst5
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst5|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst4
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst4|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst4|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst3
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst3|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Left:inst3|SHIFT:inst|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|LPM_MUX_8x1_BUS:inst12
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|LPM_MUX_8x1_BUS:inst12|LPM_MUX:LPM_MUX_component
data[0][0] => mux_k6e:auto_generated.data[0]
data[0][1] => mux_k6e:auto_generated.data[1]
data[0][2] => mux_k6e:auto_generated.data[2]
data[0][3] => mux_k6e:auto_generated.data[3]
data[1][0] => mux_k6e:auto_generated.data[4]
data[1][1] => mux_k6e:auto_generated.data[5]
data[1][2] => mux_k6e:auto_generated.data[6]
data[1][3] => mux_k6e:auto_generated.data[7]
data[2][0] => mux_k6e:auto_generated.data[8]
data[2][1] => mux_k6e:auto_generated.data[9]
data[2][2] => mux_k6e:auto_generated.data[10]
data[2][3] => mux_k6e:auto_generated.data[11]
data[3][0] => mux_k6e:auto_generated.data[12]
data[3][1] => mux_k6e:auto_generated.data[13]
data[3][2] => mux_k6e:auto_generated.data[14]
data[3][3] => mux_k6e:auto_generated.data[15]
data[4][0] => mux_k6e:auto_generated.data[16]
data[4][1] => mux_k6e:auto_generated.data[17]
data[4][2] => mux_k6e:auto_generated.data[18]
data[4][3] => mux_k6e:auto_generated.data[19]
data[5][0] => mux_k6e:auto_generated.data[20]
data[5][1] => mux_k6e:auto_generated.data[21]
data[5][2] => mux_k6e:auto_generated.data[22]
data[5][3] => mux_k6e:auto_generated.data[23]
data[6][0] => mux_k6e:auto_generated.data[24]
data[6][1] => mux_k6e:auto_generated.data[25]
data[6][2] => mux_k6e:auto_generated.data[26]
data[6][3] => mux_k6e:auto_generated.data[27]
data[7][0] => mux_k6e:auto_generated.data[28]
data[7][1] => mux_k6e:auto_generated.data[29]
data[7][2] => mux_k6e:auto_generated.data[30]
data[7][3] => mux_k6e:auto_generated.data[31]
sel[0] => mux_k6e:auto_generated.sel[0]
sel[1] => mux_k6e:auto_generated.sel[1]
sel[2] => mux_k6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_k6e:auto_generated.result[0]
result[1] <= mux_k6e:auto_generated.result[1]
result[2] <= mux_k6e:auto_generated.result[2]
result[3] <= mux_k6e:auto_generated.result[3]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|LPM_MUX_8x1_BUS:inst12|LPM_MUX:LPM_MUX_component|mux_k6e:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
data[24] => _~134.IN1
data[24] => _~143.IN1
data[25] => _~91.IN1
data[25] => _~100.IN1
data[26] => _~48.IN1
data[26] => _~57.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~147.IN0
data[29] => _~104.IN0
data[30] => _~61.IN0
data[31] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst
overflow <= SHIFT:inst7.result
in[0] => SHIFT:inst3.data2
in[0] => SHIFT:inst.data0
in[1] => SHIFT:inst4.data2
in[1] => SHIFT:inst3.data0
in[1] => SHIFT:inst.data1
in[2] => SHIFT:inst5.data2
in[2] => SHIFT:inst4.data0
in[2] => SHIFT:inst3.data1
in[3] => SHIFT:inst7.data2
in[3] => SHIFT:inst5.data0
in[3] => SHIFT:inst4.data1
en => SHIFT:inst7.sel[0]
en => SHIFT:inst5.sel[0]
en => SHIFT:inst4.sel[0]
en => SHIFT:inst3.sel[0]
en => SHIFT:inst.sel[0]
out[0] <= SHIFT:inst.result
out[1] <= SHIFT:inst3.result
out[2] <= SHIFT:inst4.result
out[3] <= SHIFT:inst5.result


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst7
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst7|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst5
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst5|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst4
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst4|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst4|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst3
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst3|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[1][0] => mux_b6e:auto_generated.data[1]
data[2][0] => mux_b6e:auto_generated.data[2]
sel[0] => mux_b6e:auto_generated.sel[0]
sel[1] => mux_b6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]


|BUS_2020510014_2020510028_2021510022|ALU_2020510014_2020510028_2021510022:inst|Shift_Operator_Right:inst|SHIFT:inst|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0]~0.IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~1.IN0


|BUS_2020510014_2020510028_2021510022|Instruction_Register:inst15
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|BUS_2020510014_2020510028_2021510022|Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component
clock => cntr_jdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jdj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jdj:auto_generated.sload
data[0] => cntr_jdj:auto_generated.data[0]
data[1] => cntr_jdj:auto_generated.data[1]
data[2] => cntr_jdj:auto_generated.data[2]
data[3] => cntr_jdj:auto_generated.data[3]
data[4] => cntr_jdj:auto_generated.data[4]
data[5] => cntr_jdj:auto_generated.data[5]
data[6] => cntr_jdj:auto_generated.data[6]
data[7] => cntr_jdj:auto_generated.data[7]
data[8] => cntr_jdj:auto_generated.data[8]
data[9] => cntr_jdj:auto_generated.data[9]
data[10] => cntr_jdj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_jdj:auto_generated.q[0]
q[1] <= cntr_jdj:auto_generated.q[1]
q[2] <= cntr_jdj:auto_generated.q[2]
q[3] <= cntr_jdj:auto_generated.q[3]
q[4] <= cntr_jdj:auto_generated.q[4]
q[5] <= cntr_jdj:auto_generated.q[5]
q[6] <= cntr_jdj:auto_generated.q[6]
q[7] <= cntr_jdj:auto_generated.q[7]
q[8] <= cntr_jdj:auto_generated.q[8]
q[9] <= cntr_jdj:auto_generated.q[9]
q[10] <= cntr_jdj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst14
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst14|lpm_decode:LPM_DECODE_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst14|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|Instruction_Decoder:inst28
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|BUS_2020510014_2020510028_2021510022|Instruction_Decoder:inst28|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|BUS_2020510014_2020510028_2021510022|Instruction_Decoder:inst28|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|Sequence_Decoder:inst5
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]


|BUS_2020510014_2020510028_2021510022|Sequence_Decoder:inst5|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|BUS_2020510014_2020510028_2021510022|Sequence_Decoder:inst5|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|Sequence_Counter:inst4
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|BUS_2020510014_2020510028_2021510022|Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component
clock => cntr_bri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_bri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bri:auto_generated.q[0]
q[1] <= cntr_bri:auto_generated.q[1]
q[2] <= cntr_bri:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~11.IN0
sclr => _~14.IN0


|BUS_2020510014_2020510028_2021510022|zero_decode2:inst132
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]


|BUS_2020510014_2020510028_2021510022|zero_decode2:inst132|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|BUS_2020510014_2020510028_2021510022|zero_decode2:inst132|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|zero_decode:inst130
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
data[4] => lpm_decode:LPM_DECODE_component.data[4]
data[5] => lpm_decode:LPM_DECODE_component.data[5]
data[6] => lpm_decode:LPM_DECODE_component.data[6]
data[7] => lpm_decode:LPM_DECODE_component.data[7]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]


|BUS_2020510014_2020510028_2021510022|zero_decode:inst130|lpm_decode:LPM_DECODE_component
data[0] => decode_fdf:auto_generated.data[0]
data[1] => decode_fdf:auto_generated.data[1]
data[2] => decode_fdf:auto_generated.data[2]
data[3] => decode_fdf:auto_generated.data[3]
data[4] => decode_fdf:auto_generated.data[4]
data[5] => decode_fdf:auto_generated.data[5]
data[6] => decode_fdf:auto_generated.data[6]
data[7] => decode_fdf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_fdf:auto_generated.eq[0]
eq[1] <= decode_fdf:auto_generated.eq[1]
eq[2] <= decode_fdf:auto_generated.eq[2]
eq[3] <= decode_fdf:auto_generated.eq[3]
eq[4] <= decode_fdf:auto_generated.eq[4]
eq[5] <= decode_fdf:auto_generated.eq[5]
eq[6] <= decode_fdf:auto_generated.eq[6]
eq[7] <= decode_fdf:auto_generated.eq[7]
eq[8] <= decode_fdf:auto_generated.eq[8]
eq[9] <= decode_fdf:auto_generated.eq[9]
eq[10] <= decode_fdf:auto_generated.eq[10]
eq[11] <= decode_fdf:auto_generated.eq[11]
eq[12] <= decode_fdf:auto_generated.eq[12]
eq[13] <= decode_fdf:auto_generated.eq[13]
eq[14] <= decode_fdf:auto_generated.eq[14]
eq[15] <= decode_fdf:auto_generated.eq[15]
eq[16] <= decode_fdf:auto_generated.eq[16]
eq[17] <= decode_fdf:auto_generated.eq[17]
eq[18] <= decode_fdf:auto_generated.eq[18]
eq[19] <= decode_fdf:auto_generated.eq[19]
eq[20] <= decode_fdf:auto_generated.eq[20]
eq[21] <= decode_fdf:auto_generated.eq[21]
eq[22] <= decode_fdf:auto_generated.eq[22]
eq[23] <= decode_fdf:auto_generated.eq[23]
eq[24] <= decode_fdf:auto_generated.eq[24]
eq[25] <= decode_fdf:auto_generated.eq[25]
eq[26] <= decode_fdf:auto_generated.eq[26]
eq[27] <= decode_fdf:auto_generated.eq[27]
eq[28] <= decode_fdf:auto_generated.eq[28]
eq[29] <= decode_fdf:auto_generated.eq[29]
eq[30] <= decode_fdf:auto_generated.eq[30]
eq[31] <= decode_fdf:auto_generated.eq[31]
eq[32] <= decode_fdf:auto_generated.eq[32]
eq[33] <= decode_fdf:auto_generated.eq[33]
eq[34] <= decode_fdf:auto_generated.eq[34]
eq[35] <= decode_fdf:auto_generated.eq[35]
eq[36] <= decode_fdf:auto_generated.eq[36]
eq[37] <= decode_fdf:auto_generated.eq[37]
eq[38] <= decode_fdf:auto_generated.eq[38]
eq[39] <= decode_fdf:auto_generated.eq[39]
eq[40] <= decode_fdf:auto_generated.eq[40]
eq[41] <= decode_fdf:auto_generated.eq[41]
eq[42] <= decode_fdf:auto_generated.eq[42]
eq[43] <= decode_fdf:auto_generated.eq[43]
eq[44] <= decode_fdf:auto_generated.eq[44]
eq[45] <= decode_fdf:auto_generated.eq[45]
eq[46] <= decode_fdf:auto_generated.eq[46]
eq[47] <= decode_fdf:auto_generated.eq[47]
eq[48] <= decode_fdf:auto_generated.eq[48]
eq[49] <= decode_fdf:auto_generated.eq[49]
eq[50] <= decode_fdf:auto_generated.eq[50]
eq[51] <= decode_fdf:auto_generated.eq[51]
eq[52] <= decode_fdf:auto_generated.eq[52]
eq[53] <= decode_fdf:auto_generated.eq[53]
eq[54] <= decode_fdf:auto_generated.eq[54]
eq[55] <= decode_fdf:auto_generated.eq[55]
eq[56] <= decode_fdf:auto_generated.eq[56]
eq[57] <= decode_fdf:auto_generated.eq[57]
eq[58] <= decode_fdf:auto_generated.eq[58]
eq[59] <= decode_fdf:auto_generated.eq[59]
eq[60] <= decode_fdf:auto_generated.eq[60]
eq[61] <= decode_fdf:auto_generated.eq[61]
eq[62] <= decode_fdf:auto_generated.eq[62]
eq[63] <= decode_fdf:auto_generated.eq[63]
eq[64] <= decode_fdf:auto_generated.eq[64]
eq[65] <= decode_fdf:auto_generated.eq[65]
eq[66] <= decode_fdf:auto_generated.eq[66]
eq[67] <= decode_fdf:auto_generated.eq[67]
eq[68] <= decode_fdf:auto_generated.eq[68]
eq[69] <= decode_fdf:auto_generated.eq[69]
eq[70] <= decode_fdf:auto_generated.eq[70]
eq[71] <= decode_fdf:auto_generated.eq[71]
eq[72] <= decode_fdf:auto_generated.eq[72]
eq[73] <= decode_fdf:auto_generated.eq[73]
eq[74] <= decode_fdf:auto_generated.eq[74]
eq[75] <= decode_fdf:auto_generated.eq[75]
eq[76] <= decode_fdf:auto_generated.eq[76]
eq[77] <= decode_fdf:auto_generated.eq[77]
eq[78] <= decode_fdf:auto_generated.eq[78]
eq[79] <= decode_fdf:auto_generated.eq[79]
eq[80] <= decode_fdf:auto_generated.eq[80]
eq[81] <= decode_fdf:auto_generated.eq[81]
eq[82] <= decode_fdf:auto_generated.eq[82]
eq[83] <= decode_fdf:auto_generated.eq[83]
eq[84] <= decode_fdf:auto_generated.eq[84]
eq[85] <= decode_fdf:auto_generated.eq[85]
eq[86] <= decode_fdf:auto_generated.eq[86]
eq[87] <= decode_fdf:auto_generated.eq[87]
eq[88] <= decode_fdf:auto_generated.eq[88]
eq[89] <= decode_fdf:auto_generated.eq[89]
eq[90] <= decode_fdf:auto_generated.eq[90]
eq[91] <= decode_fdf:auto_generated.eq[91]
eq[92] <= decode_fdf:auto_generated.eq[92]
eq[93] <= decode_fdf:auto_generated.eq[93]
eq[94] <= decode_fdf:auto_generated.eq[94]
eq[95] <= decode_fdf:auto_generated.eq[95]
eq[96] <= decode_fdf:auto_generated.eq[96]
eq[97] <= decode_fdf:auto_generated.eq[97]
eq[98] <= decode_fdf:auto_generated.eq[98]
eq[99] <= decode_fdf:auto_generated.eq[99]
eq[100] <= decode_fdf:auto_generated.eq[100]
eq[101] <= decode_fdf:auto_generated.eq[101]
eq[102] <= decode_fdf:auto_generated.eq[102]
eq[103] <= decode_fdf:auto_generated.eq[103]
eq[104] <= decode_fdf:auto_generated.eq[104]
eq[105] <= decode_fdf:auto_generated.eq[105]
eq[106] <= decode_fdf:auto_generated.eq[106]
eq[107] <= decode_fdf:auto_generated.eq[107]
eq[108] <= decode_fdf:auto_generated.eq[108]
eq[109] <= decode_fdf:auto_generated.eq[109]
eq[110] <= decode_fdf:auto_generated.eq[110]
eq[111] <= decode_fdf:auto_generated.eq[111]
eq[112] <= decode_fdf:auto_generated.eq[112]
eq[113] <= decode_fdf:auto_generated.eq[113]
eq[114] <= decode_fdf:auto_generated.eq[114]
eq[115] <= decode_fdf:auto_generated.eq[115]
eq[116] <= decode_fdf:auto_generated.eq[116]
eq[117] <= decode_fdf:auto_generated.eq[117]
eq[118] <= decode_fdf:auto_generated.eq[118]
eq[119] <= decode_fdf:auto_generated.eq[119]
eq[120] <= decode_fdf:auto_generated.eq[120]
eq[121] <= decode_fdf:auto_generated.eq[121]
eq[122] <= decode_fdf:auto_generated.eq[122]
eq[123] <= decode_fdf:auto_generated.eq[123]
eq[124] <= decode_fdf:auto_generated.eq[124]
eq[125] <= decode_fdf:auto_generated.eq[125]
eq[126] <= decode_fdf:auto_generated.eq[126]
eq[127] <= decode_fdf:auto_generated.eq[127]
eq[128] <= decode_fdf:auto_generated.eq[128]
eq[129] <= decode_fdf:auto_generated.eq[129]
eq[130] <= decode_fdf:auto_generated.eq[130]
eq[131] <= decode_fdf:auto_generated.eq[131]
eq[132] <= decode_fdf:auto_generated.eq[132]
eq[133] <= decode_fdf:auto_generated.eq[133]
eq[134] <= decode_fdf:auto_generated.eq[134]
eq[135] <= decode_fdf:auto_generated.eq[135]
eq[136] <= decode_fdf:auto_generated.eq[136]
eq[137] <= decode_fdf:auto_generated.eq[137]
eq[138] <= decode_fdf:auto_generated.eq[138]
eq[139] <= decode_fdf:auto_generated.eq[139]
eq[140] <= decode_fdf:auto_generated.eq[140]
eq[141] <= decode_fdf:auto_generated.eq[141]
eq[142] <= decode_fdf:auto_generated.eq[142]
eq[143] <= decode_fdf:auto_generated.eq[143]
eq[144] <= decode_fdf:auto_generated.eq[144]
eq[145] <= decode_fdf:auto_generated.eq[145]
eq[146] <= decode_fdf:auto_generated.eq[146]
eq[147] <= decode_fdf:auto_generated.eq[147]
eq[148] <= decode_fdf:auto_generated.eq[148]
eq[149] <= decode_fdf:auto_generated.eq[149]
eq[150] <= decode_fdf:auto_generated.eq[150]
eq[151] <= decode_fdf:auto_generated.eq[151]
eq[152] <= decode_fdf:auto_generated.eq[152]
eq[153] <= decode_fdf:auto_generated.eq[153]
eq[154] <= decode_fdf:auto_generated.eq[154]
eq[155] <= decode_fdf:auto_generated.eq[155]
eq[156] <= decode_fdf:auto_generated.eq[156]
eq[157] <= decode_fdf:auto_generated.eq[157]
eq[158] <= decode_fdf:auto_generated.eq[158]
eq[159] <= decode_fdf:auto_generated.eq[159]
eq[160] <= decode_fdf:auto_generated.eq[160]
eq[161] <= decode_fdf:auto_generated.eq[161]
eq[162] <= decode_fdf:auto_generated.eq[162]
eq[163] <= decode_fdf:auto_generated.eq[163]
eq[164] <= decode_fdf:auto_generated.eq[164]
eq[165] <= decode_fdf:auto_generated.eq[165]
eq[166] <= decode_fdf:auto_generated.eq[166]
eq[167] <= decode_fdf:auto_generated.eq[167]
eq[168] <= decode_fdf:auto_generated.eq[168]
eq[169] <= decode_fdf:auto_generated.eq[169]
eq[170] <= decode_fdf:auto_generated.eq[170]
eq[171] <= decode_fdf:auto_generated.eq[171]
eq[172] <= decode_fdf:auto_generated.eq[172]
eq[173] <= decode_fdf:auto_generated.eq[173]
eq[174] <= decode_fdf:auto_generated.eq[174]
eq[175] <= decode_fdf:auto_generated.eq[175]
eq[176] <= decode_fdf:auto_generated.eq[176]
eq[177] <= decode_fdf:auto_generated.eq[177]
eq[178] <= decode_fdf:auto_generated.eq[178]
eq[179] <= decode_fdf:auto_generated.eq[179]
eq[180] <= decode_fdf:auto_generated.eq[180]
eq[181] <= decode_fdf:auto_generated.eq[181]
eq[182] <= decode_fdf:auto_generated.eq[182]
eq[183] <= decode_fdf:auto_generated.eq[183]
eq[184] <= decode_fdf:auto_generated.eq[184]
eq[185] <= decode_fdf:auto_generated.eq[185]
eq[186] <= decode_fdf:auto_generated.eq[186]
eq[187] <= decode_fdf:auto_generated.eq[187]
eq[188] <= decode_fdf:auto_generated.eq[188]
eq[189] <= decode_fdf:auto_generated.eq[189]
eq[190] <= decode_fdf:auto_generated.eq[190]
eq[191] <= decode_fdf:auto_generated.eq[191]
eq[192] <= decode_fdf:auto_generated.eq[192]
eq[193] <= decode_fdf:auto_generated.eq[193]
eq[194] <= decode_fdf:auto_generated.eq[194]
eq[195] <= decode_fdf:auto_generated.eq[195]
eq[196] <= decode_fdf:auto_generated.eq[196]
eq[197] <= decode_fdf:auto_generated.eq[197]
eq[198] <= decode_fdf:auto_generated.eq[198]
eq[199] <= decode_fdf:auto_generated.eq[199]
eq[200] <= decode_fdf:auto_generated.eq[200]
eq[201] <= decode_fdf:auto_generated.eq[201]
eq[202] <= decode_fdf:auto_generated.eq[202]
eq[203] <= decode_fdf:auto_generated.eq[203]
eq[204] <= decode_fdf:auto_generated.eq[204]
eq[205] <= decode_fdf:auto_generated.eq[205]
eq[206] <= decode_fdf:auto_generated.eq[206]
eq[207] <= decode_fdf:auto_generated.eq[207]
eq[208] <= decode_fdf:auto_generated.eq[208]
eq[209] <= decode_fdf:auto_generated.eq[209]
eq[210] <= decode_fdf:auto_generated.eq[210]
eq[211] <= decode_fdf:auto_generated.eq[211]
eq[212] <= decode_fdf:auto_generated.eq[212]
eq[213] <= decode_fdf:auto_generated.eq[213]
eq[214] <= decode_fdf:auto_generated.eq[214]
eq[215] <= decode_fdf:auto_generated.eq[215]
eq[216] <= decode_fdf:auto_generated.eq[216]
eq[217] <= decode_fdf:auto_generated.eq[217]
eq[218] <= decode_fdf:auto_generated.eq[218]
eq[219] <= decode_fdf:auto_generated.eq[219]
eq[220] <= decode_fdf:auto_generated.eq[220]
eq[221] <= decode_fdf:auto_generated.eq[221]
eq[222] <= decode_fdf:auto_generated.eq[222]
eq[223] <= decode_fdf:auto_generated.eq[223]
eq[224] <= decode_fdf:auto_generated.eq[224]
eq[225] <= decode_fdf:auto_generated.eq[225]
eq[226] <= decode_fdf:auto_generated.eq[226]
eq[227] <= decode_fdf:auto_generated.eq[227]
eq[228] <= decode_fdf:auto_generated.eq[228]
eq[229] <= decode_fdf:auto_generated.eq[229]
eq[230] <= decode_fdf:auto_generated.eq[230]
eq[231] <= decode_fdf:auto_generated.eq[231]
eq[232] <= decode_fdf:auto_generated.eq[232]
eq[233] <= decode_fdf:auto_generated.eq[233]
eq[234] <= decode_fdf:auto_generated.eq[234]
eq[235] <= decode_fdf:auto_generated.eq[235]
eq[236] <= decode_fdf:auto_generated.eq[236]
eq[237] <= decode_fdf:auto_generated.eq[237]
eq[238] <= decode_fdf:auto_generated.eq[238]
eq[239] <= decode_fdf:auto_generated.eq[239]
eq[240] <= decode_fdf:auto_generated.eq[240]
eq[241] <= decode_fdf:auto_generated.eq[241]
eq[242] <= decode_fdf:auto_generated.eq[242]
eq[243] <= decode_fdf:auto_generated.eq[243]
eq[244] <= decode_fdf:auto_generated.eq[244]
eq[245] <= decode_fdf:auto_generated.eq[245]
eq[246] <= decode_fdf:auto_generated.eq[246]
eq[247] <= decode_fdf:auto_generated.eq[247]
eq[248] <= decode_fdf:auto_generated.eq[248]
eq[249] <= decode_fdf:auto_generated.eq[249]
eq[250] <= decode_fdf:auto_generated.eq[250]
eq[251] <= decode_fdf:auto_generated.eq[251]
eq[252] <= decode_fdf:auto_generated.eq[252]
eq[253] <= decode_fdf:auto_generated.eq[253]
eq[254] <= decode_fdf:auto_generated.eq[254]
eq[255] <= decode_fdf:auto_generated.eq[255]


|BUS_2020510014_2020510028_2021510022|zero_decode:inst130|lpm_decode:LPM_DECODE_component|decode_fdf:auto_generated
data[0] => w_anode1563w[1]~2.IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1]~1.IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1]~1.IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1630w[1]~0.IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1663w[1]~2.IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1]~1.IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1]~1.IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1724w[1]~0.IN0
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1756w[1]~2.IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1]~1.IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1]~1.IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1]~0.IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1849w[1]~2.IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1]~1.IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1]~1.IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1910w[1]~0.IN0
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1942w[1]~2.IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1]~1.IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1]~1.IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2003w[1]~0.IN0
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2035w[1]~2.IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1]~1.IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1]~1.IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2096w[1]~0.IN0
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2128w[1]~2.IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1]~1.IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1]~1.IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2189w[1]~0.IN0
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2221w[1]~2.IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1]~1.IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1]~1.IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2282w[1]~0.IN0
data[0] => w_anode2292w[1].IN1
data[0] => w_anode103w[1]~0.IN0
data[0] => w_anode113w[1].IN1
data[0] => w_anode136w[1]~2.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~1.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode197w[1]~0.IN0
data[0] => w_anode207w[1].IN1
data[0] => w_anode229w[1]~2.IN0
data[0] => w_anode240w[1].IN1
data[0] => w_anode250w[1]~1.IN0
data[0] => w_anode260w[1].IN1
data[0] => w_anode270w[1]~1.IN0
data[0] => w_anode280w[1].IN1
data[0] => w_anode290w[1]~0.IN0
data[0] => w_anode300w[1].IN1
data[0] => w_anode322w[1]~2.IN0
data[0] => w_anode333w[1].IN1
data[0] => w_anode343w[1]~1.IN0
data[0] => w_anode353w[1].IN1
data[0] => w_anode363w[1]~1.IN0
data[0] => w_anode36w[1]~2.IN0
data[0] => w_anode373w[1].IN1
data[0] => w_anode383w[1]~0.IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode415w[1]~2.IN0
data[0] => w_anode426w[1].IN1
data[0] => w_anode436w[1]~1.IN0
data[0] => w_anode446w[1].IN1
data[0] => w_anode456w[1]~1.IN0
data[0] => w_anode466w[1].IN1
data[0] => w_anode476w[1]~0.IN0
data[0] => w_anode486w[1].IN1
data[0] => w_anode508w[1]~2.IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1]~1.IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode549w[1]~1.IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1]~0.IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode601w[1]~2.IN0
data[0] => w_anode612w[1].IN1
data[0] => w_anode622w[1]~1.IN0
data[0] => w_anode632w[1].IN1
data[0] => w_anode63w[1]~1.IN0
data[0] => w_anode642w[1]~1.IN0
data[0] => w_anode652w[1].IN1
data[0] => w_anode662w[1]~0.IN0
data[0] => w_anode672w[1].IN1
data[0] => w_anode694w[1]~2.IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1]~1.IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1]~1.IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1]~0.IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode83w[1]~1.IN0
data[0] => w_anode93w[1].IN1
data[0] => w_anode2326w[1]~2.IN0
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2353w[1]~1.IN0
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2373w[1]~1.IN0
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2393w[1]~0.IN0
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2426w[1]~2.IN0
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2447w[1]~1.IN0
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2467w[1]~1.IN0
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2487w[1]~0.IN0
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2519w[1]~2.IN0
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2540w[1]~1.IN0
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2560w[1]~1.IN0
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2580w[1]~0.IN0
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2612w[1]~2.IN0
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2633w[1]~1.IN0
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2653w[1]~1.IN0
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2673w[1]~0.IN0
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2705w[1]~2.IN0
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2726w[1]~1.IN0
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2746w[1]~1.IN0
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2766w[1]~0.IN0
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2798w[1]~2.IN0
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2819w[1]~1.IN0
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2839w[1]~1.IN0
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2859w[1]~0.IN0
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2891w[1]~2.IN0
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2912w[1]~1.IN0
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2932w[1]~1.IN0
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2952w[1]~0.IN0
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2984w[1]~2.IN0
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3005w[1]~1.IN0
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3025w[1]~1.IN0
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3045w[1]~0.IN0
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1014w[1]~1.IN0
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1034w[1]~1.IN0
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1054w[1]~0.IN0
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1086w[1]~2.IN0
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1107w[1]~1.IN0
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1127w[1]~1.IN0
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1147w[1]~0.IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1179w[1]~2.IN0
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1200w[1]~1.IN0
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1220w[1]~1.IN0
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1240w[1]~0.IN0
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1272w[1]~2.IN0
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1293w[1]~1.IN0
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1313w[1]~1.IN0
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1333w[1]~0.IN0
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1365w[1]~2.IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1]~1.IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1406w[1]~1.IN0
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1426w[1]~0.IN0
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1458w[1]~2.IN0
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1479w[1]~1.IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1]~1.IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1]~0.IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode800w[1]~2.IN0
data[0] => w_anode817w[1].IN1
data[0] => w_anode827w[1]~1.IN0
data[0] => w_anode837w[1].IN1
data[0] => w_anode847w[1]~1.IN0
data[0] => w_anode857w[1].IN1
data[0] => w_anode867w[1]~0.IN0
data[0] => w_anode877w[1].IN1
data[0] => w_anode900w[1]~2.IN0
data[0] => w_anode911w[1].IN1
data[0] => w_anode921w[1]~1.IN0
data[0] => w_anode931w[1].IN1
data[0] => w_anode941w[1]~1.IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode961w[1]~0.IN0
data[0] => w_anode971w[1].IN1
data[0] => w_anode993w[1]~2.IN0
data[1] => w_anode1563w[2]~1.IN0
data[1] => w_anode1580w[2]~1.IN0
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1610w[2]~0.IN0
data[1] => w_anode1620w[2]~0.IN0
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1663w[2]~1.IN0
data[1] => w_anode1674w[2]~1.IN0
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1704w[2]~0.IN0
data[1] => w_anode1714w[2]~0.IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1756w[2]~1.IN0
data[1] => w_anode1767w[2]~1.IN0
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1797w[2]~0.IN0
data[1] => w_anode1807w[2]~0.IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1849w[2]~1.IN0
data[1] => w_anode1860w[2]~1.IN0
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1890w[2]~0.IN0
data[1] => w_anode1900w[2]~0.IN0
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1942w[2]~1.IN0
data[1] => w_anode1953w[2]~1.IN0
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode1983w[2]~0.IN0
data[1] => w_anode1993w[2]~0.IN0
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2035w[2]~1.IN0
data[1] => w_anode2046w[2]~1.IN0
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2076w[2]~0.IN0
data[1] => w_anode2086w[2]~0.IN0
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2128w[2]~1.IN0
data[1] => w_anode2139w[2]~1.IN0
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2169w[2]~0.IN0
data[1] => w_anode2179w[2]~0.IN0
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2221w[2]~1.IN0
data[1] => w_anode2232w[2]~1.IN0
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2262w[2]~0.IN0
data[1] => w_anode2272w[2]~0.IN0
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode136w[2]~1.IN0
data[1] => w_anode147w[2]~1.IN0
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2]~0.IN0
data[1] => w_anode187w[2]~0.IN0
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode229w[2]~1.IN0
data[1] => w_anode240w[2]~1.IN0
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode270w[2]~0.IN0
data[1] => w_anode280w[2]~0.IN0
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode322w[2]~1.IN0
data[1] => w_anode333w[2]~1.IN0
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2]~0.IN0
data[1] => w_anode36w[2]~1.IN0
data[1] => w_anode373w[2]~0.IN0
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode415w[2]~1.IN0
data[1] => w_anode426w[2]~1.IN0
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2]~0.IN0
data[1] => w_anode466w[2]~0.IN0
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode508w[2]~1.IN0
data[1] => w_anode519w[2]~1.IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode53w[2]~1.IN0
data[1] => w_anode549w[2]~0.IN0
data[1] => w_anode559w[2]~0.IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode601w[2]~1.IN0
data[1] => w_anode612w[2]~1.IN0
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode642w[2]~0.IN0
data[1] => w_anode652w[2]~0.IN0
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode694w[2]~1.IN0
data[1] => w_anode705w[2]~1.IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2]~0.IN0
data[1] => w_anode73w[2].IN1
data[1] => w_anode745w[2]~0.IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode83w[2]~0.IN0
data[1] => w_anode93w[2]~0.IN0
data[1] => w_anode2326w[2]~1.IN0
data[1] => w_anode2343w[2]~1.IN0
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2373w[2]~0.IN0
data[1] => w_anode2383w[2]~0.IN0
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2426w[2]~1.IN0
data[1] => w_anode2437w[2]~1.IN0
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2467w[2]~0.IN0
data[1] => w_anode2477w[2]~0.IN0
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2519w[2]~1.IN0
data[1] => w_anode2530w[2]~1.IN0
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2560w[2]~0.IN0
data[1] => w_anode2570w[2]~0.IN0
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2612w[2]~1.IN0
data[1] => w_anode2623w[2]~1.IN0
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2653w[2]~0.IN0
data[1] => w_anode2663w[2]~0.IN0
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2705w[2]~1.IN0
data[1] => w_anode2716w[2]~1.IN0
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2746w[2]~0.IN0
data[1] => w_anode2756w[2]~0.IN0
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2798w[2]~1.IN0
data[1] => w_anode2809w[2]~1.IN0
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2839w[2]~0.IN0
data[1] => w_anode2849w[2]~0.IN0
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2891w[2]~1.IN0
data[1] => w_anode2902w[2]~1.IN0
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2932w[2]~0.IN0
data[1] => w_anode2942w[2]~0.IN0
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode2984w[2]~1.IN0
data[1] => w_anode2995w[2]~1.IN0
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3025w[2]~0.IN0
data[1] => w_anode3035w[2]~0.IN0
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1004w[2]~1.IN0
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1034w[2]~0.IN0
data[1] => w_anode1044w[2]~0.IN0
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1086w[2]~1.IN0
data[1] => w_anode1097w[2]~1.IN0
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1127w[2]~0.IN0
data[1] => w_anode1137w[2]~0.IN0
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1179w[2]~1.IN0
data[1] => w_anode1190w[2]~1.IN0
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1220w[2]~0.IN0
data[1] => w_anode1230w[2]~0.IN0
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1272w[2]~1.IN0
data[1] => w_anode1283w[2]~1.IN0
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1313w[2]~0.IN0
data[1] => w_anode1323w[2]~0.IN0
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1365w[2]~1.IN0
data[1] => w_anode1376w[2]~1.IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1406w[2]~0.IN0
data[1] => w_anode1416w[2]~0.IN0
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1458w[2]~1.IN0
data[1] => w_anode1469w[2]~1.IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1499w[2]~0.IN0
data[1] => w_anode1509w[2]~0.IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode800w[2]~1.IN0
data[1] => w_anode817w[2]~1.IN0
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode847w[2]~0.IN0
data[1] => w_anode857w[2]~0.IN0
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode900w[2]~1.IN0
data[1] => w_anode911w[2]~1.IN0
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode941w[2]~0.IN0
data[1] => w_anode951w[2]~0.IN0
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[1] => w_anode993w[2]~1.IN0
data[2] => w_anode1563w[3]~0.IN0
data[2] => w_anode1580w[3]~0.IN0
data[2] => w_anode1590w[3]~0.IN0
data[2] => w_anode1600w[3]~0.IN0
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1663w[3]~0.IN0
data[2] => w_anode1674w[3]~0.IN0
data[2] => w_anode1684w[3]~0.IN0
data[2] => w_anode1694w[3]~0.IN0
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1756w[3]~0.IN0
data[2] => w_anode1767w[3]~0.IN0
data[2] => w_anode1777w[3]~0.IN0
data[2] => w_anode1787w[3]~0.IN0
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1849w[3]~0.IN0
data[2] => w_anode1860w[3]~0.IN0
data[2] => w_anode1870w[3]~0.IN0
data[2] => w_anode1880w[3]~0.IN0
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1942w[3]~0.IN0
data[2] => w_anode1953w[3]~0.IN0
data[2] => w_anode1963w[3]~0.IN0
data[2] => w_anode1973w[3]~0.IN0
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2035w[3]~0.IN0
data[2] => w_anode2046w[3]~0.IN0
data[2] => w_anode2056w[3]~0.IN0
data[2] => w_anode2066w[3]~0.IN0
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2128w[3]~0.IN0
data[2] => w_anode2139w[3]~0.IN0
data[2] => w_anode2149w[3]~0.IN0
data[2] => w_anode2159w[3]~0.IN0
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2221w[3]~0.IN0
data[2] => w_anode2232w[3]~0.IN0
data[2] => w_anode2242w[3]~0.IN0
data[2] => w_anode2252w[3]~0.IN0
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode136w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3]~0.IN0
data[2] => w_anode167w[3]~0.IN0
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode240w[3]~0.IN0
data[2] => w_anode250w[3]~0.IN0
data[2] => w_anode260w[3]~0.IN0
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode322w[3]~0.IN0
data[2] => w_anode333w[3]~0.IN0
data[2] => w_anode343w[3]~0.IN0
data[2] => w_anode353w[3]~0.IN0
data[2] => w_anode363w[3].IN1
data[2] => w_anode36w[3]~0.IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode415w[3]~0.IN0
data[2] => w_anode426w[3]~0.IN0
data[2] => w_anode436w[3]~0.IN0
data[2] => w_anode446w[3]~0.IN0
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode508w[3]~0.IN0
data[2] => w_anode519w[3]~0.IN0
data[2] => w_anode529w[3]~0.IN0
data[2] => w_anode539w[3]~0.IN0
data[2] => w_anode53w[3]~0.IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode601w[3]~0.IN0
data[2] => w_anode612w[3]~0.IN0
data[2] => w_anode622w[3]~0.IN0
data[2] => w_anode632w[3]~0.IN0
data[2] => w_anode63w[3]~0.IN0
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode694w[3]~0.IN0
data[2] => w_anode705w[3]~0.IN0
data[2] => w_anode715w[3]~0.IN0
data[2] => w_anode725w[3]~0.IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode73w[3]~0.IN0
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2326w[3]~0.IN0
data[2] => w_anode2343w[3]~0.IN0
data[2] => w_anode2353w[3]~0.IN0
data[2] => w_anode2363w[3]~0.IN0
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2426w[3]~0.IN0
data[2] => w_anode2437w[3]~0.IN0
data[2] => w_anode2447w[3]~0.IN0
data[2] => w_anode2457w[3]~0.IN0
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2519w[3]~0.IN0
data[2] => w_anode2530w[3]~0.IN0
data[2] => w_anode2540w[3]~0.IN0
data[2] => w_anode2550w[3]~0.IN0
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2612w[3]~0.IN0
data[2] => w_anode2623w[3]~0.IN0
data[2] => w_anode2633w[3]~0.IN0
data[2] => w_anode2643w[3]~0.IN0
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2705w[3]~0.IN0
data[2] => w_anode2716w[3]~0.IN0
data[2] => w_anode2726w[3]~0.IN0
data[2] => w_anode2736w[3]~0.IN0
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2798w[3]~0.IN0
data[2] => w_anode2809w[3]~0.IN0
data[2] => w_anode2819w[3]~0.IN0
data[2] => w_anode2829w[3]~0.IN0
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2891w[3]~0.IN0
data[2] => w_anode2902w[3]~0.IN0
data[2] => w_anode2912w[3]~0.IN0
data[2] => w_anode2922w[3]~0.IN0
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode2984w[3]~0.IN0
data[2] => w_anode2995w[3]~0.IN0
data[2] => w_anode3005w[3]~0.IN0
data[2] => w_anode3015w[3]~0.IN0
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1004w[3]~0.IN0
data[2] => w_anode1014w[3]~0.IN0
data[2] => w_anode1024w[3]~0.IN0
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1086w[3]~0.IN0
data[2] => w_anode1097w[3]~0.IN0
data[2] => w_anode1107w[3]~0.IN0
data[2] => w_anode1117w[3]~0.IN0
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1179w[3]~0.IN0
data[2] => w_anode1190w[3]~0.IN0
data[2] => w_anode1200w[3]~0.IN0
data[2] => w_anode1210w[3]~0.IN0
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1272w[3]~0.IN0
data[2] => w_anode1283w[3]~0.IN0
data[2] => w_anode1293w[3]~0.IN0
data[2] => w_anode1303w[3]~0.IN0
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1365w[3]~0.IN0
data[2] => w_anode1376w[3]~0.IN0
data[2] => w_anode1386w[3]~0.IN0
data[2] => w_anode1396w[3]~0.IN0
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1458w[3]~0.IN0
data[2] => w_anode1469w[3]~0.IN0
data[2] => w_anode1479w[3]~0.IN0
data[2] => w_anode1489w[3]~0.IN0
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode800w[3]~0.IN0
data[2] => w_anode817w[3]~0.IN0
data[2] => w_anode827w[3]~0.IN0
data[2] => w_anode837w[3]~0.IN0
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode900w[3]~0.IN0
data[2] => w_anode911w[3]~0.IN0
data[2] => w_anode921w[3]~0.IN0
data[2] => w_anode931w[3]~0.IN0
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[2] => w_anode993w[3]~0.IN0
data[3] => w_anode1075w[1].IN1
data[3] => w_anode1168w[1]~1.IN0
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1354w[1]~0.IN0
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1552w[1]~2.IN0
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1745w[1]~1.IN0
data[3] => w_anode1838w[1].IN1
data[3] => w_anode1931w[1]~1.IN0
data[3] => w_anode19w[1]~2.IN0
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2117w[1]~0.IN0
data[3] => w_anode218w[1]~1.IN0
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2315w[1]~2.IN0
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2508w[1]~1.IN0
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2694w[1]~1.IN0
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2880w[1]~0.IN0
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode404w[1]~1.IN0
data[3] => w_anode497w[1].IN1
data[3] => w_anode590w[1]~0.IN0
data[3] => w_anode683w[1].IN1
data[3] => w_anode789w[1]~2.IN0
data[3] => w_anode889w[1].IN1
data[3] => w_anode982w[1]~1.IN0
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1168w[2]~0.IN0
data[4] => w_anode125w[2]~1.IN0
data[4] => w_anode1261w[2]~0.IN0
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1552w[2]~1.IN0
data[4] => w_anode1652w[2]~1.IN0
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode1931w[2]~0.IN0
data[4] => w_anode19w[2]~1.IN0
data[4] => w_anode2024w[2]~0.IN0
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2315w[2]~1.IN0
data[4] => w_anode2415w[2]~1.IN0
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2694w[2]~0.IN0
data[4] => w_anode2787w[2]~0.IN0
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode404w[2]~0.IN0
data[4] => w_anode497w[2]~0.IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode789w[2]~1.IN0
data[4] => w_anode889w[2]~1.IN0
data[4] => w_anode982w[2].IN1
data[5] => w_anode1075w[3]~0.IN0
data[5] => w_anode1168w[3].IN1
data[5] => w_anode125w[3]~0.IN0
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1552w[3]~0.IN0
data[5] => w_anode1652w[3]~0.IN0
data[5] => w_anode1745w[3]~0.IN0
data[5] => w_anode1838w[3]~0.IN0
data[5] => w_anode1931w[3].IN1
data[5] => w_anode19w[3]~0.IN0
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode218w[3]~0.IN0
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2315w[3]~0.IN0
data[5] => w_anode2415w[3]~0.IN0
data[5] => w_anode2508w[3]~0.IN0
data[5] => w_anode2601w[3]~0.IN0
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode311w[3]~0.IN0
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[5] => w_anode789w[3]~0.IN0
data[5] => w_anode889w[3]~0.IN0
data[5] => w_anode982w[3]~0.IN0
data[6] => w_anode1541w[1]~0.IN0
data[6] => w_anode2304w[1].IN1
data[6] => w_anode3w[1]~1.IN0
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
data[7] => w_anode3w[2]~0.IN0
data[7] => w_anode778w[2]~0.IN0
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|Stack_Pointer:inst17
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component
clock => cntr_nih:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_nih:auto_generated.cnt_en
updown => cntr_nih:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_nih:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_nih:auto_generated.q[0]
q[1] <= cntr_nih:auto_generated.q[1]
q[2] <= cntr_nih:auto_generated.q[2]
q[3] <= cntr_nih:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|BUS_2020510014_2020510028_2021510022|InstructionMemory_32x11:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|BUS_2020510014_2020510028_2021510022|InstructionMemory_32x11:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_6pc1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6pc1:auto_generated.address_a[0]
address_a[1] => altsyncram_6pc1:auto_generated.address_a[1]
address_a[2] => altsyncram_6pc1:auto_generated.address_a[2]
address_a[3] => altsyncram_6pc1:auto_generated.address_a[3]
address_a[4] => altsyncram_6pc1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6pc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6pc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6pc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6pc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6pc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6pc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6pc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6pc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6pc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6pc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6pc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6pc1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BUS_2020510014_2020510028_2021510022|InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE


|BUS_2020510014_2020510028_2021510022|Program_Counter:inst16
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|BUS_2020510014_2020510028_2021510022|Program_Counter:inst16|lpm_counter:LPM_COUNTER_component
clock => cntr_qqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qqj:auto_generated.sload
data[0] => cntr_qqj:auto_generated.data[0]
data[1] => cntr_qqj:auto_generated.data[1]
data[2] => cntr_qqj:auto_generated.data[2]
data[3] => cntr_qqj:auto_generated.data[3]
data[4] => cntr_qqj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qqj:auto_generated.q[0]
q[1] <= cntr_qqj:auto_generated.q[1]
q[2] <= cntr_qqj:auto_generated.q[2]
q[3] <= cntr_qqj:auto_generated.q[3]
q[4] <= cntr_qqj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~17.IN0
sclr => _~20.IN0
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1


|BUS_2020510014_2020510028_2021510022|StackMemory_16x5:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|BUS_2020510014_2020510028_2021510022|StackMemory_16x5:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_j9k1:auto_generated.wren_a
rden_a => altsyncram_j9k1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j9k1:auto_generated.data_a[0]
data_a[1] => altsyncram_j9k1:auto_generated.data_a[1]
data_a[2] => altsyncram_j9k1:auto_generated.data_a[2]
data_a[3] => altsyncram_j9k1:auto_generated.data_a[3]
data_a[4] => altsyncram_j9k1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j9k1:auto_generated.address_a[0]
address_a[1] => altsyncram_j9k1:auto_generated.address_a[1]
address_a[2] => altsyncram_j9k1:auto_generated.address_a[2]
address_a[3] => altsyncram_j9k1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j9k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j9k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j9k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j9k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j9k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j9k1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BUS_2020510014_2020510028_2021510022|StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|BUS_2020510014_2020510028_2021510022|LPM_ADD_SUB_1:inst109
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|BUS_2020510014_2020510028_2021510022|LPM_ADD_SUB_1:inst109|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_fgh:auto_generated.dataa[0]
dataa[1] => add_sub_fgh:auto_generated.dataa[1]
dataa[2] => add_sub_fgh:auto_generated.dataa[2]
dataa[3] => add_sub_fgh:auto_generated.dataa[3]
dataa[4] => add_sub_fgh:auto_generated.dataa[4]
datab[0] => add_sub_fgh:auto_generated.datab[0]
datab[1] => add_sub_fgh:auto_generated.datab[1]
datab[2] => add_sub_fgh:auto_generated.datab[2]
datab[3] => add_sub_fgh:auto_generated.datab[3]
datab[4] => add_sub_fgh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fgh:auto_generated.result[0]
result[1] <= add_sub_fgh:auto_generated.result[1]
result[2] <= add_sub_fgh:auto_generated.result[2]
result[3] <= add_sub_fgh:auto_generated.result[3]
result[4] <= add_sub_fgh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|BUS_2020510014_2020510028_2021510022|LPM_ADD_SUB_1:inst109|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fgh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst7|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|BUS_2020510014_2020510028_2021510022|GP_Register:inst6
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|GP_Register:inst6|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst9
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst9|lpm_decode:LPM_DECODE_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|BUS_2020510014_2020510028_2021510022|EN_Decode_2x4:inst9|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|BUS_2020510014_2020510028_2021510022|LPM_MUX_8x1_BUS:inst13
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_8x1_BUS:inst13|LPM_MUX:LPM_MUX_component
data[0][0] => mux_k6e:auto_generated.data[0]
data[0][1] => mux_k6e:auto_generated.data[1]
data[0][2] => mux_k6e:auto_generated.data[2]
data[0][3] => mux_k6e:auto_generated.data[3]
data[1][0] => mux_k6e:auto_generated.data[4]
data[1][1] => mux_k6e:auto_generated.data[5]
data[1][2] => mux_k6e:auto_generated.data[6]
data[1][3] => mux_k6e:auto_generated.data[7]
data[2][0] => mux_k6e:auto_generated.data[8]
data[2][1] => mux_k6e:auto_generated.data[9]
data[2][2] => mux_k6e:auto_generated.data[10]
data[2][3] => mux_k6e:auto_generated.data[11]
data[3][0] => mux_k6e:auto_generated.data[12]
data[3][1] => mux_k6e:auto_generated.data[13]
data[3][2] => mux_k6e:auto_generated.data[14]
data[3][3] => mux_k6e:auto_generated.data[15]
data[4][0] => mux_k6e:auto_generated.data[16]
data[4][1] => mux_k6e:auto_generated.data[17]
data[4][2] => mux_k6e:auto_generated.data[18]
data[4][3] => mux_k6e:auto_generated.data[19]
data[5][0] => mux_k6e:auto_generated.data[20]
data[5][1] => mux_k6e:auto_generated.data[21]
data[5][2] => mux_k6e:auto_generated.data[22]
data[5][3] => mux_k6e:auto_generated.data[23]
data[6][0] => mux_k6e:auto_generated.data[24]
data[6][1] => mux_k6e:auto_generated.data[25]
data[6][2] => mux_k6e:auto_generated.data[26]
data[6][3] => mux_k6e:auto_generated.data[27]
data[7][0] => mux_k6e:auto_generated.data[28]
data[7][1] => mux_k6e:auto_generated.data[29]
data[7][2] => mux_k6e:auto_generated.data[30]
data[7][3] => mux_k6e:auto_generated.data[31]
sel[0] => mux_k6e:auto_generated.sel[0]
sel[1] => mux_k6e:auto_generated.sel[1]
sel[2] => mux_k6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_k6e:auto_generated.result[0]
result[1] <= mux_k6e:auto_generated.result[1]
result[2] <= mux_k6e:auto_generated.result[2]
result[3] <= mux_k6e:auto_generated.result[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_8x1_BUS:inst13|LPM_MUX:LPM_MUX_component|mux_k6e:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
data[24] => _~134.IN1
data[24] => _~143.IN1
data[25] => _~91.IN1
data[25] => _~100.IN1
data[26] => _~48.IN1
data[26] => _~57.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~147.IN0
data[29] => _~104.IN0
data[30] => _~61.IN0
data[31] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|BUS_2020510014_2020510028_2021510022|GP_Register:inst10
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|GP_Register:inst10|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|BUS_2020510014_2020510028_2021510022|GP_Register:inst11
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|GP_Register:inst11|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|BUS_2020510014_2020510028_2021510022|Input_Register:inst19
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|Input_Register:inst19|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|BUS_2020510014_2020510028_2021510022|DataMemory_16x4:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|BUS_2020510014_2020510028_2021510022|DataMemory_16x4:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_l5k1:auto_generated.wren_a
rden_a => altsyncram_l5k1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l5k1:auto_generated.data_a[0]
data_a[1] => altsyncram_l5k1:auto_generated.data_a[1]
data_a[2] => altsyncram_l5k1:auto_generated.data_a[2]
data_a[3] => altsyncram_l5k1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l5k1:auto_generated.address_a[0]
address_a[1] => altsyncram_l5k1:auto_generated.address_a[1]
address_a[2] => altsyncram_l5k1:auto_generated.address_a[2]
address_a[3] => altsyncram_l5k1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l5k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l5k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l5k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l5k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l5k1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BUS_2020510014_2020510028_2021510022|DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BUS_2020510014_2020510028_2021510022|Address_Register:inst18
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|Address_Register:inst18|lpm_counter:LPM_COUNTER_component
clock => cntr_pqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_pqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_pqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_pqj:auto_generated.sload
data[0] => cntr_pqj:auto_generated.data[0]
data[1] => cntr_pqj:auto_generated.data[1]
data[2] => cntr_pqj:auto_generated.data[2]
data[3] => cntr_pqj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_pqj:auto_generated.q[0]
q[1] <= cntr_pqj:auto_generated.q[1]
q[2] <= cntr_pqj:auto_generated.q[2]
q[3] <= cntr_pqj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|BUS_2020510014_2020510028_2021510022|LPM_MUX_4x2:inst8|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|BUS_2020510014_2020510028_2021510022|Output_Register:inst20
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|BUS_2020510014_2020510028_2021510022|Output_Register:inst20|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|BUS_2020510014_2020510028_2021510022|Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


