Timing Analyzer report for altera_eth_top
Wed Mar  1 13:25:00 2023
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Slow 900mV 100C Model Fmax Summary
  8. Timing Closure Recommendations
  9. Slow 900mV 100C Model Setup Summary
 10. Slow 900mV 100C Model Hold Summary
 11. Slow 900mV 100C Model Recovery Summary
 12. Slow 900mV 100C Model Removal Summary
 13. Slow 900mV 100C Model Minimum Pulse Width Summary
 14. Slow 900mV 100C Model Max Skew Summary
 15. Slow 900mV 100C Model Net Delay Summary
 16. Slow 900mV 100C Model Metastability Summary
 17. CDC Viewer Setup Transfers
 18. CDC Viewer Hold Transfers
 19. CDC Viewer Recovery Transfers
 20. CDC Viewer Removal Transfers
 21. Slow 900mV -40C Model Fmax Summary
 22. Slow 900mV -40C Model Setup Summary
 23. Slow 900mV -40C Model Hold Summary
 24. Slow 900mV -40C Model Recovery Summary
 25. Slow 900mV -40C Model Removal Summary
 26. Slow 900mV -40C Model Minimum Pulse Width Summary
 27. Slow 900mV -40C Model Max Skew Summary
 28. Slow 900mV -40C Model Net Delay Summary
 29. Slow 900mV -40C Model Metastability Summary
 30. CDC Viewer Setup Transfers
 31. CDC Viewer Hold Transfers
 32. CDC Viewer Recovery Transfers
 33. CDC Viewer Removal Transfers
 34. Fast 900mV 100C Model Setup Summary
 35. Fast 900mV 100C Model Hold Summary
 36. Fast 900mV 100C Model Recovery Summary
 37. Fast 900mV 100C Model Removal Summary
 38. Fast 900mV 100C Model Minimum Pulse Width Summary
 39. Fast 900mV 100C Model Max Skew Summary
 40. Fast 900mV 100C Model Net Delay Summary
 41. Fast 900mV 100C Model Metastability Summary
 42. CDC Viewer Setup Transfers
 43. CDC Viewer Hold Transfers
 44. CDC Viewer Recovery Transfers
 45. CDC Viewer Removal Transfers
 46. Fast 900mV -40C Model Setup Summary
 47. Fast 900mV -40C Model Hold Summary
 48. Fast 900mV -40C Model Recovery Summary
 49. Fast 900mV -40C Model Removal Summary
 50. Fast 900mV -40C Model Minimum Pulse Width Summary
 51. Fast 900mV -40C Model Max Skew Summary
 52. Fast 900mV -40C Model Net Delay Summary
 53. Fast 900mV -40C Model Metastability Summary
 54. CDC Viewer Setup Transfers
 55. CDC Viewer Hold Transfers
 56. CDC Viewer Recovery Transfers
 57. CDC Viewer Removal Transfers
 58. Multicorner Timing Analysis Summary
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 900mv 100c Model)
 62. Signal Integrity Metrics (Fast 900mv n40c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Timing Analyzer Messages
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; altera_eth_top                                     ;
; Device Family         ; Cyclone 10 GX                                      ;
; Device Name           ; 10CX220YF780I5G                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Delay Model           ; Combined                                           ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 4      ;
; Maximum used               ; 4      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                      ; Instance ; Status ; Read at                  ; Processing Time ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; altera_eth_top.sdc                                                                                                                                                 ;          ; OK     ; Wed Mar  1 13:24:51 2023 ; 00:00:00        ;
; rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/altera_reset_controller.sdc                                                                                          ;          ; OK     ; Wed Mar  1 13:24:52 2023 ; 00:00:01        ;
; rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/low_latency_10G_ethernet.sdc                                                                                         ;          ; OK     ; Wed Mar  1 13:24:52 2023 ; 00:00:00        ;
; rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/synth/alt_mge_phy_usxg32_pcs.sdc                                                                                       ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:01        ;
; rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc                                                                    ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.sdc                                                  ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_181/synth/altera_reset_controller.sdc                                                           ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/address_decoder/address_decoder_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc                                                          ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc                                                    ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/address_decoder/address_decoder_top/altera_reset_controller_181/synth/altera_reset_controller.sdc                                                              ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.sdc ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
; e:/intelfpga_pro/18.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                     ;          ; OK     ; Wed Mar  1 13:24:53 2023 ; 00:00:00        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency   ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                    ; Source                                                                                                                                                                                                                                                                ; Targets                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                       ; Base      ; 62.500 ; 16.0 MHz    ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                           ;                                                                                                                                                                                                                                                                       ; { altera_reserved_tck }                                                                                                                                                                                                                                               ;
; clk_125                                                   ; Base      ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                           ;                                                                                                                                                                                                                                                                       ; { clk_125 }                                                                                                                                                                                                                                                           ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; Generated ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_125                                                   ; clk_125~inputCLKENA0|outclk                                                                                                                                                                                                                                           ; { DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk }                                       ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; Generated ; 3.102  ; 322.27 MHz  ; 0.000 ; 1.551  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk         ; { DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out } ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; Generated ; 3.102  ; 322.27 MHz  ; 0.000 ; 1.551  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; refclk_10g                                                ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0] ; { DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                             ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; Generated ; 3.102  ; 322.27 MHz  ; 0.096 ; 1.647  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk         ; { DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out } ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; Generated ; 3.102  ; 322.27 MHz  ; 0.096 ; 1.647  ; 50.00      ; 16        ; 1           ;       ;        ;           ;            ; false    ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]                        ; { DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0] }                      ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; Generated ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_125                                                   ; clk_125~inputCLKENA0|outclk                                                                                                                                                                                                                                           ; { DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk }                                       ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; Generated ; 3.102  ; 322.27 MHz  ; 0.000 ; 1.551  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk         ; { DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out } ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; Generated ; 3.102  ; 322.27 MHz  ; 0.000 ; 1.551  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; refclk_10g                                                ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0] ; { DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv }                             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; Generated ; 3.102  ; 322.27 MHz  ; 0.096 ; 1.647  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk         ; { DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out } ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; Generated ; 3.102  ; 322.27 MHz  ; 0.096 ; 1.647  ; 50.00      ; 16        ; 1           ;       ;        ;           ;            ; false    ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]                        ; { DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0] }                      ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; Generated ; 6.397  ; 156.25 MHz  ; 0.000 ; 3.198  ; 50.00      ; 33        ; 8           ;       ;        ;           ;            ; false    ; refclk_10g                                                ; DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk                                                                                                                                                                                                           ; { DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[2] }                                                                                                                                                                                                                  ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; Generated ; 3.198  ; 312.5 MHz   ; 0.000 ; 1.599  ; 50.00      ; 33        ; 16          ;       ;        ;           ;            ; false    ; refclk_10g                                                ; DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk                                                                                                                                                                                                           ; { DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[0] }                                                                                                                                                                                                                  ;
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; Generated ; 0.193  ; 5156.25 MHz ; 0.096 ; 0.192  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; true     ; refclk_10g                                                ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]                                                                                                                                              ; { DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5] }                                                                                                                                               ;
; refclk_10g                                                ; Base      ; 1.551  ; 644.53 MHz  ; 0.000 ; 0.775  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                           ;                                                                                                                                                                                                                                                                       ; { refclk_10g }                                                                                                                                                                                                                                                        ;
; ~ALTERA_CLKUSR~                                           ; Base      ; 8.000  ; 125.0 MHz   ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                           ;                                                                                                                                                                                                                                                                       ; { ~ALTERA_CLKUSR~~ibuf|o }                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 105.22 MHz ; 105.22 MHz      ; altera_reserved_tck                                      ;      ;
; 172.74 MHz ; 172.74 MHz      ; clk_125                                                  ;      ;
; 175.9 MHz  ; 175.9 MHz       ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ;      ;
; 359.07 MHz ; 359.07 MHz      ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;      ;
; 413.39 MHz ; 413.39 MHz      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;      ;
; 423.37 MHz ; 423.37 MHz      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;      ;
; 437.45 MHz ; 437.45 MHz      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;      ;
; 449.64 MHz ; 449.64 MHz      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;      ;
; 609.01 MHz ; 609.01 MHz      ; ~ALTERA_CLKUSR~                                          ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.263  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.316  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.409  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.413  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.465  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.712  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.816  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.878  ; 0.000         ;
; clk_125                                                   ; 2.211  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.175  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.442  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 6.358  ; 0.000         ;
; altera_reserved_tck                                       ; 26.498 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 900mV 100C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                       ; 0.045 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.051 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.055 ; 0.000         ;
; clk_125                                                   ; 0.055 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.058 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.069 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.074 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.084 ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.084 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.507 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.516 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.536 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.653 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.550  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.959  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.103  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.155  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.296  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 1.696  ; 0.000         ;
; clk_125                                                   ; 4.895  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 6.937  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 14.712 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 14.906 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 14.954 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 16.101 ; 0.000         ;
; altera_reserved_tck                                       ; 59.285 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Removal Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_125                                                   ; 0.354  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.359  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.375  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.402  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.430  ; 0.000         ;
; altera_reserved_tck                                       ; 0.470  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.504  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.531  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.598  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 11.075 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 11.651 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 11.696 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 12.270 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; 0.091  ; 0.000         ;
; refclk_10g                                                ; 0.475  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.134  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.135  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.137  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.138  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.207  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.207  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.211  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.384  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.384  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.818  ; 0.000         ;
; clk_125                                                   ; 3.581  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 3.699  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.879  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.879  ; 0.000         ;
; altera_reserved_tck                                       ; 30.820 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Max Skew Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 1.418 ; 3.000         ; 1.582       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.450 ; 2.500         ; 1.050       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.582 ; 2.500         ; 0.918       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.602 ; 3.000         ; 1.398       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.608 ; 2.500         ; 0.892       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.621 ; 2.500         ; 0.879       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.638 ; 3.000         ; 1.362       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 1.647 ; 2.500         ; 0.853       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.659 ; 3.000         ; 1.341       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.703 ; 3.000         ; 1.297       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.739 ; 3.000         ; 1.261       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.769 ; 2.500         ; 0.731       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.777 ; 2.500         ; 0.723       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.790 ; 2.500         ; 0.710       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.825 ; 3.000         ; 1.175       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.875 ; 3.000         ; 1.125       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.938 ; 3.000         ; 1.062       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 1.994 ; 3.000         ; 1.006       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.010 ; 3.000         ; 0.990       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.015 ; 3.000         ; 0.985       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.021 ; 3.000         ; 0.979       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.032 ; 3.000         ; 0.968       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.088 ; 3.000         ; 0.912       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.098 ; 3.000         ; 0.902       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.108 ; 3.000         ; 0.892       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.130 ; 3.000         ; 0.870       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.138 ; 3.000         ; 0.862       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.168 ; 3.000         ; 0.832       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.180 ; 3.000         ; 0.820       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.249 ; 3.000         ; 0.751       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.267 ; 3.000         ; 0.733       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.272 ; 3.000         ; 0.728       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.283 ; 3.000         ; 0.717       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.285 ; 3.000         ; 0.715       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.294 ; 3.000         ; 0.706       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.309 ; 3.000         ; 0.691       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.317 ; 3.000         ; 0.683       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.322 ; 3.000         ; 0.678       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.346 ; 3.000         ; 0.654       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.357 ; 3.000         ; 0.643       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.388 ; 3.000         ; 0.612       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.391 ; 3.000         ; 0.609       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.408 ; 3.000         ; 0.592       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.413 ; 3.000         ; 0.587       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 4.688 ; 5.117         ; 0.429       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 4.725 ; 5.117         ; 0.392       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
; set_max_skew ; 5.994 ; 6.400         ; 0.406       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 6.005 ; 6.400         ; 0.395       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Net Delay Summary                                                                                                                                                                                        ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                   ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.812 ; 5.117    ; 0.305  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 4.876 ; 5.117    ; 0.241  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]  ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 494
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
Worst Case Available Settling Time: 3.118 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 3.442                                           ; Slack: 3.175                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 199.614                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 200.211                                           ; Slack: 199.966                                           ;   TNS: 0.000                         ; Slack: 198.169                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 8.000                                           ;   Rel: 8.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: 200.000                       ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 4.439       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 3.944       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.465                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 1.551                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.315                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 195.080     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.409                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: 1.551                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.348                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 195.235     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 196.505     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.705                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 3.198                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 199.189                                           ; Slack: 199.156                                           ; Slack: 198.190                       ;                                      ;                                                           ; Slack: 199.130                                           ;                                                           ; Slack: 199.163                                           ;                 ;
;                                                            ;                     ; Slack: 197.257     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;   Rel: 200.000                       ;                                      ;                                                           ;   Rel: 200.000                                           ;                                                           ;   Rel: 200.000                                           ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 196.109                       ; Slack: 0.316                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;   Rel: 3.102                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 196.113                       ;                                                           ;                                                          ; Slack: 0.263                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;   Rel: 3.102                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 0.516                                           ; Slack: 0.653                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 198.449                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 196.138                                           ; Slack: 196.430                                           ;   TNS: 0.000                         ; Slack: 198.502                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 0.000                                           ;   Rel: 0.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: -200.000                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 1.278       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 1.538       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.548                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -1.551                                            ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.286                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 201.273     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.577                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: -1.551                                            ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.282                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 201.301     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.195     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.401                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 196.721                                           ; Slack: 196.736                                           ; Slack: 199.268                       ;                                      ;                                                           ; Slack: 197.304                                           ;                                                           ; Slack: 197.176                                           ;                 ;
;                                                            ;                     ; Slack: 199.852     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;   Rel: -200.000                      ;                                      ;                                                           ;   Rel: -200.000                                          ;                                                           ;   Rel: -200.000                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.104                       ; Slack: 0.507                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;   Rel: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.135                       ;                                                           ;                                                          ; Slack: 0.536                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;   Rel: 0.000                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 45.879                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: 50.000                                             ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 45.035                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: 50.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 14.906                                             ;                                                          ; Slack: 14.954                                             ;                                                          ;                                      ;                                      ; Slack: 14.712                                             ;                                                          ; Slack: 16.101                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;                                      ;                                      ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 52.451                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: -50.000                                            ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 52.889                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: -50.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 11.696                                             ;                                                          ; Slack: 11.651                                             ;                                                          ;                                      ;                                      ; Slack: 12.270                                             ;                                                          ; Slack: 11.075                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;                                      ;                                      ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 111.31 MHz ; 111.31 MHz      ; altera_reserved_tck                                      ;      ;
; 185.6 MHz  ; 185.6 MHz       ; clk_125                                                  ;      ;
; 190.99 MHz ; 190.99 MHz      ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ;      ;
; 365.9 MHz  ; 365.9 MHz       ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;      ;
; 419.99 MHz ; 419.99 MHz      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;      ;
; 450.25 MHz ; 450.25 MHz      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;      ;
; 464.47 MHz ; 464.47 MHz      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;      ;
; 466.85 MHz ; 466.85 MHz      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;      ;
; 612.37 MHz ; 612.37 MHz      ; ~ALTERA_CLKUSR~                                          ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.444  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.465  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.468  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.522  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.554  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.949  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.960  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 1.161  ; 0.000         ;
; clk_125                                                   ; 2.612  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.483  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.670  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 6.367  ; 0.000         ;
; altera_reserved_tck                                       ; 26.758 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 900mV -40C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                       ; 0.031 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.034 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.038 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.039 ; 0.000         ;
; clk_125                                                   ; 0.040 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.052 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.056 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.070 ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.070 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.260 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.330 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.397 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.592 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.675  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.010  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.233  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.247  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.286  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.161  ; 0.000         ;
; clk_125                                                   ; 5.085  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 6.923  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 14.295 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 14.602 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 14.696 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 15.740 ; 0.000         ;
; altera_reserved_tck                                       ; 59.563 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Removal Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_125                                                   ; 0.364  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.369  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.371  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.412  ; 0.000         ;
; altera_reserved_tck                                       ; 0.436  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.445  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.484  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.511  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.566  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 11.251 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 11.788 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 11.854 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 12.523 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; 0.092  ; 0.000         ;
; refclk_10g                                                ; 0.441  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.091  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.103  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.105  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.118  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.166  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.166  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.214  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.340  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.340  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.799  ; 0.000         ;
; clk_125                                                   ; 3.523  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 3.619  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.843  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.843  ; 0.000         ;
; altera_reserved_tck                                       ; 30.855 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Max Skew Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 1.511 ; 2.500         ; 0.989       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.526 ; 3.000         ; 1.474       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.558 ; 2.500         ; 0.942       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.578 ; 2.500         ; 0.922       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.595 ; 2.500         ; 0.905       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.629 ; 3.000         ; 1.371       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 1.651 ; 2.500         ; 0.849       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.666 ; 3.000         ; 1.334       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.667 ; 3.000         ; 1.333       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.718 ; 2.500         ; 0.782       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.738 ; 2.500         ; 0.762       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.757 ; 2.500         ; 0.743       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.769 ; 3.000         ; 1.231       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.776 ; 3.000         ; 1.224       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.845 ; 3.000         ; 1.155       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.869 ; 3.000         ; 1.131       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.910 ; 3.000         ; 1.090       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 1.965 ; 3.000         ; 1.035       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 1.986 ; 3.000         ; 1.014       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 1.999 ; 3.000         ; 1.001       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.034 ; 3.000         ; 0.966       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.040 ; 3.000         ; 0.960       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.042 ; 3.000         ; 0.958       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.093 ; 3.000         ; 0.907       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.102 ; 3.000         ; 0.898       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.118 ; 3.000         ; 0.882       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.119 ; 3.000         ; 0.881       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.173 ; 3.000         ; 0.827       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.191 ; 3.000         ; 0.809       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.219 ; 3.000         ; 0.781       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.224 ; 3.000         ; 0.776       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.227 ; 3.000         ; 0.773       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.240 ; 3.000         ; 0.760       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.246 ; 3.000         ; 0.754       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.249 ; 3.000         ; 0.751       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.275 ; 3.000         ; 0.725       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.286 ; 3.000         ; 0.714       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.287 ; 3.000         ; 0.713       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.297 ; 3.000         ; 0.703       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.321 ; 3.000         ; 0.679       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.336 ; 3.000         ; 0.664       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.340 ; 3.000         ; 0.660       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.341 ; 3.000         ; 0.659       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.369 ; 3.000         ; 0.631       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 4.650 ; 5.117         ; 0.467       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 4.695 ; 5.117         ; 0.422       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
; set_max_skew ; 5.956 ; 6.400         ; 0.444       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
; set_max_skew ; 5.962 ; 6.400         ; 0.438       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Net Delay Summary                                                                                                                                                                                        ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                   ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.852 ; 5.117    ; 0.265  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 4.922 ; 5.117    ; 0.195  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]  ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Slow 900mV -40C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 494
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
Worst Case Available Settling Time: 3.285 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 3.670                                           ; Slack: 3.483                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 199.690                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 200.463                                           ; Slack: 200.309                                           ;   TNS: 0.000                         ; Slack: 198.333                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 8.000                                           ;   Rel: 8.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: 200.000                       ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 4.289       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 3.887       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.554                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 1.551                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.110                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 194.790     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.468                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: 1.551                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.139                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 194.966     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 196.511     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.823                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 3.198                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 199.422                                           ; Slack: 199.448                                           ; Slack: 198.344                       ;                                      ;                                                           ; Slack: 199.308                                           ;                                                           ; Slack: 199.370                                           ;                 ;
;                                                            ;                     ; Slack: 197.223     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;   Rel: 200.000                       ;                                      ;                                                           ;   Rel: 200.000                                           ;                                                           ;   Rel: 200.000                                           ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.915                       ; Slack: 0.522                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;   Rel: 3.102                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 195.910                       ;                                                           ;                                                          ; Slack: 0.444                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;   Rel: 3.102                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 0.397                                           ; Slack: 0.592                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 198.276                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 195.753                                           ; Slack: 196.003                                           ;   TNS: 0.000                         ; Slack: 198.353                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 0.000                                           ;   Rel: 0.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: -200.000                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 1.358       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 1.535       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.381                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -1.551                                            ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.396                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 201.460     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.406                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: -1.551                                            ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.390                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 201.500     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.206     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.303                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 196.366                                           ; Slack: 196.409                                           ; Slack: 199.143                       ;                                      ;                                                           ; Slack: 196.979                                           ;                                                           ; Slack: 196.859                                           ;                 ;
;                                                            ;                     ; Slack: 199.836     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;   Rel: -200.000                      ;                                      ;                                                           ;   Rel: -200.000                                          ;                                                           ;   Rel: -200.000                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.151                       ; Slack: 0.260                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;   Rel: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 200.194                       ;                                                           ;                                                          ; Slack: 0.330                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;   Rel: 0.000                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 45.592                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: 50.000                                             ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 44.715                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: 50.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 14.602                                             ;                                                          ; Slack: 14.696                                             ;                                                          ;                                      ;                                      ; Slack: 14.295                                             ;                                                          ; Slack: 15.740                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;                                      ;                                      ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 52.582                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: -50.000                                            ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 52.975                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: -50.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 11.854                                             ;                                                          ; Slack: 11.788                                             ;                                                          ;                                      ;                                      ; Slack: 12.523                                             ;                                                          ; Slack: 11.251                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;                                      ;                                      ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.690  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.719  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.775  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.822  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.290  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.430  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.641  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.582  ; 0.000         ;
; clk_125                                                   ; 4.031  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 4.645  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 4.695  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 6.852  ; 0.000         ;
; altera_reserved_tck                                       ; 27.922 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 900mV 100C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.015 ; 0.000         ;
; altera_reserved_tck                                       ; 0.015 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.017 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.017 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.018 ; 0.000         ;
; clk_125                                                   ; 0.019 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.020 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.025 ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.027 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.471 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.524 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.604 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.665 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.349  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.576  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.691  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.707  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.874  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.642  ; 0.000         ;
; clk_125                                                   ; 5.814  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 7.383  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 15.790 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 15.829 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 16.874 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 17.701 ; 0.000         ;
; altera_reserved_tck                                       ; 60.015 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Removal Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_125                                                   ; 0.189  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.192  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.203  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.207  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.216  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.252  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.301  ; 0.000         ;
; altera_reserved_tck                                       ; 0.302  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.360  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 10.643 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 11.346 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 12.267 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 12.293 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; 0.093  ; 0.000         ;
; refclk_10g                                                ; 0.676  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.238  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.240  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.241  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.243  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.252  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.381  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.381  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.488  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.488  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.841  ; 0.000         ;
; clk_125                                                   ; 3.645  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 3.890  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.955  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.955  ; 0.000         ;
; altera_reserved_tck                                       ; 30.754 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Max Skew Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 1.778 ; 2.500         ; 0.722       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.909 ; 3.000         ; 1.091       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 1.934 ; 2.500         ; 0.566       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 1.946 ; 2.500         ; 0.554       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.954 ; 2.500         ; 0.546       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.954 ; 2.500         ; 0.546       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 1.972 ; 2.500         ; 0.528       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 2.019 ; 2.500         ; 0.481       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.045 ; 2.500         ; 0.455       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.049 ; 3.000         ; 0.951       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.059 ; 3.000         ; 0.941       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.103 ; 3.000         ; 0.897       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.115 ; 3.000         ; 0.885       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.124 ; 3.000         ; 0.876       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.216 ; 3.000         ; 0.784       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.241 ; 3.000         ; 0.759       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.249 ; 3.000         ; 0.751       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.254 ; 3.000         ; 0.746       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.270 ; 3.000         ; 0.730       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.331 ; 3.000         ; 0.669       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.351 ; 3.000         ; 0.649       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.352 ; 3.000         ; 0.648       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.394 ; 3.000         ; 0.606       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.397 ; 3.000         ; 0.603       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.407 ; 3.000         ; 0.593       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.421 ; 3.000         ; 0.579       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.426 ; 3.000         ; 0.574       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.436 ; 3.000         ; 0.564       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.466 ; 3.000         ; 0.534       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.484 ; 3.000         ; 0.516       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.492 ; 3.000         ; 0.508       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.536 ; 3.000         ; 0.464       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.554 ; 3.000         ; 0.446       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.559 ; 3.000         ; 0.441       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.576 ; 3.000         ; 0.424       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.586 ; 3.000         ; 0.414       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.592 ; 3.000         ; 0.408       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.600 ; 3.000         ; 0.400       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.620 ; 3.000         ; 0.380       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.621 ; 3.000         ; 0.379       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.630 ; 3.000         ; 0.370       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.636 ; 3.000         ; 0.364       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.644 ; 3.000         ; 0.356       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.662 ; 3.000         ; 0.338       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 4.873 ; 5.117         ; 0.244       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 4.910 ; 5.117         ; 0.207       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
; set_max_skew ; 6.154 ; 6.400         ; 0.246       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 6.181 ; 6.400         ; 0.219       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 100C Model Net Delay Summary                                                                                                                                                                                        ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                   ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.919 ; 5.117    ; 0.198  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 4.952 ; 5.117    ; 0.165  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]  ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 494
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
Worst Case Available Settling Time: 4.100 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 4.645                                           ; Slack: 4.695                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 199.899                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 198.817                                           ; Slack: 198.653                                           ;   TNS: 0.000                         ; Slack: 198.846                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 8.000                                           ;   Rel: 8.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: 200.000                       ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 5.719       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 5.324       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.822                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 1.551                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.442                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 198.227     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.775                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: 1.551                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.480                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 198.290     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 197.314     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 1.376                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 3.198                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 198.037                                           ; Slack: 198.000                                           ; Slack: 198.731                       ;                                      ;                                                           ; Slack: 198.962                                           ;                                                           ; Slack: 199.044                                           ;                 ;
;                                                            ;                     ; Slack: 197.833     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;   Rel: 200.000                       ;                                      ;                                                           ;   Rel: 200.000                                           ;                                                           ;   Rel: 200.000                                           ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 197.928                       ; Slack: 0.690                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;   Rel: 3.102                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 197.999                       ;                                                           ;                                                          ; Slack: 0.719                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;   Rel: 3.102                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 0.471                                           ; Slack: 0.524                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 198.828                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 198.992                                           ; Slack: 199.232                                           ;   TNS: 0.000                         ; Slack: 198.847                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 0.000                                           ;   Rel: 0.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: -200.000                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 0.705       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 0.910       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.717                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -1.551                                            ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.795                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 199.653     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.760                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: -1.551                                            ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.779                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 199.656     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.296     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.309                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 199.634                                           ; Slack: 199.594                                           ; Slack: 199.583                       ;                                      ;                                                           ; Slack: 198.780                                           ;                                                           ; Slack: 198.693                                           ;                 ;
;                                                            ;                     ; Slack: 200.064     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;   Rel: -200.000                      ;                                      ;                                                           ;   Rel: -200.000                                          ;                                                           ;   Rel: -200.000                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.722                       ; Slack: 0.604                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;   Rel: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.668                       ;                                                           ;                                                          ; Slack: 0.665                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;   Rel: 0.000                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 47.504                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: 50.000                                             ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 47.062                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: 50.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 15.829                                             ;                                                          ; Slack: 15.790                                             ;                                                          ;                                      ;                                      ; Slack: 16.874                                             ;                                                          ; Slack: 17.701                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;                                      ;                                      ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 51.390                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: -50.000                                            ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 51.696                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: -50.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 12.267                                             ;                                                          ; Slack: 12.293                                             ;                                                          ;                                      ;                                      ; Slack: 11.346                                             ;                                                          ; Slack: 10.643                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;                                      ;                                      ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.966  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.973  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.122  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.130  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.677  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.775  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.908  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 3.402  ; 0.000         ;
; clk_125                                                   ; 4.880  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 5.297  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 5.372  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 7.087  ; 0.000         ;
; altera_reserved_tck                                       ; 28.640 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 900mV -40C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.012 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.013 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.013 ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.013 ; 0.000         ;
; altera_reserved_tck                                       ; 0.014 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.017 ; 0.000         ;
; clk_125                                                   ; 0.017 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.019 ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.023 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.302 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.377 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.386 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.390 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.785  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.894  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 2.024  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 2.034  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 2.115  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 3.628  ; 0.000         ;
; clk_125                                                   ; 6.322  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 7.457  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 17.380 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 17.393 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 17.425 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 18.071 ; 0.000         ;
; altera_reserved_tck                                       ; 60.651 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Removal Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_125                                                   ; 0.159  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.163  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.164  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.174  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.181  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 0.201  ; 0.000         ;
; altera_reserved_tck                                       ; 0.226  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.227  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.274  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 10.368 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 10.799 ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 10.835 ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 10.931 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; 0.093  ; 0.000         ;
; refclk_10g                                                ; 0.680  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.230  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1.236  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.240  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 1.242  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 1.283  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.398  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1.398  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.488  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1.488  ; 0.000         ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 2.883  ; 0.000         ;
; clk_125                                                   ; 3.692  ; 0.000         ;
; ~ALTERA_CLKUSR~                                           ; 3.876  ; 0.000         ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.956  ; 0.000         ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.956  ; 0.000         ;
; altera_reserved_tck                                       ; 30.786 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Max Skew Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 1.883 ; 2.500         ; 0.617       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.010 ; 2.500         ; 0.490       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                 ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.027 ; 2.500         ; 0.473       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 2.036 ; 2.500         ; 0.464       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}]                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 2.037 ; 2.500         ; 0.463       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 2.057 ; 2.500         ; 0.443       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                                                                    ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;             ;         ;
; set_max_skew ; 2.088 ; 2.500         ; 0.412       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.101 ; 2.500         ; 0.399       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}]                                                                                                                                                                                                                                         ; [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;             ;         ;
; set_max_skew ; 2.129 ; 3.000         ; 0.871       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.204 ; 3.000         ; 0.796       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.207 ; 3.000         ; 0.793       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}]                                                                                                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}]                                                                                                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.255 ; 3.000         ; 0.745       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.267 ; 3.000         ; 0.733       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.290 ; 3.000         ; 0.710       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.353 ; 3.000         ; 0.647       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.358 ; 3.000         ; 0.642       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}]       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}]       ;              ;             ;         ;
; set_max_skew ; 2.361 ; 3.000         ; 0.639       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.369 ; 3.000         ; 0.631       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.380 ; 3.000         ; 0.620       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.416 ; 3.000         ; 0.584       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}]                                              ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}]                                                    ;              ;             ;         ;
; set_max_skew ; 2.433 ; 3.000         ; 0.567       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.437 ; 3.000         ; 0.563       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.477 ; 3.000         ; 0.523       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.481 ; 3.000         ; 0.519       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.483 ; 3.000         ; 0.517       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.490 ; 3.000         ; 0.510       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] ;              ;             ;         ;
; set_max_skew ; 2.495 ; 3.000         ; 0.505       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.523 ; 3.000         ; 0.477       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.541 ; 3.000         ; 0.459       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.548 ; 3.000         ; 0.452       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.551 ; 3.000         ; 0.449       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.586 ; 3.000         ; 0.414       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.594 ; 3.000         ; 0.406       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.604 ; 3.000         ; 0.396       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.619 ; 3.000         ; 0.381       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.630 ; 3.000         ; 0.370       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}]                                                                                                                   ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}]                                                                                                                                           ;              ;             ;         ;
; set_max_skew ; 2.635 ; 3.000         ; 0.365       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}]         ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}]         ;              ;             ;         ;
; set_max_skew ; 2.648 ; 3.000         ; 0.352       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.649 ; 3.000         ; 0.351       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.655 ; 3.000         ; 0.345       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}]                                                                                                            ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}]                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 2.655 ; 3.000         ; 0.345       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}]                                                                                                                                                                                                       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}]                                                                                                                                                                                                                               ;              ;             ;         ;
; set_max_skew ; 2.666 ; 3.000         ; 0.334       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.673 ; 3.000         ; 0.327       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 2.676 ; 3.000         ; 0.324       ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}]                                                                                                                           ; [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}]                                                                                                                                                   ;              ;             ;         ;
; set_max_skew ; 4.906 ; 5.117         ; 0.211       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 4.937 ; 5.117         ; 0.180       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
; set_max_skew ; 6.195 ; 6.400         ; 0.205       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;             ;         ;
; set_max_skew ; 6.209 ; 6.400         ; 0.191       ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;             ;         ;
+--------------+-------+---------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV -40C Model Net Delay Summary                                                                                                                                                                                        ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack ; Required ; Actual ; From                                                   ; To                                                                                                                 ; Type ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.986 ; 5.117    ; 0.131  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  ; max  ;
; set_net_delay ; 5.016 ; 5.117    ; 0.101  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]  ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] ; max  ;
+---------------+-------+----------+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Fast 900mV -40C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 494
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
Worst Case Available Settling Time: 4.495 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 5.297                                           ; Slack: 5.372                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 199.977                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 200.082                                           ; Slack: 199.963                                           ;   TNS: 0.000                         ; Slack: 199.156                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 8.000                                           ;   Rel: 8.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: 200.000                       ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 6.048       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 5.750       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 8.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.973                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: 1.551                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 197.599                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 197.359     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.966                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: 1.551                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 197.642                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 197.406     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 197.669     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 1.706                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 3.198                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 199.332                                           ; Slack: 199.296                                           ; Slack: 198.972                       ;                                      ;                                                           ; Slack: 199.207                                           ;                                                           ; Slack: 199.328                                           ;                 ;
;                                                            ;                     ; Slack: 198.089     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: 200.000                                           ;   Rel: 200.000                                           ;   Rel: 200.000                       ;                                      ;                                                           ;   Rel: 200.000                                           ;                                                           ;   Rel: 200.000                                           ;                 ;
;                                                            ;                     ;   Rel: 200.000     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.043                       ; Slack: 1.130                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;   Rel: 3.102                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 198.077                       ;                                                           ;                                                          ; Slack: 1.122                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: 200.000                       ;                                                           ;                                                          ;   Rel: 3.102                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;                                                 To Clock-> ; altera_reserved_tck ; clk_125            ;                                                        ;                                                        ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; ~ALTERA_CLKUSR~ ;
; |                                                          ;                     ;                    ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk ;                                                          ;                                                          ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                 ;
; v From Clock                                               ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; altera_reserved_tck                                        ; Not Calculated      ;   Cut Endpts: 10   ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; clk_125                                                    ;   Cut Endpts: 12    ; Not Calculated     ; Timed Endpts: 1                                        ; Timed Endpts: 1                                        ; Timed Endpts: 18                                         ; Timed Endpts: 18                                         ; Timed Endpts: 6                      ; Timed Endpts: 70                     ;                                                           ;                                                          ;                                                           ;                                                          ;   Cut Endpts: 4 ;
;                                                            ;                     ;                    ; Slack: 0.302                                           ; Slack: 0.386                                           ;   Cut Endpts: 14                                         ;   Cut Endpts: 14                                         ; Slack: 198.832                       ;   Cut Endpts: 584                    ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   TNS: 0.000                                           ;   TNS: 0.000                                           ; Slack: 197.954                                           ; Slack: 198.128                                           ;   TNS: 0.000                         ; Slack: 198.872                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;   Rel: 0.000                                           ;   Rel: 0.000                                           ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   Rel: -200.000                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 0.610       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk   ;                     ; Timed Endpts: 9    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 2    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 0.763       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ; Timed Endpts: 77                                         ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ; Slack: 0.357                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   TNS: 0.000                                             ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;   Rel: -1.551                                            ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ; Not Calculated                                           ;                                                          ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.904                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.743     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk  ;                     ;                    ;                                                        ;                                                        ;                                                          ; Timed Endpts: 78                                         ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ; Slack: 0.363                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   TNS: 0.000                                             ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;   Rel: -1.551                                            ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
;   DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ; Timed Endpts: 23   ;                                                        ;                                                        ;                                                          ; Not Calculated                                           ;                                      ; Timed Endpts: 18                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 3    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.904                       ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.750     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                       ;                     ; Timed Endpts: 12   ;                                                        ;                                                        ;                                                          ;                                                          ; Not Calculated                       ; Timed Endpts: 36                     ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ; Slack: 200.272     ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 0.180                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                       ;                     ; Timed Endpts: 156  ;                                                        ;                                                        ; Timed Endpts: 6                                          ; Timed Endpts: 6                                          ; Timed Endpts: 32                     ; Not Calculated                       ;                                                           ; Timed Endpts: 6                                          ;                                                           ; Timed Endpts: 6                                          ;                 ;
;                                                            ;                     ;   Cut Endpts: 8    ;                                                        ;                                                        ; Slack: 198.531                                           ; Slack: 198.505                                           ; Slack: 199.588                       ;                                      ;                                                           ; Slack: 198.693                                           ;                                                           ; Slack: 198.604                                           ;                 ;
;                                                            ;                     ; Slack: 200.082     ;                                                        ;                                                        ;   TNS: 0.000                                             ;   TNS: 0.000                                             ;   TNS: 0.000                         ;                                      ;                                                           ;   TNS: 0.000                                             ;                                                           ;   TNS: 0.000                                             ;                 ;
;                                                            ;                     ;   TNS: 0.000       ;                                                        ;                                                        ;   Rel: -200.000                                          ;   Rel: -200.000                                          ;   Rel: -200.000                      ;                                      ;                                                           ;   Rel: -200.000                                          ;                                                           ;   Rel: -200.000                                          ;                 ;
;                                                            ;                     ;   Rel: -200.000    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.779                       ; Slack: 0.377                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;   Rel: 0.000                                              ;                                                          ;                                                           ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout   ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Timed Endpts: 6                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ; Slack: 199.763                       ;                                                           ;                                                          ; Slack: 0.390                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   TNS: 0.000                         ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;                 ;
;                                                            ;                     ;                    ;                                                        ;                                                        ;                                                          ;                                                          ;                                      ;   Rel: -200.000                      ;                                                           ;                                                          ;   Rel: 0.000                                              ;                                                          ;                 ;
+------------------------------------------------------------+---------------------+--------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 47.795                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: 50.000                                             ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 47.431                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: 50.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 17.425                                             ;                                                          ; Slack: 17.393                                             ;                                                          ;                                      ;                                      ; Slack: 17.380                                             ;                                                          ; Slack: 18.071                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;                                      ;                                      ;   Rel: 20.000                                             ;                                                          ;   Rel: 20.000                                             ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC Viewer Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
;                                               To Clock-> ; altera_reserved_tck ; clk_125         ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ;                                                          ; DUT|core_pll|xcvr_fpll_a10_0|outclk0 ; DUT|core_pll|xcvr_fpll_a10_0|outclk1 ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ;                                                          ;
; |                                                        ;                     ;                 ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                                      ;                                      ;                                                           ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                                                           ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;
; v From Clock                                             ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                      ; Not Calculated      ;   Cut Endpts: 8 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; clk_125                                                  ;   Cut Endpts: 3     ; Not Calculated  ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;                                      ;   Cut Endpts: 32                     ;                                                           ;   Cut Endpts: 3                                          ;                                                           ;   Cut Endpts: 3                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;   Cut Endpts: 1                                           ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ;                     ;                 ;                                                           ;                                                          ;   Cut Endpts: 2                                           ; Not Calculated                                           ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ;   Cut Endpts: 1                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ;                     ;                 ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;   Cut Endpts: 20                     ; Not Calculated                       ;                                                           ;   Cut Endpts: 2                                          ;                                                           ;   Cut Endpts: 2                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ; Timed Endpts: 3                                           ; Not Calculated                                           ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ; Slack: 51.156                                             ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;                                                           ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;   Rel: -50.000                                            ;                                                          ;                                                           ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;   Cut Endpts: 2                      ;                                                           ;                                                          ; Timed Endpts: 3                                           ; Not Calculated                                           ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ; Slack: 51.383                                             ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;                                                           ;                                                          ;                                                           ;                                                          ;                                      ;                                      ;                                                           ;                                                          ;   Rel: -50.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+
; ~ALTERA_CLKUSR~                                          ;                     ;                 ; Timed Endpts: 1                                           ;                                                          ; Timed Endpts: 1                                           ;                                                          ;                                      ;                                      ; Timed Endpts: 2                                           ;                                                          ; Timed Endpts: 2                                           ;                                                          ;
;                                                          ;                     ;                 ; Slack: 10.799                                             ;                                                          ; Slack: 10.835                                             ;                                                          ;                                      ;                                      ; Slack: 10.931                                             ;                                                          ; Slack: 10.368                                             ;                                                          ;
;                                                          ;                     ;                 ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;                                      ;                                      ;   TNS: 0.000                                              ;                                                          ;   TNS: 0.000                                              ;                                                          ;
;                                                          ;                     ;                 ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;                                      ;                                      ;   Rel: -10.000                                            ;                                                          ;   Rel: -10.000                                            ;                                                          ;
+----------------------------------------------------------+---------------------+-----------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 0.263  ; 0.012 ; 0.550    ; 0.159   ; 0.091               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.442  ; 0.302 ; N/A      ; N/A     ; 3.843               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.465  ; 0.017 ; 1.155    ; 0.274   ; 1.118               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; N/A    ; N/A   ; 14.602   ; 10.799  ; 1.340               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.816  ; 0.013 ; 0.959    ; 0.164   ; 1.091               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.316  ; 0.260 ; 14.295   ; 10.931  ; 1.166               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 3.175  ; 0.386 ; N/A      ; N/A     ; 3.843               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.409  ; 0.019 ; 1.103    ; 0.174   ; 1.103               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; N/A    ; N/A   ; 14.696   ; 10.835  ; 1.340               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.878  ; 0.013 ; 1.286    ; 0.227   ; 1.105               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.263  ; 0.330 ; 15.740   ; 10.368  ; 1.166               ;
;  DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.712  ; 0.013 ; 1.696    ; 0.181   ; 2.799               ;
;  DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.413  ; 0.012 ; 0.550    ; 0.163   ; 1.211               ;
;  DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; N/A    ; N/A   ; N/A      ; N/A     ; 0.091               ;
;  altera_reserved_tck                                       ; 26.498 ; 0.014 ; 59.285   ; 0.226   ; 30.754              ;
;  clk_125                                                   ; 2.211  ; 0.017 ; 4.895    ; 0.159   ; 3.523               ;
;  refclk_10g                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.441               ;
;  ~ALTERA_CLKUSR~                                           ; 6.358  ; 0.023 ; 6.923    ; 0.201   ; 3.619               ;
; Design-wide TNS                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_125                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  refclk_10g                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ~ALTERA_CLKUSR~                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_heartbeat       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; channel_ready_n(0)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; channel_ready_n(1)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_other           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp_scl_0           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp_scl_1           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp_sda_0           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sfp_sda_1           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sfp_int_0           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; sfp_int_1           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; arduino_scl         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; arduino_sda         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_125             ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_10g          ; LVDS         ; 1440 ps         ; 1440 ps         ;
; reset_n             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_CLKUSR~     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_125(n)          ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_10g(n)       ; LVDS         ; 1440 ps         ; 1440 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_heartbeat       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; channel_ready_n(0)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; channel_ready_n(1)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
; led_other           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; sfp_scl_0           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2e-06 V                      ; 1.66 V              ; -0.0207 V           ; 0.09 V                               ; 0.184 V                              ; 3.69e-10 s                  ; 2.71e-10 s                  ; Yes                        ; No                         ; 1.66 V                      ; 2e-06 V                     ; 1.66 V             ; -0.0207 V          ; 0.09 V                              ; 0.184 V                             ; 3.69e-10 s                 ; 2.71e-10 s                 ; Yes                       ; No                        ;
; sfp_scl_1           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2e-06 V                      ; 1.66 V              ; -0.0207 V           ; 0.09 V                               ; 0.184 V                              ; 3.69e-10 s                  ; 2.71e-10 s                  ; Yes                        ; No                         ; 1.66 V                      ; 2e-06 V                     ; 1.66 V             ; -0.0207 V          ; 0.09 V                              ; 0.184 V                             ; 3.69e-10 s                 ; 2.71e-10 s                 ; Yes                       ; No                        ;
; sfp_sda_0           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2e-06 V                      ; 1.66 V              ; -0.0207 V           ; 0.09 V                               ; 0.184 V                              ; 3.69e-10 s                  ; 2.71e-10 s                  ; Yes                        ; No                         ; 1.66 V                      ; 2e-06 V                     ; 1.66 V             ; -0.0207 V          ; 0.09 V                              ; 0.184 V                             ; 3.69e-10 s                 ; 2.71e-10 s                 ; Yes                       ; No                        ;
; sfp_sda_1           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2e-06 V                      ; 1.66 V              ; -0.0207 V           ; 0.09 V                               ; 0.184 V                              ; 3.69e-10 s                  ; 2.71e-10 s                  ; Yes                        ; No                         ; 1.66 V                      ; 2e-06 V                     ; 1.66 V             ; -0.0207 V          ; 0.09 V                              ; 0.184 V                             ; 3.69e-10 s                 ; 2.71e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_heartbeat       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
; channel_ready_n(0)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
; channel_ready_n(1)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.35e-07 V                   ; 2.04 V              ; -0.159 V            ; 0.235 V                              ; 0.25 V                               ; 4.84e-11 s                  ; 5.14e-11 s                  ; No                         ; No                         ; 1.89 V                      ; 1.35e-07 V                  ; 2.04 V             ; -0.159 V           ; 0.235 V                             ; 0.25 V                              ; 4.84e-11 s                 ; 5.14e-11 s                 ; No                        ; No                        ;
; led_other           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
; sfp_scl_0           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.73e-08 V                   ; 1.91 V              ; -0.0679 V           ; 0.174 V                              ; 0.188 V                              ; 1.71e-10 s                  ; 1.47e-10 s                  ; Yes                        ; No                         ; 1.89 V                      ; 1.73e-08 V                  ; 1.91 V             ; -0.0679 V          ; 0.174 V                             ; 0.188 V                             ; 1.71e-10 s                 ; 1.47e-10 s                 ; Yes                       ; No                        ;
; sfp_scl_1           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.73e-08 V                   ; 1.91 V              ; -0.0679 V           ; 0.174 V                              ; 0.188 V                              ; 1.71e-10 s                  ; 1.47e-10 s                  ; Yes                        ; No                         ; 1.89 V                      ; 1.73e-08 V                  ; 1.91 V             ; -0.0679 V          ; 0.174 V                             ; 0.188 V                             ; 1.71e-10 s                 ; 1.47e-10 s                 ; Yes                       ; No                        ;
; sfp_sda_0           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.73e-08 V                   ; 1.91 V              ; -0.0688 V           ; 0.174 V                              ; 0.188 V                              ; 1.71e-10 s                  ; 1.47e-10 s                  ; Yes                        ; No                         ; 1.89 V                      ; 1.73e-08 V                  ; 1.91 V             ; -0.0688 V          ; 0.174 V                             ; 0.188 V                             ; 1.71e-10 s                 ; 1.47e-10 s                 ; Yes                       ; No                        ;
; sfp_sda_1           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.73e-08 V                   ; 1.91 V              ; -0.0688 V           ; 0.174 V                              ; 0.188 V                              ; 1.71e-10 s                  ; 1.47e-10 s                  ; Yes                        ; No                         ; 1.89 V                      ; 1.73e-08 V                  ; 1.91 V             ; -0.0688 V          ; 0.174 V                             ; 0.188 V                             ; 1.71e-10 s                 ; 1.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 12448      ; 0        ; 121      ; 0        ;
; clk_125                                                   ; altera_reserved_tck                                       ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                       ; clk_125                                                   ; false path ; 0        ; 0        ; 0        ;
; clk_125                                                   ; clk_125                                                   ; 213984     ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; clk_125                                                   ; 11         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; clk_125                                                   ; 33         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; clk_125                                                   ; 11         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; clk_125                                                   ; 33         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; clk_125                                                   ; 12         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; clk_125                                                   ; 164        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 132        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 194        ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5277       ; 73       ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 73       ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1492       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 73         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 132        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 194        ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5150       ; 73       ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5          ; 0        ; 73       ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1506       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 73         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 545023     ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 32         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2378       ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 18         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 18         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 40         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 136353     ; 0        ; 0        ; 0        ;
; clk_125                                                   ; ~ALTERA_CLKUSR~                                           ; 4          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                           ; ~ALTERA_CLKUSR~                                           ; 241        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 12448      ; 0        ; 121      ; 0        ;
; clk_125                                                   ; altera_reserved_tck                                       ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                       ; clk_125                                                   ; false path ; 0        ; 0        ; 0        ;
; clk_125                                                   ; clk_125                                                   ; 213984     ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; clk_125                                                   ; 11         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; clk_125                                                   ; 33         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; clk_125                                                   ; 11         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; clk_125                                                   ; 33         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; clk_125                                                   ; 12         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; clk_125                                                   ; 164        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; 132        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 194        ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5277       ; 73       ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 73       ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1492       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 73         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; 132        ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 194        ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5150       ; 73       ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 5          ; 0        ; 73       ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 1506       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 73         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 545023     ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 32         ; 0        ; 0        ; 0        ;
; clk_125                                                   ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2378       ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 18         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 18         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 6          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 40         ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 136353     ; 0        ; 0        ; 0        ;
; clk_125                                                   ; ~ALTERA_CLKUSR~                                           ; 4          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                           ; ~ALTERA_CLKUSR~                                           ; 241        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                 ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                       ; 185        ; 0        ; 0        ; 0        ;
; clk_125                                                  ; altera_reserved_tck                                       ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clk_125                                                   ; false path ; 0        ; 0        ; 0        ;
; clk_125                                                  ; clk_125                                                   ; 2255       ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 414        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 205        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 3          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 413        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 208        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 3          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 5465       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 20         ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 52         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2410       ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; ~ALTERA_CLKUSR~                                           ; 24         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                  ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                       ; 185        ; 0        ; 0        ; 0        ;
; clk_125                                                  ; altera_reserved_tck                                       ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clk_125                                                   ; false path ; 0        ; 0        ; 0        ;
; clk_125                                                  ; clk_125                                                   ; 2255       ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 414        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 205        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 3          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 413        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 3          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 208        ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 1          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 3          ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 2          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 5465       ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 20         ; 0        ; 0        ; 0        ;
; clk_125                                                  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 52         ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 4          ; 0        ; 0        ; 0        ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2          ; 0        ; 0        ; 0        ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2410       ; 0        ; 0        ; 0        ;
; ~ALTERA_CLKUSR~                                          ; ~ALTERA_CLKUSR~                                           ; 24         ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Wed Mar  1 13:24:18 2023
Info: Command: quartus_sta altera_eth_top -c altera_eth_top --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:07
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity YPHP7743
        Info (332166): set_disable_timing [get_cells -hierarchical VVYU6267_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_0]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_1]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_2]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_3]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_4]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_5]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_6]
        Info (332166): set_disable_timing [get_cells -hierarchical XWCN9723_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BVXN3148_0]
    Info (332165): Entity alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_2w4xi5i
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'altera_eth_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}
    Info (332110): create_generated_clock -source {DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk} -divide_by 33 -multiply_by 8 -duty_cycle 50.00 -name {DUT|core_pll|xcvr_fpll_a10_0|outclk0} {DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[2]}
    Info (332110): create_generated_clock -source {DUT|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk} -divide_by 33 -multiply_by 16 -duty_cycle 50.00 -name {DUT|core_pll|xcvr_fpll_a10_0|outclk1} {DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {clk_125~inputCLKENA0|outclk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {clk_125~inputCLKENA0|outclk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]} -divide_by 16 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_up_bus[5]} -divide_by 16 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 2 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout} {DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 2 -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk} -duty_cycle 50.00 -name {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout} {DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}
    Info (332110): create_generated_clock -source {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -multiply_by 8 -duty_cycle 50.00 -name {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk} {DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/mac/alt_usxgmii_mac/alt_em10g32_181/synth/low_latency_10G_ethernet.sdc'
Info (332104): Reading SDC File: 'rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/synth/alt_mge_phy_usxg32_pcs.sdc'
Info (332104): Reading SDC File: 'rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/address_decoder_top/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'e:/intelfpga_pro/18.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:02.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.263               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.316               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.409               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.413               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.465               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.712               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.816               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.878               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     2.211               0.000 clk_125 
    Info (332119):     3.175               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.442               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     6.358               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    26.498               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 altera_reserved_tck 
    Info (332119):     0.051               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.055               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.055               0.000 clk_125 
    Info (332119):     0.058               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.069               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.074               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.084               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.084               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.507               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.516               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.536               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.653               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
Info (332146): Worst-case recovery slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.959               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.103               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.155               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.296               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.696               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     4.895               0.000 clk_125 
    Info (332119):     6.937               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    14.712               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    14.906               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    14.954               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    16.101               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    59.285               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk_125 
    Info (332119):     0.359               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.375               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.402               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.430               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.470               0.000 altera_reserved_tck 
    Info (332119):     0.504               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.531               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.598               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):    11.075               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    11.651               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    11.696               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    12.270               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.091               0.000 DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk 
    Info (332119):     0.475               0.000 refclk_10g 
    Info (332119):     1.134               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.135               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.137               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.138               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.207               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.207               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.211               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.384               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     1.384               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     2.818               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     3.581               0.000 clk_125 
    Info (332119):     3.699               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.879               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.879               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):    30.820               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 1.418 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.450 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.582 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.602 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.608 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.621 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.638 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.647 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.659 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.703 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.739 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.769 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.777 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.790 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.825 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.875 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.938 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 1.994 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.010 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.015 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.021 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.032 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.088 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.098 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.108 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.130 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.138 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.168 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.180 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.249 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.267 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.272 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.283 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.285 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.294 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.309 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.317 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.322 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.346 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.357 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.388 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.391 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.408 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.413 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 4.688 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 4.725 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 5.994 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 6.005 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV 100C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  4.812  5.117  0.305 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.876  5.117  0.241 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 494 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 494
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
    Info (332114): Worst Case Available Settling Time: 3.118 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is 0.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.444               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.465               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.468               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.522               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.554               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.949               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.960               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.161               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     2.612               0.000 clk_125 
    Info (332119):     3.483               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.670               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     6.367               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    26.758               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 altera_reserved_tck 
    Info (332119):     0.034               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.038               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.039               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.040               0.000 clk_125 
    Info (332119):     0.052               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.056               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.070               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.070               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.260               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.330               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.397               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.592               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
Info (332146): Worst-case recovery slack is 0.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.675               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.010               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.233               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.247               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.286               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     2.161               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     5.085               0.000 clk_125 
    Info (332119):     6.923               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    14.295               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    14.602               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    14.696               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    15.740               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    59.563               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 clk_125 
    Info (332119):     0.369               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.371               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.412               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.436               0.000 altera_reserved_tck 
    Info (332119):     0.445               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.484               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.511               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.566               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):    11.251               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    11.788               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    11.854               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    12.523               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk 
    Info (332119):     0.441               0.000 refclk_10g 
    Info (332119):     1.091               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.103               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.105               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.118               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.166               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.166               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.214               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.340               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     1.340               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     2.799               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     3.523               0.000 clk_125 
    Info (332119):     3.619               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.843               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.843               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):    30.855               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 1.511 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.526 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.558 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.578 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.595 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.629 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.651 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.666 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.667 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.718 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.738 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.757 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.769 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.776 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.845 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.869 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.910 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 1.965 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.986 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 1.999 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.034 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.040 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.042 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.093 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.102 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.118 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.119 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.173 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.191 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.219 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.224 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.227 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.240 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.246 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.249 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.275 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.286 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.287 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.297 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.321 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.336 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.340 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.341 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.369 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 4.650 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 4.695 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 5.956 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 5.962 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Slow 900mV -40C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  4.852  5.117  0.265 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.922  5.117  0.195 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 494 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 494
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
    Info (332114): Worst Case Available Settling Time: 3.285 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.690               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.719               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.775               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.822               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.290               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.430               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.641               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     2.582               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     4.031               0.000 clk_125 
    Info (332119):     4.645               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     4.695               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     6.852               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    27.922               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.015               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.015               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.017               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.018               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.019               0.000 clk_125 
    Info (332119):     0.020               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.025               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.027               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.471               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.524               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.604               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.665               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
Info (332146): Worst-case recovery slack is 1.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.349               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.576               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.691               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.707               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.874               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     2.642               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     5.814               0.000 clk_125 
    Info (332119):     7.383               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    15.790               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    15.829               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    16.874               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    17.701               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    60.015               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 clk_125 
    Info (332119):     0.192               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.203               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.207               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.216               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.252               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.301               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.302               0.000 altera_reserved_tck 
    Info (332119):     0.360               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):    10.643               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    11.346               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    12.267               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    12.293               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk 
    Info (332119):     0.676               0.000 refclk_10g 
    Info (332119):     1.238               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.240               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.241               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.243               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.252               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.381               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.381               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.488               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     1.488               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     2.841               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     3.645               0.000 clk_125 
    Info (332119):     3.890               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.955               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.955               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):    30.754               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 1.778 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.909 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 1.934 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.946 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.954 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.954 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 1.972 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.019 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.045 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.049 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.059 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.103 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.115 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.124 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.216 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.241 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.249 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.254 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.270 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.331 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.351 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.352 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.394 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.397 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.407 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.421 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.426 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.436 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.466 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.484 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.492 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.536 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.554 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.559 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.576 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.586 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.592 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.600 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.620 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.621 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.630 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.636 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.644 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.662 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 4.873 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 4.910 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 6.154 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 6.181 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV 100C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  4.919  5.117  0.198 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.952  5.117  0.165 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 494 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 494
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
    Info (332114): Worst Case Available Settling Time: 4.100 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is 0.966
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.966               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.973               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.122               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.130               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.677               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.775               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.908               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     3.402               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     4.880               0.000 clk_125 
    Info (332119):     5.297               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     5.372               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     7.087               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    28.640               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.013               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.013               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.013               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.014               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.017               0.000 clk_125 
    Info (332119):     0.019               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.023               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.302               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.377               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     0.386               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     0.390               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
Info (332146): Worst-case recovery slack is 1.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.785               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.894               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     2.024               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     2.034               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     2.115               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     3.628               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     6.322               0.000 clk_125 
    Info (332119):     7.457               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):    17.380               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    17.393               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    17.425               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    18.071               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    60.651               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 clk_125 
    Info (332119):     0.163               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     0.164               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.174               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     0.181               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     0.201               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.226               0.000 altera_reserved_tck 
    Info (332119):     0.227               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     0.274               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):    10.368               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):    10.799               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    10.835               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):    10.931               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
Info (332146): Worst-case minimum pulse width slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk 
    Info (332119):     0.680               0.000 refclk_10g 
    Info (332119):     1.230               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.236               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout 
    Info (332119):     1.240               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.242               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout 
    Info (332119):     1.283               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk1 
    Info (332119):     1.398               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.398               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk 
    Info (332119):     1.488               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     1.488               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk 
    Info (332119):     2.883               0.000 DUT|core_pll|xcvr_fpll_a10_0|outclk0 
    Info (332119):     3.692               0.000 clk_125 
    Info (332119):     3.876               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.956               0.000 DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):     3.956               0.000 DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk 
    Info (332119):    30.786               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 1.883 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.010 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.027 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.036 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|rdptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.037 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.057 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_tx_top:tx|alt_mge_phy_usxg32_tx_clockcomp_fifo:tx_fifo|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_jtv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_tx_clockcomp_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.088 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.101 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_rx_top:rx|alt_mge_phy_usxg32_rx_rm_fifo_top:rm_fifo|alt_mge_phy_usxg32_rx_rm_fifo:rx_rm_fifo_inst|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_ltv1:auto_generated|delayed_wrptr_g[*]}] -to [get_registers {*alt_mge_phy_usxg32_pcs:*|alt_mge_phy_usxg32_rx_rm_fifo:*|alt_mge_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_*:auto_generated|alt_synch_pipe_*:*|*|*dffe**}] 2.500 "
Info (332115): Worst-case slack is 2.129 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.204 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.207 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_pause_quanta|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.255 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.267 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.290 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_csr_to_tx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.353 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.358 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_status_partner_ability|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.361 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.369 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_tx_stat_tx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.380 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.416 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_an_top:an|alt_mge_phy_mbow_clock_crosser:tx_xgmii_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.433 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.437 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.477 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.481 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.483 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.490 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_usxgmii_an_link_timer|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.495 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.523 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_rx_to_csr_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.541 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.548 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.551 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_312_TO_156.rx_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.586 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.594 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.604 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.619 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.630 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:STAT_TX_RX_CLK.clock_crosser_rx_stat_csr_to_rx_clk|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.635 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|alt_mge16_pcs_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_usxg32_creg_top:csr|alt_mge16_pcs_clock_crosser:clock_crosser_rx_clk_csr_dev_ability_speed|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.648 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|in_wr_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:write_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.649 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.655 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_transfer_valid alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|alt_mge16_pcs_std_synchronizer:sync_transfer_valid|altera_std_synchronizer_nocut:*|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_phy:phy|alt_usxgmii_phy_alt_mge_phy_181_ofhxqti:alt_mge_phy_0|alt_mge_phy_pcs:mge_pcs|alt_mge_phy_usxg32_pcs:USXGMII_PCS.usxgmii_pcs|alt_mge_phy_mbow_clock_crosser:csr_an_clock_crosser|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.655 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[0].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_clock_crosser:rx_path_to_tx_path.clock_crosser_link_fault|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 2.666 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:RX_STATUS_312_TO_156.rx_status_312_to_156|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.673 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|altera_eth_avalon_st_adapter:st_adpt.avalon_st_adpt_inst|alt_em10g32_avalon_dc_fifo:TX_156_TO_312.tx_156_to_312|out_rd_ptr_gray[*]}] -to [get_registers {*alt_em10g32_avalon_dc_fifo:*|alt_em10g32_dcfifo_synchronizer_bundle:read_crosser|*|din_s1*}] 3.000 "
Info (332115): Worst-case slack is 2.676 for "set_max_skew -from [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_toggle alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|in_data_buffer[*]}] -to [get_registers {alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|altera_std_synchronizer_nocut:synchronizer_nocut_forward_sync|din_s1 alt_mge_multi_channel:DUT|alt_mge_channel:CHANNEL_GEN[1].u_channel|alt_usxgmii_mac:mac|alt_em10g32:alt_em10g32_0|alt_em10g32unit:alt_em10g32unit_inst|alt_em10g32_creg_top:creg_top_inst|alt_em10g32_clock_crosser:clock_crosser_tx_clk_csr_tx_pause_xonxoff_ctrl|out_data_buffer[*]}] 3.000 "
Info (332115): Worst-case slack is 4.906 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 4.937 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 6.195 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332115): Worst-case slack is 6.209 for "set_max_skew -from [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {address_decoder_top|mm_clock_crossing_bridge|mm_clock_crossing_bridge|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 "
Info (332163): Fast 900mV -40C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  4.986  5.117  0.131 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.016  5.117  0.101 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 494 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 494
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.494
    Info (332114): Worst Case Available Settling Time: 4.495 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 7300 megabytes
    Info: Processing ended: Wed Mar  1 13:25:01 2023
    Info: Elapsed time: 00:00:43
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 103   ; 103  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                                            ; Clock                                                     ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_clkout  ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                             ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]                      ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk                                       ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|avmmclk    ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout  ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv                             ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_pma_clk ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]                      ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; Generated ; Constrained ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk                                       ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|avmmclk    ; Generated ; Constrained ;
; DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[0]                                                                                                                                                                                                                  ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; Generated ; Constrained ;
; DUT|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[2]                                                                                                                                                                                                                  ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; Generated ; Constrained ;
; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5]                                                                                                                                               ; DUT|u_xcvr_atx_pll_10g|xcvr_atx_pll_a10_0|mcgb_serial_clk ; Generated ; Constrained ;
; altera_reserved_tck                                                                                                                                                                                                                                               ; altera_reserved_tck                                       ; Base      ; Constrained ;
; clk_125                                                                                                                                                                                                                                                           ; clk_125                                                   ; Base      ; Constrained ;
; refclk_10g                                                                                                                                                                                                                                                        ; refclk_10g                                                ; Base      ; Constrained ;
; ~ALTERA_CLKUSR~~ibuf|o                                                                                                                                                                                                                                            ; ~ALTERA_CLKUSR~                                           ; Base      ; Constrained ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arduino_scl         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arduino_sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n             ; Partially constrained                                                                ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; channel_ready_n[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; channel_ready_n[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_heartbeat       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_scl_0           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_scl_1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_sda_0           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_sda_1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arduino_scl         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; arduino_sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n             ; Partially constrained                                                                ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; channel_ready_n[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; channel_ready_n[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_heartbeat       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_scl_0           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_scl_1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_sda_0           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sfp_sda_1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


