// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_all_attention_coefficients (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        all_attention_coefficients_V_address1,
        all_attention_coefficients_V_ce1,
        all_attention_coefficients_V_we1,
        all_attention_coefficients_V_d1,
        attention_coefficients_sum_V_address0,
        attention_coefficients_sum_V_ce0,
        attention_coefficients_sum_V_q0,
        all_scores_V_address0,
        all_scores_V_ce0,
        all_scores_V_q0,
        grp_exp_28_10_s_fu_308_p_din1,
        grp_exp_28_10_s_fu_308_p_dout0,
        grp_exp_28_10_s_fu_308_p_ce,
        grp_exp_28_10_s_fu_308_p_start,
        grp_exp_28_10_s_fu_308_p_ready,
        grp_exp_28_10_s_fu_308_p_done,
        grp_exp_28_10_s_fu_308_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] all_attention_coefficients_V_address1;
output   all_attention_coefficients_V_ce1;
output   all_attention_coefficients_V_we1;
output  [27:0] all_attention_coefficients_V_d1;
output  [8:0] attention_coefficients_sum_V_address0;
output   attention_coefficients_sum_V_ce0;
input  [27:0] attention_coefficients_sum_V_q0;
output  [15:0] all_scores_V_address0;
output   all_scores_V_ce0;
input  [27:0] all_scores_V_q0;
output  [27:0] grp_exp_28_10_s_fu_308_p_din1;
input  [27:0] grp_exp_28_10_s_fu_308_p_dout0;
output   grp_exp_28_10_s_fu_308_p_ce;
output   grp_exp_28_10_s_fu_308_p_start;
input   grp_exp_28_10_s_fu_308_p_ready;
input   grp_exp_28_10_s_fu_308_p_done;
input   grp_exp_28_10_s_fu_308_p_idle;

reg ap_idle;
reg all_attention_coefficients_V_ce1;
reg all_attention_coefficients_V_we1;
reg attention_coefficients_sum_V_ce0;
reg all_scores_V_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln113_fu_206_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] nh_4_reg_489;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln113_reg_494;
reg   [0:0] icmp_ln113_reg_494_pp0_iter1_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter2_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter3_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter4_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter5_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter6_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter7_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter8_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter9_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter10_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter11_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter12_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter13_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter14_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter15_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter16_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter17_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter18_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter19_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter20_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter21_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter22_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter23_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter24_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter25_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter26_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter27_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter28_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter29_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter30_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter31_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter32_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter33_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter34_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter35_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter36_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter37_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter38_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter39_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter40_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter41_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter42_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter43_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter44_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter45_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter46_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter47_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter48_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter49_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter50_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter51_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter52_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter53_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter54_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter55_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter56_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter57_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter58_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter59_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter60_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter61_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter62_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter63_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter64_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter65_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter66_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter67_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter68_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter69_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter70_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter71_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter72_reg;
reg   [0:0] icmp_ln113_reg_494_pp0_iter73_reg;
reg   [4:0] n2_load_reg_498;
wire   [2:0] add_ln113_fu_224_p2;
reg   [2:0] add_ln113_reg_503;
reg   [2:0] add_ln113_reg_503_pp0_iter1_reg;
reg   [2:0] add_ln113_reg_503_pp0_iter2_reg;
reg   [2:0] add_ln113_reg_503_pp0_iter3_reg;
wire   [0:0] icmp_ln114_fu_230_p2;
reg   [0:0] icmp_ln114_reg_508;
reg   [0:0] icmp_ln114_reg_508_pp0_iter1_reg;
reg   [0:0] icmp_ln114_reg_508_pp0_iter2_reg;
reg   [0:0] icmp_ln114_reg_508_pp0_iter3_reg;
wire   [2:0] select_ln113_1_fu_236_p3;
reg   [2:0] select_ln113_1_reg_515;
wire   [0:0] and_ln113_fu_256_p2;
reg   [0:0] and_ln113_reg_520;
reg   [0:0] and_ln113_reg_520_pp0_iter1_reg;
reg   [0:0] and_ln113_reg_520_pp0_iter2_reg;
reg   [0:0] and_ln113_reg_520_pp0_iter3_reg;
reg   [4:0] n1_2_reg_527;
reg   [4:0] n1_2_reg_527_pp0_iter2_reg;
wire   [9:0] mul_ln117_fu_310_p2;
reg   [9:0] mul_ln117_reg_537;
wire   [8:0] trunc_ln113_fu_316_p1;
reg   [8:0] trunc_ln113_reg_542;
wire   [4:0] add_ln114_fu_320_p2;
reg   [4:0] add_ln114_reg_547;
wire   [4:0] select_ln114_fu_330_p3;
reg   [4:0] select_ln114_reg_552;
reg   [4:0] select_ln114_reg_552_pp0_iter2_reg;
reg   [4:0] select_ln114_reg_552_pp0_iter3_reg;
wire   [4:0] select_ln114_1_fu_337_p3;
reg   [4:0] select_ln114_1_reg_557;
wire   [8:0] empty_92_fu_363_p2;
reg   [8:0] empty_92_reg_562;
reg   [8:0] empty_92_reg_562_pp0_iter3_reg;
wire   [8:0] select_ln114_2_fu_389_p3;
reg   [8:0] select_ln114_2_reg_572;
reg   [8:0] select_ln114_2_reg_572_pp0_iter5_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter6_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter7_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter8_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter9_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter10_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter11_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter12_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter13_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter14_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter15_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter16_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter17_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter18_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter19_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter20_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter21_reg;
reg   [8:0] select_ln114_2_reg_572_pp0_iter22_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter6_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter7_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter8_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter9_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter10_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter11_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter12_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter13_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter14_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter15_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter16_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter17_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter18_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter19_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter20_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter21_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter22_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter23_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter24_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter25_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter26_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter27_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter28_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter29_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter30_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter31_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter32_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter33_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter34_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter35_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter36_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter37_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter38_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter39_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter40_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter41_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter42_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter43_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter44_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter45_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter46_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter47_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter48_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter49_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter50_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter51_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter52_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter53_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter54_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter55_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter56_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter57_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter58_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter59_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter60_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter61_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter62_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter63_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter64_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter65_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter66_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter67_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter68_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter69_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter70_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter71_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter72_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter73_reg;
reg   [15:0] all_attention_coefficients_V_addr_1_reg_582_pp0_iter74_reg;
reg   [27:0] x_V_reg_592;
wire   [0:0] icmp_ln1552_fu_403_p2;
reg   [0:0] icmp_ln1552_reg_597;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter7_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter8_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter9_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter10_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter11_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter12_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter13_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter14_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter15_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter16_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter17_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter18_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter19_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter20_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter21_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter22_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter23_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter24_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter25_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter26_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter27_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter28_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter29_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter30_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter31_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter32_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter33_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter34_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter35_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter36_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter37_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter38_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter39_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter40_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter41_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter42_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter43_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter44_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter45_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter46_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter47_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter48_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter49_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter50_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter51_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter52_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter53_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter54_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter55_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter56_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter57_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter58_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter59_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter60_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter61_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter62_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter63_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter64_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter65_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter66_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter67_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter68_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter69_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter70_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter71_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter72_reg;
reg   [0:0] icmp_ln1552_reg_597_pp0_iter73_reg;
reg  signed [27:0] attention_coefficients_sum_V_load_reg_606;
wire   [27:0] trunc_ln712_fu_430_p1;
reg    ap_condition_exit_pp0_iter4_stage0;
wire    grp_exp_28_10_s_fu_160_ap_ready;
wire   [27:0] ap_phi_reg_pp0_iter0_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter1_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter2_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter3_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter4_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter5_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter6_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter7_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter8_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter9_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter10_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter11_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter12_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter13_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter14_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter15_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter16_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter17_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter18_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter19_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter20_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter21_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter22_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter23_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter24_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter25_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter26_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter27_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter28_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter29_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter30_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter31_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter32_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter33_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter34_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter35_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter36_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter37_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter38_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter39_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter40_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter41_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter42_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter43_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter44_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter45_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter46_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter47_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter48_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter49_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter50_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter51_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter52_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter53_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter54_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter55_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter56_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter57_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter58_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter59_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter60_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter61_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter62_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter63_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter64_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter65_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter66_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter67_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter68_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter69_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter70_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter71_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter72_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter73_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter74_storemerge_reg_148;
reg   [27:0] ap_phi_reg_pp0_iter75_storemerge_reg_148;
reg    grp_exp_28_10_s_fu_160_ap_start_reg;
reg    ap_predicate_op154_call_state8_state7;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln117_3_fu_398_p1;
wire   [63:0] select_ln114_2_cast_fu_409_p1;
reg   [4:0] n2_fu_86;
wire   [4:0] add_ln115_fu_344_p2;
reg   [4:0] ap_sig_allocacmp_n2_load;
wire    ap_loop_init;
reg   [4:0] n1_fu_90;
reg   [9:0] indvar_flatten_fu_94;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load_1;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [9:0] select_ln114_3_fu_271_p3;
reg   [2:0] nh_fu_98;
reg   [2:0] ap_sig_allocacmp_nh_4;
reg   [10:0] indvar_flatten20_fu_102;
reg   [10:0] ap_sig_allocacmp_indvar_flatten20_load;
wire   [10:0] add_ln113_1_fu_212_p2;
wire   [0:0] icmp_ln115_fu_250_p2;
wire   [0:0] xor_ln113_fu_244_p2;
wire   [9:0] add_ln114_1_fu_265_p2;
wire   [2:0] mul_ln117_fu_310_p0;
wire   [7:0] mul_ln117_fu_310_p1;
wire   [4:0] select_ln113_fu_300_p3;
wire   [0:0] or_ln114_fu_326_p2;
wire   [8:0] add_ln114_cast_fu_360_p1;
wire   [2:0] mul_ln113_1_fu_377_p0;
wire   [7:0] mul_ln113_1_fu_377_p1;
wire   [8:0] mul_ln113_1_fu_377_p2;
wire   [8:0] grp_fu_434_p3;
wire   [8:0] select_ln113_2_fu_383_p3;
wire   [15:0] grp_fu_443_p4;
wire   [45:0] grp_fu_424_p0;
wire   [27:0] grp_fu_424_p2;
wire   [2:0] grp_fu_434_p0;
wire   [6:0] grp_fu_434_p1;
wire   [4:0] grp_fu_434_p2;
wire   [4:0] grp_fu_443_p1;
wire   [6:0] grp_fu_443_p2;
wire   [4:0] grp_fu_443_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_434_p00;
wire   [8:0] grp_fu_434_p20;
wire   [9:0] grp_fu_443_p10;
wire   [15:0] grp_fu_443_p30;
wire   [8:0] mul_ln113_1_fu_377_p00;
wire   [9:0] mul_ln117_fu_310_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 grp_exp_28_10_s_fu_160_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_3ns_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_3ns_8ns_10_1_1_U174(
    .din0(mul_ln117_fu_310_p0),
    .din1(mul_ln117_fu_310_p1),
    .dout(mul_ln117_fu_310_p2)
);

GAT_compute_one_graph_mul_3ns_8ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mul_3ns_8ns_9_1_1_U175(
    .din0(mul_ln113_1_fu_377_p0),
    .din1(mul_ln113_1_fu_377_p1),
    .dout(mul_ln113_1_fu_377_p2)
);

GAT_compute_one_graph_sdiv_46ns_28s_28_50_1 #(
    .ID( 1 ),
    .NUM_STAGE( 50 ),
    .din0_WIDTH( 46 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
sdiv_46ns_28s_28_50_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_424_p0),
    .din1(attention_coefficients_sum_V_load_reg_606),
    .ce(1'b1),
    .dout(grp_fu_424_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_434_p0),
    .din1(grp_fu_434_p1),
    .din2(grp_fu_434_p2),
    .ce(1'b1),
    .dout(grp_fu_434_p3)
);

GAT_compute_one_graph_ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln117_reg_537),
    .din1(grp_fu_443_p1),
    .din2(grp_fu_443_p2),
    .din3(grp_fu_443_p3),
    .ce(1'b1),
    .dout(grp_fu_443_p4)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter74_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_28_10_s_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op154_call_state8_state7 == 1'b1))) begin
            grp_exp_28_10_s_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_exp_28_10_s_fu_160_ap_ready == 1'b1)) begin
            grp_exp_28_10_s_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        if (((icmp_ln1552_reg_597_pp0_iter73_reg == 1'd0) & (icmp_ln113_reg_494_pp0_iter73_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter75_storemerge_reg_148 <= trunc_ln712_fu_430_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter75_storemerge_reg_148 <= ap_phi_reg_pp0_iter74_storemerge_reg_148;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1552_fu_403_p2 == 1'd1) & (icmp_ln113_reg_494_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_storemerge_reg_148 <= 28'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_storemerge_reg_148 <= ap_phi_reg_pp0_iter6_storemerge_reg_148;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln113_fu_206_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten20_fu_102 <= add_ln113_1_fu_212_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten20_fu_102 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln113_fu_206_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_94 <= select_ln114_3_fu_271_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_94 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n1_fu_90 <= 5'd0;
        end else if (((icmp_ln113_reg_494 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            n1_fu_90 <= select_ln114_1_fu_337_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n2_fu_86 <= 5'd0;
        end else if (((icmp_ln113_reg_494 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            n2_fu_86 <= add_ln115_fu_344_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln113_fu_206_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nh_fu_98 <= select_ln113_1_fu_236_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_98 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_206_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln113_reg_503 <= add_ln113_fu_224_p2;
        and_ln113_reg_520 <= and_ln113_fu_256_p2;
        icmp_ln114_reg_508 <= icmp_ln114_fu_230_p2;
        n2_load_reg_498 <= ap_sig_allocacmp_n2_load;
        select_ln113_1_reg_515 <= select_ln113_1_fu_236_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln113_reg_503_pp0_iter1_reg <= add_ln113_reg_503;
        and_ln113_reg_520_pp0_iter1_reg <= and_ln113_reg_520;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln113_reg_494 <= icmp_ln113_fu_206_p2;
        icmp_ln113_reg_494_pp0_iter1_reg <= icmp_ln113_reg_494;
        icmp_ln114_reg_508_pp0_iter1_reg <= icmp_ln114_reg_508;
        n1_2_reg_527 <= n1_fu_90;
        nh_4_reg_489 <= ap_sig_allocacmp_nh_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln113_reg_503_pp0_iter2_reg <= add_ln113_reg_503_pp0_iter1_reg;
        add_ln113_reg_503_pp0_iter3_reg <= add_ln113_reg_503_pp0_iter2_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter10_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter9_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter11_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter10_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter12_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter11_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter13_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter12_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter14_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter13_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter15_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter14_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter16_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter15_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter17_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter16_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter18_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter17_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter19_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter18_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter20_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter19_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter21_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter20_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter22_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter21_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter23_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter22_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter24_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter23_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter25_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter24_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter26_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter25_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter27_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter26_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter28_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter27_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter29_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter28_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter30_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter29_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter31_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter30_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter32_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter31_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter33_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter32_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter34_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter33_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter35_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter34_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter36_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter35_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter37_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter36_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter38_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter37_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter39_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter38_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter40_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter39_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter41_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter40_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter42_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter41_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter43_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter42_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter44_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter43_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter45_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter44_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter46_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter45_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter47_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter46_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter48_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter47_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter49_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter48_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter50_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter49_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter51_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter50_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter52_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter51_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter53_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter52_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter54_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter53_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter55_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter54_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter56_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter55_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter57_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter56_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter58_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter57_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter59_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter58_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter60_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter59_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter61_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter60_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter62_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter61_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter63_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter62_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter64_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter63_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter65_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter64_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter66_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter65_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter67_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter66_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter68_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter67_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter69_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter68_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter6_reg <= all_attention_coefficients_V_addr_1_reg_582;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter70_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter69_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter71_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter70_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter72_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter71_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter73_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter72_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter74_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter73_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter7_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter6_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter8_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter7_reg;
        all_attention_coefficients_V_addr_1_reg_582_pp0_iter9_reg <= all_attention_coefficients_V_addr_1_reg_582_pp0_iter8_reg;
        and_ln113_reg_520_pp0_iter2_reg <= and_ln113_reg_520_pp0_iter1_reg;
        and_ln113_reg_520_pp0_iter3_reg <= and_ln113_reg_520_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_92_reg_562_pp0_iter3_reg <= empty_92_reg_562;
        icmp_ln113_reg_494_pp0_iter10_reg <= icmp_ln113_reg_494_pp0_iter9_reg;
        icmp_ln113_reg_494_pp0_iter11_reg <= icmp_ln113_reg_494_pp0_iter10_reg;
        icmp_ln113_reg_494_pp0_iter12_reg <= icmp_ln113_reg_494_pp0_iter11_reg;
        icmp_ln113_reg_494_pp0_iter13_reg <= icmp_ln113_reg_494_pp0_iter12_reg;
        icmp_ln113_reg_494_pp0_iter14_reg <= icmp_ln113_reg_494_pp0_iter13_reg;
        icmp_ln113_reg_494_pp0_iter15_reg <= icmp_ln113_reg_494_pp0_iter14_reg;
        icmp_ln113_reg_494_pp0_iter16_reg <= icmp_ln113_reg_494_pp0_iter15_reg;
        icmp_ln113_reg_494_pp0_iter17_reg <= icmp_ln113_reg_494_pp0_iter16_reg;
        icmp_ln113_reg_494_pp0_iter18_reg <= icmp_ln113_reg_494_pp0_iter17_reg;
        icmp_ln113_reg_494_pp0_iter19_reg <= icmp_ln113_reg_494_pp0_iter18_reg;
        icmp_ln113_reg_494_pp0_iter20_reg <= icmp_ln113_reg_494_pp0_iter19_reg;
        icmp_ln113_reg_494_pp0_iter21_reg <= icmp_ln113_reg_494_pp0_iter20_reg;
        icmp_ln113_reg_494_pp0_iter22_reg <= icmp_ln113_reg_494_pp0_iter21_reg;
        icmp_ln113_reg_494_pp0_iter23_reg <= icmp_ln113_reg_494_pp0_iter22_reg;
        icmp_ln113_reg_494_pp0_iter24_reg <= icmp_ln113_reg_494_pp0_iter23_reg;
        icmp_ln113_reg_494_pp0_iter25_reg <= icmp_ln113_reg_494_pp0_iter24_reg;
        icmp_ln113_reg_494_pp0_iter26_reg <= icmp_ln113_reg_494_pp0_iter25_reg;
        icmp_ln113_reg_494_pp0_iter27_reg <= icmp_ln113_reg_494_pp0_iter26_reg;
        icmp_ln113_reg_494_pp0_iter28_reg <= icmp_ln113_reg_494_pp0_iter27_reg;
        icmp_ln113_reg_494_pp0_iter29_reg <= icmp_ln113_reg_494_pp0_iter28_reg;
        icmp_ln113_reg_494_pp0_iter2_reg <= icmp_ln113_reg_494_pp0_iter1_reg;
        icmp_ln113_reg_494_pp0_iter30_reg <= icmp_ln113_reg_494_pp0_iter29_reg;
        icmp_ln113_reg_494_pp0_iter31_reg <= icmp_ln113_reg_494_pp0_iter30_reg;
        icmp_ln113_reg_494_pp0_iter32_reg <= icmp_ln113_reg_494_pp0_iter31_reg;
        icmp_ln113_reg_494_pp0_iter33_reg <= icmp_ln113_reg_494_pp0_iter32_reg;
        icmp_ln113_reg_494_pp0_iter34_reg <= icmp_ln113_reg_494_pp0_iter33_reg;
        icmp_ln113_reg_494_pp0_iter35_reg <= icmp_ln113_reg_494_pp0_iter34_reg;
        icmp_ln113_reg_494_pp0_iter36_reg <= icmp_ln113_reg_494_pp0_iter35_reg;
        icmp_ln113_reg_494_pp0_iter37_reg <= icmp_ln113_reg_494_pp0_iter36_reg;
        icmp_ln113_reg_494_pp0_iter38_reg <= icmp_ln113_reg_494_pp0_iter37_reg;
        icmp_ln113_reg_494_pp0_iter39_reg <= icmp_ln113_reg_494_pp0_iter38_reg;
        icmp_ln113_reg_494_pp0_iter3_reg <= icmp_ln113_reg_494_pp0_iter2_reg;
        icmp_ln113_reg_494_pp0_iter40_reg <= icmp_ln113_reg_494_pp0_iter39_reg;
        icmp_ln113_reg_494_pp0_iter41_reg <= icmp_ln113_reg_494_pp0_iter40_reg;
        icmp_ln113_reg_494_pp0_iter42_reg <= icmp_ln113_reg_494_pp0_iter41_reg;
        icmp_ln113_reg_494_pp0_iter43_reg <= icmp_ln113_reg_494_pp0_iter42_reg;
        icmp_ln113_reg_494_pp0_iter44_reg <= icmp_ln113_reg_494_pp0_iter43_reg;
        icmp_ln113_reg_494_pp0_iter45_reg <= icmp_ln113_reg_494_pp0_iter44_reg;
        icmp_ln113_reg_494_pp0_iter46_reg <= icmp_ln113_reg_494_pp0_iter45_reg;
        icmp_ln113_reg_494_pp0_iter47_reg <= icmp_ln113_reg_494_pp0_iter46_reg;
        icmp_ln113_reg_494_pp0_iter48_reg <= icmp_ln113_reg_494_pp0_iter47_reg;
        icmp_ln113_reg_494_pp0_iter49_reg <= icmp_ln113_reg_494_pp0_iter48_reg;
        icmp_ln113_reg_494_pp0_iter4_reg <= icmp_ln113_reg_494_pp0_iter3_reg;
        icmp_ln113_reg_494_pp0_iter50_reg <= icmp_ln113_reg_494_pp0_iter49_reg;
        icmp_ln113_reg_494_pp0_iter51_reg <= icmp_ln113_reg_494_pp0_iter50_reg;
        icmp_ln113_reg_494_pp0_iter52_reg <= icmp_ln113_reg_494_pp0_iter51_reg;
        icmp_ln113_reg_494_pp0_iter53_reg <= icmp_ln113_reg_494_pp0_iter52_reg;
        icmp_ln113_reg_494_pp0_iter54_reg <= icmp_ln113_reg_494_pp0_iter53_reg;
        icmp_ln113_reg_494_pp0_iter55_reg <= icmp_ln113_reg_494_pp0_iter54_reg;
        icmp_ln113_reg_494_pp0_iter56_reg <= icmp_ln113_reg_494_pp0_iter55_reg;
        icmp_ln113_reg_494_pp0_iter57_reg <= icmp_ln113_reg_494_pp0_iter56_reg;
        icmp_ln113_reg_494_pp0_iter58_reg <= icmp_ln113_reg_494_pp0_iter57_reg;
        icmp_ln113_reg_494_pp0_iter59_reg <= icmp_ln113_reg_494_pp0_iter58_reg;
        icmp_ln113_reg_494_pp0_iter5_reg <= icmp_ln113_reg_494_pp0_iter4_reg;
        icmp_ln113_reg_494_pp0_iter60_reg <= icmp_ln113_reg_494_pp0_iter59_reg;
        icmp_ln113_reg_494_pp0_iter61_reg <= icmp_ln113_reg_494_pp0_iter60_reg;
        icmp_ln113_reg_494_pp0_iter62_reg <= icmp_ln113_reg_494_pp0_iter61_reg;
        icmp_ln113_reg_494_pp0_iter63_reg <= icmp_ln113_reg_494_pp0_iter62_reg;
        icmp_ln113_reg_494_pp0_iter64_reg <= icmp_ln113_reg_494_pp0_iter63_reg;
        icmp_ln113_reg_494_pp0_iter65_reg <= icmp_ln113_reg_494_pp0_iter64_reg;
        icmp_ln113_reg_494_pp0_iter66_reg <= icmp_ln113_reg_494_pp0_iter65_reg;
        icmp_ln113_reg_494_pp0_iter67_reg <= icmp_ln113_reg_494_pp0_iter66_reg;
        icmp_ln113_reg_494_pp0_iter68_reg <= icmp_ln113_reg_494_pp0_iter67_reg;
        icmp_ln113_reg_494_pp0_iter69_reg <= icmp_ln113_reg_494_pp0_iter68_reg;
        icmp_ln113_reg_494_pp0_iter6_reg <= icmp_ln113_reg_494_pp0_iter5_reg;
        icmp_ln113_reg_494_pp0_iter70_reg <= icmp_ln113_reg_494_pp0_iter69_reg;
        icmp_ln113_reg_494_pp0_iter71_reg <= icmp_ln113_reg_494_pp0_iter70_reg;
        icmp_ln113_reg_494_pp0_iter72_reg <= icmp_ln113_reg_494_pp0_iter71_reg;
        icmp_ln113_reg_494_pp0_iter73_reg <= icmp_ln113_reg_494_pp0_iter72_reg;
        icmp_ln113_reg_494_pp0_iter7_reg <= icmp_ln113_reg_494_pp0_iter6_reg;
        icmp_ln113_reg_494_pp0_iter8_reg <= icmp_ln113_reg_494_pp0_iter7_reg;
        icmp_ln113_reg_494_pp0_iter9_reg <= icmp_ln113_reg_494_pp0_iter8_reg;
        icmp_ln114_reg_508_pp0_iter2_reg <= icmp_ln114_reg_508_pp0_iter1_reg;
        icmp_ln114_reg_508_pp0_iter3_reg <= icmp_ln114_reg_508_pp0_iter2_reg;
        icmp_ln1552_reg_597_pp0_iter10_reg <= icmp_ln1552_reg_597_pp0_iter9_reg;
        icmp_ln1552_reg_597_pp0_iter11_reg <= icmp_ln1552_reg_597_pp0_iter10_reg;
        icmp_ln1552_reg_597_pp0_iter12_reg <= icmp_ln1552_reg_597_pp0_iter11_reg;
        icmp_ln1552_reg_597_pp0_iter13_reg <= icmp_ln1552_reg_597_pp0_iter12_reg;
        icmp_ln1552_reg_597_pp0_iter14_reg <= icmp_ln1552_reg_597_pp0_iter13_reg;
        icmp_ln1552_reg_597_pp0_iter15_reg <= icmp_ln1552_reg_597_pp0_iter14_reg;
        icmp_ln1552_reg_597_pp0_iter16_reg <= icmp_ln1552_reg_597_pp0_iter15_reg;
        icmp_ln1552_reg_597_pp0_iter17_reg <= icmp_ln1552_reg_597_pp0_iter16_reg;
        icmp_ln1552_reg_597_pp0_iter18_reg <= icmp_ln1552_reg_597_pp0_iter17_reg;
        icmp_ln1552_reg_597_pp0_iter19_reg <= icmp_ln1552_reg_597_pp0_iter18_reg;
        icmp_ln1552_reg_597_pp0_iter20_reg <= icmp_ln1552_reg_597_pp0_iter19_reg;
        icmp_ln1552_reg_597_pp0_iter21_reg <= icmp_ln1552_reg_597_pp0_iter20_reg;
        icmp_ln1552_reg_597_pp0_iter22_reg <= icmp_ln1552_reg_597_pp0_iter21_reg;
        icmp_ln1552_reg_597_pp0_iter23_reg <= icmp_ln1552_reg_597_pp0_iter22_reg;
        icmp_ln1552_reg_597_pp0_iter24_reg <= icmp_ln1552_reg_597_pp0_iter23_reg;
        icmp_ln1552_reg_597_pp0_iter25_reg <= icmp_ln1552_reg_597_pp0_iter24_reg;
        icmp_ln1552_reg_597_pp0_iter26_reg <= icmp_ln1552_reg_597_pp0_iter25_reg;
        icmp_ln1552_reg_597_pp0_iter27_reg <= icmp_ln1552_reg_597_pp0_iter26_reg;
        icmp_ln1552_reg_597_pp0_iter28_reg <= icmp_ln1552_reg_597_pp0_iter27_reg;
        icmp_ln1552_reg_597_pp0_iter29_reg <= icmp_ln1552_reg_597_pp0_iter28_reg;
        icmp_ln1552_reg_597_pp0_iter30_reg <= icmp_ln1552_reg_597_pp0_iter29_reg;
        icmp_ln1552_reg_597_pp0_iter31_reg <= icmp_ln1552_reg_597_pp0_iter30_reg;
        icmp_ln1552_reg_597_pp0_iter32_reg <= icmp_ln1552_reg_597_pp0_iter31_reg;
        icmp_ln1552_reg_597_pp0_iter33_reg <= icmp_ln1552_reg_597_pp0_iter32_reg;
        icmp_ln1552_reg_597_pp0_iter34_reg <= icmp_ln1552_reg_597_pp0_iter33_reg;
        icmp_ln1552_reg_597_pp0_iter35_reg <= icmp_ln1552_reg_597_pp0_iter34_reg;
        icmp_ln1552_reg_597_pp0_iter36_reg <= icmp_ln1552_reg_597_pp0_iter35_reg;
        icmp_ln1552_reg_597_pp0_iter37_reg <= icmp_ln1552_reg_597_pp0_iter36_reg;
        icmp_ln1552_reg_597_pp0_iter38_reg <= icmp_ln1552_reg_597_pp0_iter37_reg;
        icmp_ln1552_reg_597_pp0_iter39_reg <= icmp_ln1552_reg_597_pp0_iter38_reg;
        icmp_ln1552_reg_597_pp0_iter40_reg <= icmp_ln1552_reg_597_pp0_iter39_reg;
        icmp_ln1552_reg_597_pp0_iter41_reg <= icmp_ln1552_reg_597_pp0_iter40_reg;
        icmp_ln1552_reg_597_pp0_iter42_reg <= icmp_ln1552_reg_597_pp0_iter41_reg;
        icmp_ln1552_reg_597_pp0_iter43_reg <= icmp_ln1552_reg_597_pp0_iter42_reg;
        icmp_ln1552_reg_597_pp0_iter44_reg <= icmp_ln1552_reg_597_pp0_iter43_reg;
        icmp_ln1552_reg_597_pp0_iter45_reg <= icmp_ln1552_reg_597_pp0_iter44_reg;
        icmp_ln1552_reg_597_pp0_iter46_reg <= icmp_ln1552_reg_597_pp0_iter45_reg;
        icmp_ln1552_reg_597_pp0_iter47_reg <= icmp_ln1552_reg_597_pp0_iter46_reg;
        icmp_ln1552_reg_597_pp0_iter48_reg <= icmp_ln1552_reg_597_pp0_iter47_reg;
        icmp_ln1552_reg_597_pp0_iter49_reg <= icmp_ln1552_reg_597_pp0_iter48_reg;
        icmp_ln1552_reg_597_pp0_iter50_reg <= icmp_ln1552_reg_597_pp0_iter49_reg;
        icmp_ln1552_reg_597_pp0_iter51_reg <= icmp_ln1552_reg_597_pp0_iter50_reg;
        icmp_ln1552_reg_597_pp0_iter52_reg <= icmp_ln1552_reg_597_pp0_iter51_reg;
        icmp_ln1552_reg_597_pp0_iter53_reg <= icmp_ln1552_reg_597_pp0_iter52_reg;
        icmp_ln1552_reg_597_pp0_iter54_reg <= icmp_ln1552_reg_597_pp0_iter53_reg;
        icmp_ln1552_reg_597_pp0_iter55_reg <= icmp_ln1552_reg_597_pp0_iter54_reg;
        icmp_ln1552_reg_597_pp0_iter56_reg <= icmp_ln1552_reg_597_pp0_iter55_reg;
        icmp_ln1552_reg_597_pp0_iter57_reg <= icmp_ln1552_reg_597_pp0_iter56_reg;
        icmp_ln1552_reg_597_pp0_iter58_reg <= icmp_ln1552_reg_597_pp0_iter57_reg;
        icmp_ln1552_reg_597_pp0_iter59_reg <= icmp_ln1552_reg_597_pp0_iter58_reg;
        icmp_ln1552_reg_597_pp0_iter60_reg <= icmp_ln1552_reg_597_pp0_iter59_reg;
        icmp_ln1552_reg_597_pp0_iter61_reg <= icmp_ln1552_reg_597_pp0_iter60_reg;
        icmp_ln1552_reg_597_pp0_iter62_reg <= icmp_ln1552_reg_597_pp0_iter61_reg;
        icmp_ln1552_reg_597_pp0_iter63_reg <= icmp_ln1552_reg_597_pp0_iter62_reg;
        icmp_ln1552_reg_597_pp0_iter64_reg <= icmp_ln1552_reg_597_pp0_iter63_reg;
        icmp_ln1552_reg_597_pp0_iter65_reg <= icmp_ln1552_reg_597_pp0_iter64_reg;
        icmp_ln1552_reg_597_pp0_iter66_reg <= icmp_ln1552_reg_597_pp0_iter65_reg;
        icmp_ln1552_reg_597_pp0_iter67_reg <= icmp_ln1552_reg_597_pp0_iter66_reg;
        icmp_ln1552_reg_597_pp0_iter68_reg <= icmp_ln1552_reg_597_pp0_iter67_reg;
        icmp_ln1552_reg_597_pp0_iter69_reg <= icmp_ln1552_reg_597_pp0_iter68_reg;
        icmp_ln1552_reg_597_pp0_iter70_reg <= icmp_ln1552_reg_597_pp0_iter69_reg;
        icmp_ln1552_reg_597_pp0_iter71_reg <= icmp_ln1552_reg_597_pp0_iter70_reg;
        icmp_ln1552_reg_597_pp0_iter72_reg <= icmp_ln1552_reg_597_pp0_iter71_reg;
        icmp_ln1552_reg_597_pp0_iter73_reg <= icmp_ln1552_reg_597_pp0_iter72_reg;
        icmp_ln1552_reg_597_pp0_iter7_reg <= icmp_ln1552_reg_597;
        icmp_ln1552_reg_597_pp0_iter8_reg <= icmp_ln1552_reg_597_pp0_iter7_reg;
        icmp_ln1552_reg_597_pp0_iter9_reg <= icmp_ln1552_reg_597_pp0_iter8_reg;
        n1_2_reg_527_pp0_iter2_reg <= n1_2_reg_527;
        select_ln114_2_reg_572_pp0_iter10_reg <= select_ln114_2_reg_572_pp0_iter9_reg;
        select_ln114_2_reg_572_pp0_iter11_reg <= select_ln114_2_reg_572_pp0_iter10_reg;
        select_ln114_2_reg_572_pp0_iter12_reg <= select_ln114_2_reg_572_pp0_iter11_reg;
        select_ln114_2_reg_572_pp0_iter13_reg <= select_ln114_2_reg_572_pp0_iter12_reg;
        select_ln114_2_reg_572_pp0_iter14_reg <= select_ln114_2_reg_572_pp0_iter13_reg;
        select_ln114_2_reg_572_pp0_iter15_reg <= select_ln114_2_reg_572_pp0_iter14_reg;
        select_ln114_2_reg_572_pp0_iter16_reg <= select_ln114_2_reg_572_pp0_iter15_reg;
        select_ln114_2_reg_572_pp0_iter17_reg <= select_ln114_2_reg_572_pp0_iter16_reg;
        select_ln114_2_reg_572_pp0_iter18_reg <= select_ln114_2_reg_572_pp0_iter17_reg;
        select_ln114_2_reg_572_pp0_iter19_reg <= select_ln114_2_reg_572_pp0_iter18_reg;
        select_ln114_2_reg_572_pp0_iter20_reg <= select_ln114_2_reg_572_pp0_iter19_reg;
        select_ln114_2_reg_572_pp0_iter21_reg <= select_ln114_2_reg_572_pp0_iter20_reg;
        select_ln114_2_reg_572_pp0_iter22_reg <= select_ln114_2_reg_572_pp0_iter21_reg;
        select_ln114_2_reg_572_pp0_iter5_reg <= select_ln114_2_reg_572;
        select_ln114_2_reg_572_pp0_iter6_reg <= select_ln114_2_reg_572_pp0_iter5_reg;
        select_ln114_2_reg_572_pp0_iter7_reg <= select_ln114_2_reg_572_pp0_iter6_reg;
        select_ln114_2_reg_572_pp0_iter8_reg <= select_ln114_2_reg_572_pp0_iter7_reg;
        select_ln114_2_reg_572_pp0_iter9_reg <= select_ln114_2_reg_572_pp0_iter8_reg;
        select_ln114_reg_552_pp0_iter2_reg <= select_ln114_reg_552;
        select_ln114_reg_552_pp0_iter3_reg <= select_ln114_reg_552_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln114_reg_547 <= add_ln114_fu_320_p2;
        mul_ln117_reg_537 <= mul_ln117_fu_310_p2;
        select_ln114_1_reg_557 <= select_ln114_1_fu_337_p3;
        select_ln114_reg_552 <= select_ln114_fu_330_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_attention_coefficients_V_addr_1_reg_582 <= zext_ln117_3_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_148 <= ap_phi_reg_pp0_iter9_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge_reg_148 <= ap_phi_reg_pp0_iter10_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge_reg_148 <= ap_phi_reg_pp0_iter11_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge_reg_148 <= ap_phi_reg_pp0_iter12_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge_reg_148 <= ap_phi_reg_pp0_iter13_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge_reg_148 <= ap_phi_reg_pp0_iter14_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_storemerge_reg_148 <= ap_phi_reg_pp0_iter15_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_storemerge_reg_148 <= ap_phi_reg_pp0_iter16_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_storemerge_reg_148 <= ap_phi_reg_pp0_iter17_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge_reg_148 <= ap_phi_reg_pp0_iter18_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_148 <= ap_phi_reg_pp0_iter0_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_storemerge_reg_148 <= ap_phi_reg_pp0_iter19_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_storemerge_reg_148 <= ap_phi_reg_pp0_iter20_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_storemerge_reg_148 <= ap_phi_reg_pp0_iter21_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_storemerge_reg_148 <= ap_phi_reg_pp0_iter22_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_storemerge_reg_148 <= ap_phi_reg_pp0_iter23_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_storemerge_reg_148 <= ap_phi_reg_pp0_iter24_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_storemerge_reg_148 <= ap_phi_reg_pp0_iter25_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_storemerge_reg_148 <= ap_phi_reg_pp0_iter26_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_storemerge_reg_148 <= ap_phi_reg_pp0_iter27_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_storemerge_reg_148 <= ap_phi_reg_pp0_iter28_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_storemerge_reg_148 <= ap_phi_reg_pp0_iter1_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_storemerge_reg_148 <= ap_phi_reg_pp0_iter29_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_storemerge_reg_148 <= ap_phi_reg_pp0_iter30_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_storemerge_reg_148 <= ap_phi_reg_pp0_iter31_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_storemerge_reg_148 <= ap_phi_reg_pp0_iter32_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_storemerge_reg_148 <= ap_phi_reg_pp0_iter33_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_storemerge_reg_148 <= ap_phi_reg_pp0_iter34_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_storemerge_reg_148 <= ap_phi_reg_pp0_iter35_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_storemerge_reg_148 <= ap_phi_reg_pp0_iter36_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_storemerge_reg_148 <= ap_phi_reg_pp0_iter37_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_storemerge_reg_148 <= ap_phi_reg_pp0_iter38_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_148 <= ap_phi_reg_pp0_iter2_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_storemerge_reg_148 <= ap_phi_reg_pp0_iter39_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_storemerge_reg_148 <= ap_phi_reg_pp0_iter40_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_storemerge_reg_148 <= ap_phi_reg_pp0_iter41_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_storemerge_reg_148 <= ap_phi_reg_pp0_iter42_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_storemerge_reg_148 <= ap_phi_reg_pp0_iter43_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_storemerge_reg_148 <= ap_phi_reg_pp0_iter44_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_storemerge_reg_148 <= ap_phi_reg_pp0_iter45_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_storemerge_reg_148 <= ap_phi_reg_pp0_iter46_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_storemerge_reg_148 <= ap_phi_reg_pp0_iter47_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_storemerge_reg_148 <= ap_phi_reg_pp0_iter48_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_148 <= ap_phi_reg_pp0_iter3_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_storemerge_reg_148 <= ap_phi_reg_pp0_iter49_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_storemerge_reg_148 <= ap_phi_reg_pp0_iter50_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_storemerge_reg_148 <= ap_phi_reg_pp0_iter51_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_storemerge_reg_148 <= ap_phi_reg_pp0_iter52_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_storemerge_reg_148 <= ap_phi_reg_pp0_iter53_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        ap_phi_reg_pp0_iter55_storemerge_reg_148 <= ap_phi_reg_pp0_iter54_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        ap_phi_reg_pp0_iter56_storemerge_reg_148 <= ap_phi_reg_pp0_iter55_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        ap_phi_reg_pp0_iter57_storemerge_reg_148 <= ap_phi_reg_pp0_iter56_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter57 == 1'b1))) begin
        ap_phi_reg_pp0_iter58_storemerge_reg_148 <= ap_phi_reg_pp0_iter57_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        ap_phi_reg_pp0_iter59_storemerge_reg_148 <= ap_phi_reg_pp0_iter58_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_148 <= ap_phi_reg_pp0_iter4_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        ap_phi_reg_pp0_iter60_storemerge_reg_148 <= ap_phi_reg_pp0_iter59_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        ap_phi_reg_pp0_iter61_storemerge_reg_148 <= ap_phi_reg_pp0_iter60_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        ap_phi_reg_pp0_iter62_storemerge_reg_148 <= ap_phi_reg_pp0_iter61_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter62 == 1'b1))) begin
        ap_phi_reg_pp0_iter63_storemerge_reg_148 <= ap_phi_reg_pp0_iter62_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1))) begin
        ap_phi_reg_pp0_iter64_storemerge_reg_148 <= ap_phi_reg_pp0_iter63_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter64 == 1'b1))) begin
        ap_phi_reg_pp0_iter65_storemerge_reg_148 <= ap_phi_reg_pp0_iter64_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        ap_phi_reg_pp0_iter66_storemerge_reg_148 <= ap_phi_reg_pp0_iter65_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        ap_phi_reg_pp0_iter67_storemerge_reg_148 <= ap_phi_reg_pp0_iter66_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter67 == 1'b1))) begin
        ap_phi_reg_pp0_iter68_storemerge_reg_148 <= ap_phi_reg_pp0_iter67_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        ap_phi_reg_pp0_iter69_storemerge_reg_148 <= ap_phi_reg_pp0_iter68_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_storemerge_reg_148 <= ap_phi_reg_pp0_iter5_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        ap_phi_reg_pp0_iter70_storemerge_reg_148 <= ap_phi_reg_pp0_iter69_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter70 == 1'b1))) begin
        ap_phi_reg_pp0_iter71_storemerge_reg_148 <= ap_phi_reg_pp0_iter70_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        ap_phi_reg_pp0_iter72_storemerge_reg_148 <= ap_phi_reg_pp0_iter71_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        ap_phi_reg_pp0_iter73_storemerge_reg_148 <= ap_phi_reg_pp0_iter72_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        ap_phi_reg_pp0_iter74_storemerge_reg_148 <= ap_phi_reg_pp0_iter73_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_148 <= ap_phi_reg_pp0_iter7_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_148 <= ap_phi_reg_pp0_iter8_storemerge_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attention_coefficients_sum_V_load_reg_606 <= attention_coefficients_sum_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln113_reg_520_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_92_reg_562 <= empty_92_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1552_reg_597 <= icmp_ln1552_fu_403_p2;
        x_V_reg_592 <= all_scores_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln114_2_reg_572 <= select_ln114_2_fu_389_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_494 == 1'd0) & (1'd1 == and_ln113_reg_520) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln113_reg_542 <= trunc_ln113_fu_316_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        all_attention_coefficients_V_ce1 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        all_attention_coefficients_V_we1 = 1'b1;
    end else begin
        all_attention_coefficients_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        all_scores_V_ce0 = 1'b1;
    end else begin
        all_scores_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln113_fu_206_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_494_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter74_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten20_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten20_load = indvar_flatten20_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load_1 = indvar_flatten_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_n2_load = 5'd0;
        end else if (((icmp_ln113_reg_494 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ap_sig_allocacmp_n2_load = add_ln115_fu_344_p2;
        end else begin
            ap_sig_allocacmp_n2_load = n2_fu_86;
        end
    end else begin
        ap_sig_allocacmp_n2_load = n2_fu_86;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nh_4 = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_4 = nh_fu_98;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        attention_coefficients_sum_V_ce0 = 1'b1;
    end else begin
        attention_coefficients_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_212_p2 = (ap_sig_allocacmp_indvar_flatten20_load + 11'd1);

assign add_ln113_fu_224_p2 = (ap_sig_allocacmp_nh_4 + 3'd1);

assign add_ln114_1_fu_265_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln114_cast_fu_360_p1 = add_ln114_reg_547;

assign add_ln114_fu_320_p2 = (select_ln113_fu_300_p3 + 5'd1);

assign add_ln115_fu_344_p2 = (select_ln114_fu_330_p3 + 5'd1);

assign all_attention_coefficients_V_address1 = all_attention_coefficients_V_addr_1_reg_582_pp0_iter74_reg;

assign all_attention_coefficients_V_d1 = ap_phi_reg_pp0_iter75_storemerge_reg_148;

assign all_scores_V_address0 = zext_ln117_3_fu_398_p1;

assign and_ln113_fu_256_p2 = (xor_ln113_fu_244_p2 & icmp_ln115_fu_250_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_148 = 'bx;

always @ (*) begin
    ap_predicate_op154_call_state8_state7 = ((icmp_ln1552_fu_403_p2 == 1'd0) & (icmp_ln113_reg_494_pp0_iter5_reg == 1'd0));
end

assign attention_coefficients_sum_V_address0 = select_ln114_2_cast_fu_409_p1;

assign empty_92_fu_363_p2 = (trunc_ln113_reg_542 + add_ln114_cast_fu_360_p1);

assign grp_exp_28_10_s_fu_160_ap_ready = grp_exp_28_10_s_fu_308_p_ready;

assign grp_exp_28_10_s_fu_308_p_ce = 1'b1;

assign grp_exp_28_10_s_fu_308_p_din1 = x_V_reg_592;

assign grp_exp_28_10_s_fu_308_p_start = grp_exp_28_10_s_fu_160_ap_start_reg;

assign grp_fu_424_p0 = {{grp_exp_28_10_s_fu_308_p_dout0}, {18'd0}};

assign grp_fu_434_p0 = grp_fu_434_p00;

assign grp_fu_434_p00 = nh_4_reg_489;

assign grp_fu_434_p1 = 9'd100;

assign grp_fu_434_p2 = grp_fu_434_p20;

assign grp_fu_434_p20 = n1_2_reg_527_pp0_iter2_reg;

assign grp_fu_443_p1 = grp_fu_443_p10;

assign grp_fu_443_p10 = select_ln114_1_reg_557;

assign grp_fu_443_p2 = 16'd100;

assign grp_fu_443_p3 = grp_fu_443_p30;

assign grp_fu_443_p30 = select_ln114_reg_552_pp0_iter3_reg;

assign icmp_ln113_fu_206_p2 = ((ap_sig_allocacmp_indvar_flatten20_load == 11'd1444) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_230_p2 = ((ap_sig_allocacmp_indvar_flatten_load_1 == 10'd361) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_250_p2 = ((ap_sig_allocacmp_n2_load == 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln1552_fu_403_p2 = ((all_scores_V_q0 == 28'd0) ? 1'b1 : 1'b0);

assign mul_ln113_1_fu_377_p0 = mul_ln113_1_fu_377_p00;

assign mul_ln113_1_fu_377_p00 = add_ln113_reg_503_pp0_iter3_reg;

assign mul_ln113_1_fu_377_p1 = 9'd100;

assign mul_ln117_fu_310_p0 = mul_ln117_fu_310_p00;

assign mul_ln117_fu_310_p00 = select_ln113_1_reg_515;

assign mul_ln117_fu_310_p1 = 10'd100;

assign or_ln114_fu_326_p2 = (icmp_ln114_reg_508 | and_ln113_reg_520);

assign select_ln113_1_fu_236_p3 = ((icmp_ln114_fu_230_p2[0:0] == 1'b1) ? add_ln113_fu_224_p2 : ap_sig_allocacmp_nh_4);

assign select_ln113_2_fu_383_p3 = ((icmp_ln114_reg_508_pp0_iter3_reg[0:0] == 1'b1) ? mul_ln113_1_fu_377_p2 : grp_fu_434_p3);

assign select_ln113_fu_300_p3 = ((icmp_ln114_reg_508[0:0] == 1'b1) ? 5'd0 : n1_fu_90);

assign select_ln114_1_fu_337_p3 = ((and_ln113_reg_520[0:0] == 1'b1) ? add_ln114_fu_320_p2 : select_ln113_fu_300_p3);

assign select_ln114_2_cast_fu_409_p1 = select_ln114_2_reg_572_pp0_iter22_reg;

assign select_ln114_2_fu_389_p3 = ((and_ln113_reg_520_pp0_iter3_reg[0:0] == 1'b1) ? empty_92_reg_562_pp0_iter3_reg : select_ln113_2_fu_383_p3);

assign select_ln114_3_fu_271_p3 = ((icmp_ln114_fu_230_p2[0:0] == 1'b1) ? 10'd1 : add_ln114_1_fu_265_p2);

assign select_ln114_fu_330_p3 = ((or_ln114_fu_326_p2[0:0] == 1'b1) ? 5'd0 : n2_load_reg_498);

assign trunc_ln113_fu_316_p1 = mul_ln117_fu_310_p2[8:0];

assign trunc_ln712_fu_430_p1 = grp_fu_424_p2[27:0];

assign xor_ln113_fu_244_p2 = (icmp_ln114_fu_230_p2 ^ 1'd1);

assign zext_ln117_3_fu_398_p1 = grp_fu_443_p4;

endmodule //GAT_compute_one_graph_compute_all_attention_coefficients
