# tesserRISC
![Unit Tests Main](https://github.com/KarstenWeikamp/tesserRISC/actions/workflows/unit-test.yml/badge.svg)
![Build](https://github.com/KarstenWeikamp/tesserRISC/actions/workflows/build-job.yml/badge.svg)

A simple [RISC-V](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf) (Reduced Instruction Set Computer) architecture implementation.

## Table of Contents


- [License](#license)



## License

This project is licensed under the [GPL v3 License](LICENSE).
