Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,1157
design__instance__area,14798.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00034359769779257476
power__switching__total,0.00010935753380181268
power__leakage__total,9.892315802062512E-7
power__total,0.0004539444635156542
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2674583685782894
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2648812910650692
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10330880887610011
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.166291762844365
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103309
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.359533
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28585393194932185
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2801748079508402
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5925592406696022
timing__setup__ws__corner:nom_slow_1p08V_125C,13.960580642217408
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.592559
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.960581
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27448624705638236
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2707320833035886
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27991165733098605
timing__setup__ws__corner:nom_typ_1p20V_25C,14.886988063658858
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279912
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.106270
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2674583685782894
clock__skew__worst_setup,0.2648812910650692
timing__hold__ws,0.10330880887610011
timing__setup__ws,13.960580642217408
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103309
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.960581
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1157
design__instance__area__stdcell,14798.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.511316
design__instance__utilization__stdcell,0.511316
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,35
design__instance__area__class:inverter,206.842
design__instance__count__class:sequential_cell,82
design__instance__area__class:sequential_cell,3868.3
design__instance__count__class:multi_input_combinational_cell,869
design__instance__area__class:multi_input_combinational_cell,8520.42
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,139
design__instance__area__class:timing_repair_buffer,1965
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22013.1
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,87
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1244
route__net__special,2
route__drc_errors__iter:0,769
route__wirelength__iter:0,24664
route__drc_errors__iter:1,369
route__wirelength__iter:1,24460
route__drc_errors__iter:2,301
route__wirelength__iter:2,24354
route__drc_errors__iter:3,78
route__wirelength__iter:3,24239
route__drc_errors__iter:4,9
route__wirelength__iter:4,24229
route__drc_errors__iter:5,0
route__wirelength__iter:5,24231
route__drc_errors,0
route__wirelength,24231
route__vias,7103
route__vias__singlecut,7103
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,352.875
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,88
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,88
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,88
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,88
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000137298
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144636
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000488161
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144636
design_powergrid__voltage__worst,0.0000144636
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000144636
design_powergrid__drop__worst__net:VPWR,0.0000137298
design_powergrid__voltage__worst__net:VGND,0.0000144636
design_powergrid__drop__worst__net:VGND,0.0000144636
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000054299999999999996801668643298111049944054684601724147796630859375
ir__drop__worst,0.000013699999999999999274170013607854201609370647929608821868896484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
