
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:43:52 IST (Nov 26 2024 00:13:52 UTC)

// Verification Directory fv/UART_RX 

module data_sampling(CLK, RST, S_DATA, Prescale, edge_count, Enable,
     sampled_bit);
  input CLK, RST, S_DATA, Enable;
  input [5:0] Prescale, edge_count;
  output sampled_bit;
  wire CLK, RST, S_DATA, Enable;
  wire [5:0] Prescale, edge_count;
  wire sampled_bit;
  wire [2:0] Samples;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26;
  DFFRHQX1LVT sampled_bit_reg(.RN (RST), .CK (CLK), .D (n_26), .Q
       (sampled_bit));
  NOR2BX1LVT g871__2398(.AN (Enable), .B (n_25), .Y (n_26));
  AOI22XLLVT g872__5107(.A0 (Samples[2]), .A1 (n_24), .B0 (Samples[0]),
       .B1 (Samples[1]), .Y (n_25));
  OR2XLLVT g873__6260(.A (Samples[0]), .B (Samples[1]), .Y (n_24));
  DFFRHQX1LVT \Samples_reg[1] (.RN (RST), .CK (CLK), .D (n_23), .Q
       (Samples[1]));
  OAI2BB1X1LVT g1354__4319(.A0N (n_4), .A1N (n_19), .B0 (n_22), .Y
       (n_23));
  DFFRHQX1LVT \Samples_reg[0] (.RN (RST), .CK (CLK), .D (n_21), .Q
       (Samples[0]));
  NAND3BXLLVT g1356__8428(.AN (n_19), .B (Enable), .C (Samples[1]), .Y
       (n_22));
  OAI2BB1X1LVT g1357__5526(.A0N (n_4), .A1N (n_17), .B0 (n_20), .Y
       (n_21));
  NAND3BXLLVT g1358__6783(.AN (n_17), .B (Enable), .C (Samples[0]), .Y
       (n_20));
  NOR4X1LVT g1359__3680(.A (n_6), .B (n_11), .C (n_15), .D
       (edge_count[5]), .Y (n_19));
  DFFRHQX1LVT \Samples_reg[2] (.RN (RST), .CK (CLK), .D (n_18), .Q
       (Samples[2]));
  OAI2BB1X1LVT g1361__1617(.A0N (n_4), .A1N (n_13), .B0 (n_16), .Y
       (n_18));
  NOR4BX1LVT g1362__2802(.AN (n_6), .B (n_11), .C (n_14), .D
       (edge_count[5]), .Y (n_17));
  NAND3BXLLVT g1363__1705(.AN (n_13), .B (Enable), .C (Samples[2]), .Y
       (n_16));
  MX2XLLVT g1364__5122(.A (n_10), .B (n_14), .S0 (edge_count[0]), .Y
       (n_15));
  OAI21XLLVT g1365__8246(.A0 (Prescale[2]), .A1 (n_12), .B0 (n_7), .Y
       (n_14));
  NOR4BBX1LVT g1366__7098(.AN (n_8), .BN (n_6), .C (n_10), .D
       (edge_count[5]), .Y (n_13));
  AOI31X1LVT g1367__6131(.A0 (n_2), .A1 (n_8), .A2 (edge_count[2]), .B0
       (n_5), .Y (n_12));
  OAI222X1LVT g1368__1881(.A0 (n_1), .A1 (n_9), .B0 (n_0), .B1 (n_5),
       .C0 (n_3), .C1 (n_8), .Y (n_11));
  NAND3BXLLVT g1369__5115(.AN (n_7), .B (n_9), .C (n_5), .Y (n_10));
  XNOR2X1LVT g1370__7482(.A (Prescale[4]), .B (edge_count[3]), .Y
       (n_9));
  XNOR2X1LVT g1371__4733(.A (Prescale[5]), .B (edge_count[4]), .Y
       (n_8));
  MXI2XLLVT g1372__6161(.A (n_0), .B (Prescale[2]), .S0
       (edge_count[1]), .Y (n_7));
  XNOR2X1LVT g1373__9315(.A (Prescale[1]), .B (edge_count[0]), .Y
       (n_6));
  XNOR2X1LVT g1374__9945(.A (Prescale[3]), .B (edge_count[2]), .Y
       (n_5));
  NOR2BX1LVT g1375__2883(.AN (edge_count[3]), .B (Prescale[4]), .Y
       (n_3));
  AND2XLLVT g1376__2346(.A (S_DATA), .B (Enable), .Y (n_4));
  NAND2BXLLVT g1377__1666(.AN (edge_count[3]), .B (Prescale[4]), .Y
       (n_2));
  AND2XLLVT g1378__7410(.A (n_0), .B (edge_count[2]), .Y (n_1));
  INVX1LVT g1379(.A (Prescale[2]), .Y (n_0));
endmodule

module deserializer_DATA_WIDTH8(CLK, RST, sampled_bit, Enable,
     edge_count, Prescale, P_DATA);
  input CLK, RST, sampled_bit, Enable;
  input [5:0] edge_count, Prescale;
  output [7:0] P_DATA;
  wire CLK, RST, sampled_bit, Enable;
  wire [5:0] edge_count, Prescale;
  wire [7:0] P_DATA;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19;
  SDFFRHQX1LVT \P_DATA_reg[0] (.RN (RST), .CK (CLK), .D (P_DATA[1]),
       .SI (P_DATA[0]), .SE (n_19), .Q (P_DATA[0]));
  SDFFRHQX1LVT \P_DATA_reg[1] (.RN (RST), .CK (CLK), .D (P_DATA[2]),
       .SI (P_DATA[1]), .SE (n_19), .Q (P_DATA[1]));
  SDFFRHQX1LVT \P_DATA_reg[2] (.RN (RST), .CK (CLK), .D (P_DATA[3]),
       .SI (P_DATA[2]), .SE (n_19), .Q (P_DATA[2]));
  SDFFRHQX1LVT \P_DATA_reg[3] (.RN (RST), .CK (CLK), .D (P_DATA[4]),
       .SI (P_DATA[3]), .SE (n_19), .Q (P_DATA[3]));
  SDFFRHQX1LVT \P_DATA_reg[6] (.RN (RST), .CK (CLK), .D (P_DATA[7]),
       .SI (P_DATA[6]), .SE (n_19), .Q (P_DATA[6]));
  SDFFRHQX1LVT \P_DATA_reg[5] (.RN (RST), .CK (CLK), .D (P_DATA[6]),
       .SI (P_DATA[5]), .SE (n_19), .Q (P_DATA[5]));
  SDFFRHQX1LVT \P_DATA_reg[4] (.RN (RST), .CK (CLK), .D (P_DATA[5]),
       .SI (P_DATA[4]), .SE (n_19), .Q (P_DATA[4]));
  SDFFRHQX1LVT \P_DATA_reg[7] (.RN (RST), .CK (CLK), .D (sampled_bit),
       .SI (P_DATA[7]), .SE (n_19), .Q (P_DATA[7]));
  NAND4XLLVT g588__6417(.A (n_12), .B (n_16), .C (n_18), .D (Enable),
       .Y (n_19));
  AOI211XLLVT g589__5477(.A0 (n_9), .A1 (edge_count[5]), .B0 (n_13),
       .C0 (n_17), .Y (n_18));
  OAI211X1LVT g590__2398(.A0 (n_3), .A1 (edge_count[1]), .B0 (n_8), .C0
       (n_15), .Y (n_17));
  XNOR2X1LVT g591__5107(.A (n_14), .B (edge_count[4]), .Y (n_16));
  AOI221X1LVT g592__6260(.A0 (n_10), .A1 (edge_count[2]), .B0
       (Prescale[0]), .B1 (edge_count[0]), .C0 (n_11), .Y (n_15));
  OAI2BB1X1LVT g593__4319(.A0N (Prescale[4]), .A1N (n_6), .B0 (n_5), .Y
       (n_14));
  OAI22XLLVT g594__8428(.A0 (n_9), .A1 (edge_count[5]), .B0
       (Prescale[0]), .B1 (edge_count[0]), .Y (n_13));
  XOR2XLLVT g595__5526(.A (n_7), .B (edge_count[3]), .Y (n_12));
  NOR2XLLVT g596__6783(.A (n_10), .B (edge_count[2]), .Y (n_11));
  AOI21XLLVT g597__3680(.A0 (Prescale[2]), .A1 (n_2), .B0 (n_4), .Y
       (n_10));
  CLKXOR2X1LVT g598__1617(.A (Prescale[5]), .B (n_5), .Y (n_9));
  NAND2XLLVT g599__2802(.A (n_3), .B (edge_count[1]), .Y (n_8));
  XNOR2X1LVT g600__1705(.A (Prescale[3]), .B (n_4), .Y (n_7));
  NAND2BXLLVT g601__5122(.AN (Prescale[3]), .B (n_4), .Y (n_6));
  NAND2XLLVT g602__8246(.A (n_0), .B (n_4), .Y (n_5));
  NOR3XLLVT g603__7098(.A (Prescale[1]), .B (Prescale[2]), .C
       (Prescale[0]), .Y (n_4));
  AOI21XLLVT g604__6131(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (n_1), .Y (n_3));
  INVXLLVT g605(.A (n_1), .Y (n_2));
  NOR2XLLVT g606__1881(.A (Prescale[0]), .B (Prescale[1]), .Y (n_1));
  NOR2XLLVT g607__5115(.A (Prescale[3]), .B (Prescale[4]), .Y (n_0));
endmodule

module edge_bit_counter(CLK, RST, Enable, Prescale, bit_count,
     edge_count);
  input CLK, RST, Enable;
  input [5:0] Prescale;
  output [3:0] bit_count;
  output [5:0] edge_count;
  wire CLK, RST, Enable;
  wire [5:0] Prescale;
  wire [3:0] bit_count;
  wire [5:0] edge_count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52;
  DFFRHQX1LVT \bit_count_reg[3] (.RN (RST), .CK (CLK), .D (n_52), .Q
       (bit_count[3]));
  OAI21X1LVT g1237__7482(.A0 (n_39), .A1 (n_21), .B0 (n_49), .Y (n_52));
  OAI31X1LVT g1238__4733(.A0 (n_39), .A1 (bit_count[2]), .A2 (n_6), .B0
       (n_50), .Y (n_51));
  NAND2X1LVT g1241__6161(.A (n_48), .B (bit_count[2]), .Y (n_50));
  NAND2X1LVT g1242__9315(.A (n_48), .B (bit_count[3]), .Y (n_49));
  SDFFRHQX1LVT \bit_count_reg[0] (.RN (RST), .CK (CLK), .D (n_38), .SI
       (n_36), .SE (bit_count[0]), .Q (bit_count[0]));
  DFFRHQX1LVT \edge_count_reg[4] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (edge_count[4]));
  DFFRHQX1LVT \edge_count_reg[2] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (edge_count[2]));
  DFFRHQX1LVT \edge_count_reg[3] (.RN (RST), .CK (CLK), .D (n_44), .Q
       (edge_count[3]));
  AND2XLLVT g1248__9945(.A (n_36), .B (n_40), .Y (n_47));
  OAI22X1LVT g1249__2883(.A0 (n_39), .A1 (n_9), .B0 (n_37), .B1 (n_1),
       .Y (n_46));
  OAI2BB1X1LVT g1250__2346(.A0N (n_38), .A1N (n_6), .B0 (n_37), .Y
       (n_48));
  NOR2X1LVT g1252__1666(.A (n_37), .B (edge_count[0]), .Y (n_45));
  NOR2X1LVT g1253__7410(.A (n_37), .B (n_29), .Y (n_44));
  NOR2X1LVT g1254__6417(.A (n_37), .B (n_20), .Y (n_43));
  NOR2X1LVT g1255__5477(.A (n_37), .B (n_33), .Y (n_42));
  NOR2X1LVT g1256__2398(.A (n_37), .B (n_11), .Y (n_41));
  XNOR2X1LVT g1257__5107(.A (edge_count[5]), .B (n_32), .Y (n_40));
  INVX1LVT g1258(.A (n_39), .Y (n_38));
  NAND2X1LVT g1259__6260(.A (Enable), .B (n_35), .Y (n_39));
  INVX1LVT g1260(.A (n_37), .Y (n_36));
  NAND2BX1LVT g1261__4319(.AN (n_35), .B (Enable), .Y (n_37));
  AOI221X1LVT g1262__8428(.A0 (n_23), .A1 (edge_count[3]), .B0 (n_14),
       .B1 (edge_count[2]), .C0 (n_34), .Y (n_35));
  OAI221X1LVT g1263__5526(.A0 (n_26), .A1 (n_2), .B0 (n_23), .B1
       (edge_count[3]), .C0 (n_31), .Y (n_34));
  XNOR2X1LVT g1264__6783(.A (edge_count[4]), .B (n_28), .Y (n_33));
  NAND2X1LVT g1265__3680(.A (edge_count[4]), .B (n_28), .Y (n_32));
  AOI221X1LVT g1266__1617(.A0 (n_26), .A1 (n_2), .B0 (n_8), .B1 (n_0),
       .C0 (n_30), .Y (n_31));
  OAI211X1LVT g1267__2802(.A0 (n_17), .A1 (edge_count[4]), .B0 (n_27),
       .C0 (n_24), .Y (n_30));
  XNOR2X1LVT g1268__1705(.A (edge_count[3]), .B (n_19), .Y (n_29));
  AND2X1LVT g1269__5122(.A (n_19), .B (edge_count[3]), .Y (n_28));
  INVXLLVT g1270(.A (n_25), .Y (n_27));
  OAI221X1LVT g1271__8246(.A0 (n_14), .A1 (edge_count[2]), .B0
       (Prescale[0]), .B1 (n_18), .C0 (n_22), .Y (n_25));
  XNOR2X1LVT g1272__7098(.A (Prescale[5]), .B (n_15), .Y (n_26));
  NAND2XLLVT g1273__6131(.A (n_17), .B (edge_count[4]), .Y (n_24));
  AOI21XLLVT g1274__1881(.A0 (Prescale[3]), .A1 (n_12), .B0 (n_13), .Y
       (n_23));
  OAI21X1LVT g1275__5115(.A0 (n_10), .A1 (edge_count[0]), .B0
       (Prescale[0]), .Y (n_22));
  AOI21XLLVT g1276__7482(.A0 (bit_count[3]), .A1 (n_5), .B0 (n_16), .Y
       (n_21));
  XNOR2X1LVT g1277__4733(.A (edge_count[2]), .B (n_7), .Y (n_20));
  AOI21X1LVT g1278__6161(.A0 (Prescale[1]), .A1 (edge_count[1]), .B0
       (n_4), .Y (n_18));
  AND2XLLVT g1279__9315(.A (edge_count[2]), .B (n_7), .Y (n_19));
  NOR3X1LVT g1280__9945(.A (bit_count[3]), .B (n_5), .C (n_6), .Y
       (n_16));
  OA21X1LVT g1281__2883(.A0 (n_3), .A1 (n_13), .B0 (n_15), .Y (n_17));
  NAND2XLLVT g1282__2346(.A (n_3), .B (n_13), .Y (n_15));
  XNOR2X1LVT g1283__1666(.A (Prescale[2]), .B (n_8), .Y (n_14));
  NAND2BXLLVT g1284__7410(.AN (Prescale[2]), .B (n_8), .Y (n_12));
  NOR3BXLLVT g1285__6417(.AN (n_8), .B (Prescale[2]), .C (Prescale[3]),
       .Y (n_13));
  AOI22XLLVT g1286__5477(.A0 (edge_count[0]), .A1 (n_0), .B0
       (edge_count[1]), .B1 (n_4), .Y (n_11));
  MXI2XLLVT g1287__2398(.A (n_0), .B (edge_count[1]), .S0
       (Prescale[1]), .Y (n_10));
  MXI2XLLVT g1288__5107(.A (bit_count[1]), .B (n_1), .S0
       (bit_count[0]), .Y (n_9));
  NOR2XLLVT g1289__6260(.A (Prescale[0]), .B (Prescale[1]), .Y (n_8));
  NOR2X1LVT g1290__4319(.A (n_4), .B (n_0), .Y (n_7));
  NAND2X1LVT g1291__8428(.A (bit_count[1]), .B (bit_count[0]), .Y
       (n_6));
  INVXLLVT g1294(.A (Prescale[4]), .Y (n_3));
  DFFRX1LVT \bit_count_reg[2] (.RN (RST), .CK (CLK), .D (n_51), .Q
       (bit_count[2]), .QN (n_5));
  DFFRX1LVT \edge_count_reg[0] (.RN (RST), .CK (CLK), .D (n_45), .Q
       (edge_count[0]), .QN (n_4));
  DFFRX1LVT \edge_count_reg[5] (.RN (RST), .CK (CLK), .D (n_47), .Q
       (edge_count[5]), .QN (n_2));
  DFFRX1LVT \bit_count_reg[1] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (bit_count[1]), .QN (n_1));
  DFFRX1LVT \edge_count_reg[1] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (edge_count[1]), .QN (n_0));
endmodule

module par_chk_DATA_WIDTH8(CLK, RST, parity_type, sampled_bit, Enable,
     P_DATA, par_err);
  input CLK, RST, parity_type, sampled_bit, Enable;
  input [7:0] P_DATA;
  output par_err;
  wire CLK, RST, parity_type, sampled_bit, Enable;
  wire [7:0] P_DATA;
  wire par_err;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1LVT par_err_reg(.RN (RST), .CK (CLK), .D (par_err), .SI
       (n_8), .SE (Enable), .Q (par_err));
  XOR2XLLVT g183__5526(.A (n_5), .B (n_7), .Y (n_8));
  XNOR2X1LVT g184__6783(.A (n_0), .B (n_6), .Y (n_7));
  XNOR2X1LVT g185__3680(.A (n_4), .B (n_3), .Y (n_6));
  XNOR2X1LVT g186__1617(.A (n_1), .B (n_2), .Y (n_5));
  XNOR2X1LVT g187__2802(.A (P_DATA[7]), .B (P_DATA[0]), .Y (n_4));
  XNOR2X1LVT g188__1705(.A (P_DATA[4]), .B (P_DATA[2]), .Y (n_3));
  XNOR2X1LVT g189__5122(.A (P_DATA[6]), .B (P_DATA[1]), .Y (n_2));
  XNOR2X1LVT g190__8246(.A (parity_type), .B (sampled_bit), .Y (n_1));
  XNOR2X1LVT g191__7098(.A (P_DATA[5]), .B (P_DATA[3]), .Y (n_0));
endmodule

module stp_chk(CLK, RST, sampled_bit, Enable, stp_err);
  input CLK, RST, sampled_bit, Enable;
  output stp_err;
  wire CLK, RST, sampled_bit, Enable;
  wire stp_err;
  wire n_0;
  SDFFRHQX1LVT stp_err_reg(.RN (RST), .CK (CLK), .D (stp_err), .SI
       (n_0), .SE (Enable), .Q (stp_err));
  INVXLLVT g9(.A (sampled_bit), .Y (n_0));
endmodule

module strt_chk(CLK, RST, sampled_bit, Enable, strt_glitch);
  input CLK, RST, sampled_bit, Enable;
  output strt_glitch;
  wire CLK, RST, sampled_bit, Enable;
  wire strt_glitch;
  SDFFRHQX1LVT strt_glitch_reg(.RN (RST), .CK (CLK), .D (strt_glitch),
       .SI (sampled_bit), .SE (Enable), .Q (strt_glitch));
endmodule

module uart_rx_fsm_DATA_WIDTH8(CLK, RST, S_DATA, Prescale,
     parity_enable, bit_count, edge_count, par_err, stp_err,
     strt_glitch, strt_chk_en, edge_bit_en, deser_en, par_chk_en,
     stp_chk_en, dat_samp_en, data_valid);
  input CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  input [5:0] Prescale, edge_count;
  input [3:0] bit_count;
  output strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  wire [5:0] Prescale, edge_count;
  wire [3:0] bit_count;
  wire strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_55, n_56;
  wire n_57, n_61, n_62, n_63, n_64, n_65, n_66;
  INVXLLVT g1355(.A (n_64), .Y (stp_chk_en));
  INVX1LVT g1354(.A (n_61), .Y (par_chk_en));
  INVXLLVT g1356(.A (n_62), .Y (deser_en));
  NAND2X1LVT g1482__6131(.A (n_57), .B (n_55), .Y (edge_bit_en));
  NAND2BX1LVT g1483__1881(.AN (current_state[1]), .B (n_57), .Y
       (dat_samp_en));
  NAND2X1LVT g1484__5115(.A (n_66), .B (n_65), .Y (strt_chk_en));
  AOI21X1LVT g1485__7482(.A0 (current_state[0]), .A1 (n_1), .B0 (n_56),
       .Y (n_57));
  INVX1LVT g1486(.A (n_56), .Y (n_66));
  NOR4X1LVT g1487__4733(.A (S_DATA), .B (current_state[0]), .C
       (current_state[2]), .D (current_state[1]), .Y (n_56));
  NOR4X1LVT g1488__6161(.A (stp_err), .B (par_err), .C (n_1), .D
       (n_63), .Y (data_valid));
  OR2XLLVT g1489__9315(.A (current_state[2]), .B (n_63), .Y (n_62));
  NAND3BXLLVT g1490__9945(.AN (current_state[1]), .B
       (current_state[0]), .C (n_1), .Y (n_65));
  OR2XLLVT g1491__2883(.A (n_1), .B (n_55), .Y (n_64));
  OR2XLLVT g1492__2346(.A (current_state[2]), .B (n_55), .Y (n_61));
  NAND2X1LVT g1493__1666(.A (current_state[0]), .B (current_state[1]),
       .Y (n_63));
  NAND2BX1LVT g1494__7410(.AN (current_state[0]), .B
       (current_state[1]), .Y (n_55));
  DFFRHQX1LVT \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_53),
       .Q (current_state[1]));
  DFFRHQX1LVT \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_52),
       .Q (current_state[0]));
  NAND4XLLVT g2293__6417(.A (n_48), .B (n_64), .C (n_61), .D (n_62), .Y
       (n_53));
  OAI221X1LVT g2294__5477(.A0 (n_44), .A1 (n_63), .B0 (n_37), .B1
       (n_64), .C0 (n_51), .Y (n_52));
  NOR2BX1LVT g2296__2398(.AN (n_66), .B (n_49), .Y (n_51));
  NAND2BXLLVT g2297__5107(.AN (n_47), .B (n_64), .Y (n_50));
  AOI21X1LVT g2298__6260(.A0 (n_46), .A1 (strt_glitch), .B0 (n_65), .Y
       (n_49));
  OR3XLLVT g2299__4319(.A (n_45), .B (strt_glitch), .C (n_65), .Y
       (n_48));
  OAI33X1LVT g2300__8428(.A0 (parity_enable), .A1 (n_42), .A2 (n_62),
       .B0 (n_3), .B1 (n_40), .B2 (n_61), .Y (n_47));
  INVXLLVT g2301(.A (n_45), .Y (n_46));
  NAND2XLLVT g2302__5526(.A (n_43), .B (n_3), .Y (n_45));
  OA22X1LVT g2303__6783(.A0 (n_41), .A1 (n_62), .B0 (S_DATA), .B1
       (n_1), .Y (n_44));
  NOR4X1LVT g2304__3680(.A (n_39), .B (bit_count[1]), .C
       (bit_count[3]), .D (bit_count[2]), .Y (n_43));
  INVXLLVT g2305(.A (n_41), .Y (n_42));
  NOR2X1LVT g2306__1617(.A (n_40), .B (bit_count[0]), .Y (n_41));
  NAND2BX1LVT g2307__2802(.AN (n_39), .B (n_10), .Y (n_40));
  OAI211X1LVT g2308__1705(.A0 (Prescale[0]), .A1 (n_7), .B0 (n_8), .C0
       (n_38), .Y (n_39));
  AOI211XLLVT g2309__5122(.A0 (Prescale[0]), .A1 (n_7), .B0 (n_27), .C0
       (n_36), .Y (n_38));
  OAI211X1LVT g2310__8246(.A0 (n_31), .A1 (edge_count[5]), .B0 (n_35),
       .C0 (n_34), .Y (n_37));
  OAI211X1LVT g2311__7098(.A0 (n_17), .A1 (edge_count[2]), .B0 (n_22),
       .C0 (n_33), .Y (n_36));
  AOI22X1LVT g2312__6131(.A0 (n_31), .A1 (edge_count[5]), .B0
       (parity_enable), .B1 (n_11), .Y (n_35));
  NOR4X1LVT g2313__1881(.A (n_12), .B (n_16), .C (n_32), .D (n_29), .Y
       (n_34));
  AOI221X1LVT g2314__5115(.A0 (n_25), .A1 (edge_count[5]), .B0 (n_28),
       .B1 (edge_count[4]), .C0 (n_30), .Y (n_33));
  XNOR2X1LVT g2315__7482(.A (n_26), .B (edge_count[4]), .Y (n_32));
  OAI22XLLVT g2316__4733(.A0 (n_25), .A1 (edge_count[5]), .B0 (n_28),
       .B1 (edge_count[4]), .Y (n_30));
  XNOR2X1LVT g2317__6161(.A (Prescale[5]), .B (n_23), .Y (n_31));
  NAND3BXLLVT g2318__9315(.AN (n_8), .B (n_7), .C (n_24), .Y (n_29));
  AOI21XLLVT g2319__9945(.A0 (Prescale[4]), .A1 (n_19), .B0 (n_21), .Y
       (n_28));
  XNOR2X1LVT g2320__2883(.A (n_20), .B (edge_count[3]), .Y (n_27));
  AOI21XLLVT g2321__2346(.A0 (Prescale[4]), .A1 (n_14), .B0 (n_23), .Y
       (n_26));
  XNOR2X1LVT g2322__1666(.A (n_15), .B (edge_count[3]), .Y (n_24));
  XNOR2X1LVT g2323__7410(.A (Prescale[5]), .B (n_21), .Y (n_25));
  NOR2XLLVT g2324__6417(.A (Prescale[4]), .B (n_14), .Y (n_23));
  NAND2XLLVT g2325__5477(.A (n_17), .B (edge_count[2]), .Y (n_22));
  AOI21XLLVT g2326__2398(.A0 (Prescale[3]), .A1 (n_13), .B0 (n_18), .Y
       (n_20));
  NOR3XLLVT g2327__5107(.A (Prescale[4]), .B (Prescale[3]), .C (n_13),
       .Y (n_21));
  INVXLLVT g2328(.A (n_18), .Y (n_19));
  NOR2XLLVT g2329__6260(.A (Prescale[3]), .B (n_13), .Y (n_18));
  AND2X1LVT g2330__4319(.A (n_13), .B (n_9), .Y (n_17));
  XNOR2X1LVT g2331__8428(.A (n_6), .B (edge_count[2]), .Y (n_16));
  OAI21XLLVT g2332__5526(.A0 (n_0), .A1 (n_4), .B0 (n_14), .Y (n_15));
  NAND2XLLVT g2333__6783(.A (n_0), .B (n_4), .Y (n_14));
  AOI21X1LVT g2334__3680(.A0 (bit_count[0]), .A1 (n_10), .B0
       (parity_enable), .Y (n_12));
  NAND2XLLVT g2335__1617(.A (n_2), .B (n_4), .Y (n_13));
  NAND3X1LVT g2336__2802(.A (bit_count[1]), .B (n_3), .C (n_5), .Y
       (n_11));
  OAI21XLLVT g2337__1705(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (Prescale[2]), .Y (n_9));
  NOR2BX1LVT g2338__5122(.AN (n_5), .B (bit_count[1]), .Y (n_10));
  AOI21XLLVT g2339__8246(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0
       (n_4), .Y (n_6));
  MXI2XLLVT g2340__7098(.A (n_2), .B (Prescale[0]), .S0
       (edge_count[0]), .Y (n_8));
  XOR2XLLVT g2341__6131(.A (Prescale[1]), .B (edge_count[1]), .Y (n_7));
  NOR2BX1LVT g2342__1881(.AN (bit_count[3]), .B (bit_count[2]), .Y
       (n_5));
  NOR2XLLVT g2343__5115(.A (Prescale[1]), .B (Prescale[2]), .Y (n_4));
  INVX1LVT g2344(.A (bit_count[0]), .Y (n_3));
  INVXLLVT g2345(.A (Prescale[0]), .Y (n_2));
  INVXLLVT g2347(.A (Prescale[3]), .Y (n_0));
  DFFRX1LVT \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_50), .Q
       (current_state[2]), .QN (n_1));
endmodule

module UART_RX(CLK, RST, RX_IN, parity_enable, parity_type, Prescale,
     P_DATA, data_valid, parity_error, framing_error);
  input CLK, RST, RX_IN, parity_enable, parity_type;
  input [5:0] Prescale;
  output [7:0] P_DATA;
  output data_valid, parity_error, framing_error;
  wire CLK, RST, RX_IN, parity_enable, parity_type;
  wire [5:0] Prescale;
  wire [7:0] P_DATA;
  wire data_valid, parity_error, framing_error;
  wire [5:0] edge_count;
  wire [3:0] bit_count;
  wire UNCONNECTED_HIER_Z, dat_samp_en, deser_en, edge_bit_en,
       par_chk_en, sampled_bit, stp_chk_en, strt_chk_en;
  wire strt_glitch;
  data_sampling U0_data_sampling(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale ({Prescale[5:1], UNCONNECTED_HIER_Z}),
       .edge_count (edge_count), .Enable (dat_samp_en), .sampled_bit
       (sampled_bit));
  deserializer_DATA_WIDTH8 U0_deserializer(.CLK (CLK), .RST (RST),
       .sampled_bit (sampled_bit), .Enable (deser_en), .edge_count
       (edge_count), .Prescale (Prescale), .P_DATA (P_DATA));
  edge_bit_counter U0_edge_bit_counter(.CLK (CLK), .RST (RST), .Enable
       (edge_bit_en), .Prescale (Prescale), .bit_count (bit_count),
       .edge_count (edge_count));
  par_chk_DATA_WIDTH8 U0_par_chk(.CLK (CLK), .RST (RST), .parity_type
       (parity_type), .sampled_bit (sampled_bit), .Enable (par_chk_en),
       .P_DATA (P_DATA), .par_err (parity_error));
  stp_chk U0_stp_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (stp_chk_en), .stp_err (framing_error));
  strt_chk U0_strt_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (strt_chk_en), .strt_glitch
       (strt_glitch));
  uart_rx_fsm_DATA_WIDTH8 U0_uart_fsm(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale (Prescale), .parity_enable (parity_enable),
       .bit_count (bit_count), .edge_count (edge_count), .par_err
       (parity_error), .stp_err (framing_error), .strt_glitch
       (strt_glitch), .strt_chk_en (strt_chk_en), .edge_bit_en
       (edge_bit_en), .deser_en (deser_en), .par_chk_en (par_chk_en),
       .stp_chk_en (stp_chk_en), .dat_samp_en (dat_samp_en),
       .data_valid (data_valid));
endmodule

