--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml reg_v3.twx reg_v3.ncd -o reg_v3.twr reg_v3.pcf -ucf
reg_v3.ucf

Design file:              reg_v3.ncd
Physical constraint file: reg_v3.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ck
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    2.666(R)|    0.568(R)|ck_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock ck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck             |    6.304|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |z<2>           |   10.216|
sw<0>          |z<3>           |   10.277|
sw<0>          |z<4>           |   10.477|
sw<0>          |z<5>           |    9.940|
sw<0>          |z<7>           |   10.278|
sw<1>          |z<1>           |    9.899|
sw<1>          |z<2>           |    9.571|
sw<1>          |z<4>           |    9.794|
sw<1>          |z<5>           |    9.873|
sw<1>          |z<7>           |    9.595|
sw<2>          |z<2>           |   10.232|
sw<2>          |z<3>           |   10.293|
sw<2>          |z<4>           |   10.493|
sw<2>          |z<5>           |    9.956|
sw<2>          |z<7>           |   10.294|
sw<3>          |z<1>           |    9.652|
sw<3>          |z<2>           |    9.324|
sw<3>          |z<4>           |    9.547|
sw<3>          |z<5>           |    9.626|
sw<3>          |z<7>           |    9.348|
sw<4>          |z<2>           |    9.947|
sw<4>          |z<3>           |    9.384|
sw<4>          |z<4>           |   10.201|
sw<4>          |z<5>           |   10.502|
sw<4>          |z<7>           |   10.002|
sw<5>          |z<1>           |    7.910|
sw<5>          |z<2>           |    8.480|
sw<5>          |z<4>           |    8.676|
sw<5>          |z<5>           |    8.755|
sw<5>          |z<7>           |    8.477|
sw<6>          |z<2>           |    9.954|
sw<6>          |z<3>           |    9.391|
sw<6>          |z<4>           |   10.208|
sw<6>          |z<5>           |   10.509|
sw<6>          |z<7>           |   10.009|
sw<7>          |z<1>           |    8.519|
sw<7>          |z<2>           |    9.089|
sw<7>          |z<4>           |    9.285|
sw<7>          |z<5>           |    9.364|
sw<7>          |z<7>           |    9.086|
---------------+---------------+---------+


Analysis completed Thu Apr 10 16:45:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



