// Seed: 300928443
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output wand id_2,
    output tri0 id_3,
    output wand id_4
);
  tri1 [-1 : -1] id_6;
  assign id_6#(
      .id_6(-1),
      .id_6(1 / -1)
  ) = {id_1{id_1 > id_6}} ? id_0 + -1 + id_1 * 1 + id_1 : -1;
  wire id_7;
  ;
  assign id_3 = id_1;
endmodule
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri0 id_14
    , id_34,
    input tri1 id_15,
    input wand id_16,
    input uwire id_17,
    output wor id_18,
    input supply0 id_19,
    input uwire id_20,
    input supply0 id_21,
    input tri id_22,
    input supply1 id_23,
    input tri id_24,
    input supply1 id_25,
    input uwire id_26,
    input wand id_27,
    input tri0 module_1,
    output tri0 id_29,
    input supply0 id_30,
    output logic id_31,
    output wor id_32
);
  always @(posedge 1'b0 or posedge -1) begin : LABEL_0
    if (1) id_31 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_22,
      id_4,
      id_4,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
