#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13bf660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13bf7f0 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_0x13bd7d0 .functor NOT 1, L_0x13eefc0, C4<0>, C4<0>, C4<0>;
L_0x13be090 .functor XOR 1, L_0x13eeb40, L_0x13eecc0, C4<0>, C4<0>;
L_0x13eeeb0 .functor XOR 1, L_0x13be090, L_0x13eede0, C4<0>, C4<0>;
v0x13edc10_0 .net *"_ivl_10", 0 0, L_0x13eede0;  1 drivers
v0x13edd10_0 .net *"_ivl_12", 0 0, L_0x13eeeb0;  1 drivers
v0x13eddf0_0 .net *"_ivl_2", 0 0, L_0x13eea80;  1 drivers
v0x13edeb0_0 .net *"_ivl_4", 0 0, L_0x13eeb40;  1 drivers
v0x13edf90_0 .net *"_ivl_6", 0 0, L_0x13eecc0;  1 drivers
v0x13ee0c0_0 .net *"_ivl_8", 0 0, L_0x13be090;  1 drivers
v0x13ee1a0_0 .var "clk", 0 0;
v0x13ee240_0 .net "in", 0 0, v0x13ed2f0_0;  1 drivers
v0x13ee2e0_0 .net "out_dut", 0 0, v0x13ed8f0_0;  1 drivers
v0x13ee440_0 .net "out_ref", 0 0, L_0x13cb7e0;  1 drivers
v0x13ee510_0 .var/2u "stats1", 159 0;
v0x13ee5b0_0 .var/2u "strobe", 0 0;
v0x13ee650_0 .net "tb_match", 0 0, L_0x13eefc0;  1 drivers
v0x13ee710_0 .net "tb_mismatch", 0 0, L_0x13bd7d0;  1 drivers
v0x13ee7d0_0 .net "wavedrom_enable", 0 0, v0x13ed3b0_0;  1 drivers
v0x13ee8a0_0 .net "wavedrom_title", 511 0, v0x13ed450_0;  1 drivers
L_0x13eea80 .concat [ 1 0 0 0], L_0x13cb7e0;
L_0x13eeb40 .concat [ 1 0 0 0], L_0x13cb7e0;
L_0x13eecc0 .concat [ 1 0 0 0], v0x13ed8f0_0;
L_0x13eede0 .concat [ 1 0 0 0], L_0x13cb7e0;
L_0x13eefc0 .cmp/eeq 1, L_0x13eea80, L_0x13eeeb0;
S_0x139ea40 .scope module, "good1" "reference_module" 3 89, 3 4 0, S_0x13bf7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x13cb7e0 .functor NOT 1, v0x13ed2f0_0, C4<0>, C4<0>, C4<0>;
v0x13bda40_0 .net "in", 0 0, v0x13ed2f0_0;  alias, 1 drivers
v0x13bdae0_0 .net "out", 0 0, L_0x13cb7e0;  alias, 1 drivers
S_0x13ecb10 .scope module, "stim1" "stimulus_gen" 3 85, 3 14 0, S_0x13bf7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x13ed230_0 .net "clk", 0 0, v0x13ee1a0_0;  1 drivers
v0x13ed2f0_0 .var "in", 0 0;
v0x13ed3b0_0 .var "wavedrom_enable", 0 0;
v0x13ed450_0 .var "wavedrom_title", 511 0;
E_0x13a2f10/0 .event negedge, v0x13ed230_0;
E_0x13a2f10/1 .event posedge, v0x13ed230_0;
E_0x13a2f10 .event/or E_0x13a2f10/0, E_0x13a2f10/1;
E_0x13a2dd0 .event posedge, v0x13ed230_0;
S_0x13ecd30 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x13ecb10;
 .timescale -12 -12;
v0x13ecf30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13ed030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x13ecb10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13ed570 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x13bf7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x13ed7e0_0 .net "in", 0 0, v0x13ed2f0_0;  alias, 1 drivers
v0x13ed8f0_0 .var "out", 0 0;
E_0x13c7a30 .event anyedge, v0x13bda40_0;
S_0x13eda10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 99, 3 99 0, S_0x13bf7f0;
 .timescale -12 -12;
E_0x13b39f0 .event anyedge, v0x13ee5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13ee5b0_0;
    %nor/r;
    %assign/vec4 v0x13ee5b0_0, 0;
    %wait E_0x13b39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13ecb10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ed2f0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a2dd0;
    %vpi_func 3 39 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x13ed2f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13ed030;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a2f10;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x13ed2f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13ed570;
T_4 ;
    %wait E_0x13c7a30;
    %load/vec4 v0x13ed7e0_0;
    %inv;
    %store/vec4 v0x13ed8f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13bf7f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ee1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ee5b0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x13bf7f0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x13ee1a0_0;
    %inv;
    %store/vec4 v0x13ee1a0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x13bf7f0;
T_7 ;
    %vpi_call/w 3 77 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 78 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13ed230_0, v0x13ee710_0, v0x13ee240_0, v0x13ee440_0, v0x13ee2e0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x13bf7f0;
T_8 ;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 112 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 113 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x13bf7f0;
T_9 ;
    %wait E_0x13a2f10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ee510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ee510_0, 4, 32;
    %load/vec4 v0x13ee650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 124 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ee510_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ee510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ee510_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x13ee440_0;
    %load/vec4 v0x13ee440_0;
    %load/vec4 v0x13ee2e0_0;
    %xor;
    %load/vec4 v0x13ee440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ee510_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x13ee510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ee510_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/notgate/notgate_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/notgate/iter0/response45/top_module.sv";
