// Seed: 385902586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input supply1 id_3
    , id_6,
    input tri id_4
);
  wire id_7;
  assign id_6 = -1;
  logic id_8;
  ;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    output supply1 id_0
    , id_5,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3
  );
endmodule
