
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000071d4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004071d4  004071d4  000171d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  004071dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000021c  204009c0  00407b9c  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400bdc  00407db8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402be0  00409dbc  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f133  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000040e2  00000000  00000000  0003fb7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e50  00000000  00000000  00043c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00022699  00000000  00000000  00044aac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011446  00000000  00000000  00067145  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00096c27  00000000  00000000  0007858b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007c8c  00000000  00000000  0010f1b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fc8  00000000  00000000  00116e3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003350  00000000  00000000  00117e08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2b 40 20 59 0f 40 00 57 0f 40 00 57 0f 40 00     .+@ Y.@.W.@.W.@.
  400010:	57 0f 40 00 57 0f 40 00 57 0f 40 00 00 00 00 00     W.@.W.@.W.@.....
	...
  40002c:	c5 04 40 00 57 0f 40 00 00 00 00 00 e9 04 40 00     ..@.W.@.......@.
  40003c:	51 05 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     Q.@.W.@.W.@.W.@.
  40004c:	57 0f 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     W.@.W.@.W.@.W.@.
  40005c:	57 0f 40 00 57 0f 40 00 00 00 00 00 95 0b 40 00     W.@.W.@.......@.
  40006c:	a9 0b 40 00 bd 0b 40 00 57 0f 40 00 57 0f 40 00     ..@...@.W.@.W.@.
  40007c:	57 0f 40 00 d1 0b 40 00 e5 0b 40 00 57 0f 40 00     W.@...@...@.W.@.
  40008c:	57 0f 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     W.@.W.@.W.@.W.@.
  40009c:	d1 13 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     ..@.W.@.W.@.W.@.
  4000ac:	57 0f 40 00 57 0f 40 00 f9 03 40 00 57 0f 40 00     W.@.W.@...@.W.@.
  4000bc:	57 0f 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     W.@.W.@.W.@.W.@.
  4000cc:	57 0f 40 00 00 00 00 00 57 0f 40 00 00 00 00 00     W.@.....W.@.....
  4000dc:	57 0f 40 00 0d 04 40 00 57 0f 40 00 57 0f 40 00     W.@...@.W.@.W.@.
  4000ec:	57 0f 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     W.@.W.@.W.@.W.@.
  4000fc:	57 0f 40 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     W.@.W.@.W.@.W.@.
  40010c:	57 0f 40 00 57 0f 40 00 00 00 00 00 00 00 00 00     W.@.W.@.........
  40011c:	00 00 00 00 57 0f 40 00 57 0f 40 00 57 0f 40 00     ....W.@.W.@.W.@.
  40012c:	57 0f 40 00 57 0f 40 00 00 00 00 00 57 0f 40 00     W.@.W.@.....W.@.
  40013c:	57 0f 40 00                                         W.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	004071dc 	.word	0x004071dc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004071dc 	.word	0x004071dc
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	004071dc 	.word	0x004071dc
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
  4001ae:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001b0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001b4:	4013      	ands	r3, r2
  4001b6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001b8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001ba:	4e1c      	ldr	r6, [pc, #112]	; (40022c <afec_process_callback+0x80>)
  4001bc:	4d1c      	ldr	r5, [pc, #112]	; (400230 <afec_process_callback+0x84>)
  4001be:	42a8      	cmp	r0, r5
  4001c0:	bf14      	ite	ne
  4001c2:	2000      	movne	r0, #0
  4001c4:	2001      	moveq	r0, #1
  4001c6:	0105      	lsls	r5, r0, #4
  4001c8:	e00b      	b.n	4001e2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001ca:	2c0e      	cmp	r4, #14
  4001cc:	d81e      	bhi.n	40020c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001ce:	9a01      	ldr	r2, [sp, #4]
  4001d0:	f104 010c 	add.w	r1, r4, #12
  4001d4:	2301      	movs	r3, #1
  4001d6:	408b      	lsls	r3, r1
  4001d8:	4213      	tst	r3, r2
  4001da:	d110      	bne.n	4001fe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001dc:	3401      	adds	r4, #1
  4001de:	2c10      	cmp	r4, #16
  4001e0:	d022      	beq.n	400228 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001e2:	2c0b      	cmp	r4, #11
  4001e4:	d8f1      	bhi.n	4001ca <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4001e6:	9a01      	ldr	r2, [sp, #4]
  4001e8:	2301      	movs	r3, #1
  4001ea:	40a3      	lsls	r3, r4
  4001ec:	4213      	tst	r3, r2
  4001ee:	d0f5      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001f0:	192b      	adds	r3, r5, r4
  4001f2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	d0f0      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4001fa:	4798      	blx	r3
  4001fc:	e7ee      	b.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	2b00      	cmp	r3, #0
  400206:	d0e9      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400208:	4798      	blx	r3
  40020a:	e7e7      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40020c:	9a01      	ldr	r2, [sp, #4]
  40020e:	f104 010f 	add.w	r1, r4, #15
  400212:	2301      	movs	r3, #1
  400214:	408b      	lsls	r3, r1
  400216:	4213      	tst	r3, r2
  400218:	d0e0      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40021a:	192b      	adds	r3, r5, r4
  40021c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400220:	2b00      	cmp	r3, #0
  400222:	d0db      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400224:	4798      	blx	r3
  400226:	e7d9      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400228:	b002      	add	sp, #8
  40022a:	bd70      	pop	{r4, r5, r6, pc}
  40022c:	20400b24 	.word	0x20400b24
  400230:	40064000 	.word	0x40064000

00400234 <afec_ch_set_config>:
{
  400234:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400236:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400238:	2301      	movs	r3, #1
  40023a:	408b      	lsls	r3, r1
  40023c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400240:	7815      	ldrb	r5, [r2, #0]
  400242:	2d00      	cmp	r5, #0
  400244:	bf08      	it	eq
  400246:	2300      	moveq	r3, #0
  400248:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40024a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  40024c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40024e:	004b      	lsls	r3, r1, #1
  400250:	2103      	movs	r1, #3
  400252:	4099      	lsls	r1, r3
  400254:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	4099      	lsls	r1, r3
  40025c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40025e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400260:	bc30      	pop	{r4, r5}
  400262:	4770      	bx	lr

00400264 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400264:	2200      	movs	r2, #0
  400266:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400268:	4b08      	ldr	r3, [pc, #32]	; (40028c <afec_get_config_defaults+0x28>)
  40026a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  40026c:	4b08      	ldr	r3, [pc, #32]	; (400290 <afec_get_config_defaults+0x2c>)
  40026e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400270:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400274:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400276:	2302      	movs	r3, #2
  400278:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40027a:	2301      	movs	r3, #1
  40027c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40027e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400280:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400282:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400284:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400286:	7583      	strb	r3, [r0, #22]
  400288:	4770      	bx	lr
  40028a:	bf00      	nop
  40028c:	11e1a300 	.word	0x11e1a300
  400290:	005b8d80 	.word	0x005b8d80

00400294 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400294:	2300      	movs	r3, #0
  400296:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400298:	2301      	movs	r3, #1
  40029a:	7043      	strb	r3, [r0, #1]
  40029c:	4770      	bx	lr
	...

004002a0 <afec_init>:
	return afec->AFEC_ISR;
  4002a0:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002a2:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002a6:	d001      	beq.n	4002ac <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002a8:	2019      	movs	r0, #25
  4002aa:	4770      	bx	lr
{
  4002ac:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002ae:	2301      	movs	r3, #1
  4002b0:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002b2:	7ccb      	ldrb	r3, [r1, #19]
  4002b4:	2b00      	cmp	r3, #0
  4002b6:	bf18      	it	ne
  4002b8:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002bc:	684b      	ldr	r3, [r1, #4]
  4002be:	688c      	ldr	r4, [r1, #8]
  4002c0:	fbb3 f3f4 	udiv	r3, r3, r4
  4002c4:	3b01      	subs	r3, #1
  4002c6:	021b      	lsls	r3, r3, #8
  4002c8:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002ca:	68cc      	ldr	r4, [r1, #12]
  4002cc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002d0:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002d2:	7c0c      	ldrb	r4, [r1, #16]
  4002d4:	0624      	lsls	r4, r4, #24
  4002d6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002da:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  4002dc:	7c4c      	ldrb	r4, [r1, #17]
  4002de:	0724      	lsls	r4, r4, #28
  4002e0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002e4:	4323      	orrs	r3, r4
  4002e6:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  4002e8:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4002ea:	7d0b      	ldrb	r3, [r1, #20]
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	bf14      	ite	ne
  4002f0:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4002f4:	2300      	moveq	r3, #0
  4002f6:	680a      	ldr	r2, [r1, #0]
  4002f8:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  4002fa:	7d4a      	ldrb	r2, [r1, #21]
  4002fc:	2a00      	cmp	r2, #0
  4002fe:	bf14      	ite	ne
  400300:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400304:	2200      	moveq	r2, #0
			(config->resolution) |
  400306:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400308:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40030a:	7d8b      	ldrb	r3, [r1, #22]
  40030c:	021b      	lsls	r3, r3, #8
  40030e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400312:	f043 030c 	orr.w	r3, r3, #12
  400316:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  40031a:	4b0f      	ldr	r3, [pc, #60]	; (400358 <afec_init+0xb8>)
  40031c:	4298      	cmp	r0, r3
  40031e:	d006      	beq.n	40032e <afec_init+0x8e>
	if(afec == AFEC1) {
  400320:	4b0e      	ldr	r3, [pc, #56]	; (40035c <afec_init+0xbc>)
  400322:	4298      	cmp	r0, r3
  400324:	d00d      	beq.n	400342 <afec_init+0xa2>
	return STATUS_OK;
  400326:	2000      	movs	r0, #0
}
  400328:	f85d 4b04 	ldr.w	r4, [sp], #4
  40032c:	4770      	bx	lr
  40032e:	4b0c      	ldr	r3, [pc, #48]	; (400360 <afec_init+0xc0>)
  400330:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400334:	2200      	movs	r2, #0
  400336:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40033a:	428b      	cmp	r3, r1
  40033c:	d1fb      	bne.n	400336 <afec_init+0x96>
	return STATUS_OK;
  40033e:	2000      	movs	r0, #0
  400340:	e7f2      	b.n	400328 <afec_init+0x88>
  400342:	4b08      	ldr	r3, [pc, #32]	; (400364 <afec_init+0xc4>)
  400344:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400348:	2200      	movs	r2, #0
  40034a:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40034e:	428b      	cmp	r3, r1
  400350:	d1fb      	bne.n	40034a <afec_init+0xaa>
	return STATUS_OK;
  400352:	2000      	movs	r0, #0
  400354:	e7e8      	b.n	400328 <afec_init+0x88>
  400356:	bf00      	nop
  400358:	4003c000 	.word	0x4003c000
  40035c:	40064000 	.word	0x40064000
  400360:	20400b20 	.word	0x20400b20
  400364:	20400b64 	.word	0x20400b64

00400368 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400368:	4b0c      	ldr	r3, [pc, #48]	; (40039c <afec_enable_interrupt+0x34>)
  40036a:	4299      	cmp	r1, r3
  40036c:	d007      	beq.n	40037e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40036e:	290b      	cmp	r1, #11
  400370:	d80b      	bhi.n	40038a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400372:	d006      	beq.n	400382 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400374:	2301      	movs	r3, #1
  400376:	fa03 f101 	lsl.w	r1, r3, r1
  40037a:	6241      	str	r1, [r0, #36]	; 0x24
  40037c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40037e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400380:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400382:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400386:	6243      	str	r3, [r0, #36]	; 0x24
  400388:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40038a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40038c:	bf94      	ite	ls
  40038e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400390:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400392:	2301      	movs	r3, #1
  400394:	fa03 f101 	lsl.w	r1, r3, r1
  400398:	6241      	str	r1, [r0, #36]	; 0x24
  40039a:	4770      	bx	lr
  40039c:	47000fff 	.word	0x47000fff

004003a0 <afec_set_callback>:
{
  4003a0:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003a2:	4c11      	ldr	r4, [pc, #68]	; (4003e8 <afec_set_callback+0x48>)
  4003a4:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003a6:	bf0c      	ite	eq
  4003a8:	2410      	moveq	r4, #16
  4003aa:	2400      	movne	r4, #0
  4003ac:	440c      	add	r4, r1
  4003ae:	4d0f      	ldr	r5, [pc, #60]	; (4003ec <afec_set_callback+0x4c>)
  4003b0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003b4:	d10a      	bne.n	4003cc <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003b6:	4a0e      	ldr	r2, [pc, #56]	; (4003f0 <afec_set_callback+0x50>)
  4003b8:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003bc:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003c0:	015b      	lsls	r3, r3, #5
  4003c2:	b2db      	uxtb	r3, r3
  4003c4:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003c8:	6054      	str	r4, [r2, #4]
  4003ca:	e009      	b.n	4003e0 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003cc:	4a08      	ldr	r2, [pc, #32]	; (4003f0 <afec_set_callback+0x50>)
  4003ce:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003d2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003d6:	015b      	lsls	r3, r3, #5
  4003d8:	b2db      	uxtb	r3, r3
  4003da:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003de:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  4003e0:	4b04      	ldr	r3, [pc, #16]	; (4003f4 <afec_set_callback+0x54>)
  4003e2:	4798      	blx	r3
  4003e4:	bd38      	pop	{r3, r4, r5, pc}
  4003e6:	bf00      	nop
  4003e8:	40064000 	.word	0x40064000
  4003ec:	20400b24 	.word	0x20400b24
  4003f0:	e000e100 	.word	0xe000e100
  4003f4:	00400369 	.word	0x00400369

004003f8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4003f8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4003fa:	4802      	ldr	r0, [pc, #8]	; (400404 <AFEC0_Handler+0xc>)
  4003fc:	4b02      	ldr	r3, [pc, #8]	; (400408 <AFEC0_Handler+0x10>)
  4003fe:	4798      	blx	r3
  400400:	bd08      	pop	{r3, pc}
  400402:	bf00      	nop
  400404:	4003c000 	.word	0x4003c000
  400408:	004001ad 	.word	0x004001ad

0040040c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40040c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40040e:	4802      	ldr	r0, [pc, #8]	; (400418 <AFEC1_Handler+0xc>)
  400410:	4b02      	ldr	r3, [pc, #8]	; (40041c <AFEC1_Handler+0x10>)
  400412:	4798      	blx	r3
  400414:	bd08      	pop	{r3, pc}
  400416:	bf00      	nop
  400418:	40064000 	.word	0x40064000
  40041c:	004001ad 	.word	0x004001ad

00400420 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400420:	b500      	push	{lr}
  400422:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400424:	4b13      	ldr	r3, [pc, #76]	; (400474 <afec_enable+0x54>)
  400426:	4298      	cmp	r0, r3
  400428:	bf0c      	ite	eq
  40042a:	2028      	moveq	r0, #40	; 0x28
  40042c:	201d      	movne	r0, #29
  40042e:	4b12      	ldr	r3, [pc, #72]	; (400478 <afec_enable+0x58>)
  400430:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400432:	4b12      	ldr	r3, [pc, #72]	; (40047c <afec_enable+0x5c>)
  400434:	789b      	ldrb	r3, [r3, #2]
  400436:	2bff      	cmp	r3, #255	; 0xff
  400438:	d01a      	beq.n	400470 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40043a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40043e:	fab3 f383 	clz	r3, r3
  400442:	095b      	lsrs	r3, r3, #5
  400444:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400446:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400448:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40044c:	2200      	movs	r2, #0
  40044e:	4b0c      	ldr	r3, [pc, #48]	; (400480 <afec_enable+0x60>)
  400450:	701a      	strb	r2, [r3, #0]
	return flags;
  400452:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400454:	4a09      	ldr	r2, [pc, #36]	; (40047c <afec_enable+0x5c>)
  400456:	7893      	ldrb	r3, [r2, #2]
  400458:	3301      	adds	r3, #1
  40045a:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40045c:	b129      	cbz	r1, 40046a <afec_enable+0x4a>
		cpu_irq_enable();
  40045e:	2201      	movs	r2, #1
  400460:	4b07      	ldr	r3, [pc, #28]	; (400480 <afec_enable+0x60>)
  400462:	701a      	strb	r2, [r3, #0]
  400464:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400468:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40046a:	b003      	add	sp, #12
  40046c:	f85d fb04 	ldr.w	pc, [sp], #4
  400470:	e7fe      	b.n	400470 <afec_enable+0x50>
  400472:	bf00      	nop
  400474:	40064000 	.word	0x40064000
  400478:	00400d19 	.word	0x00400d19
  40047c:	20400b1c 	.word	0x20400b1c
  400480:	2040000a 	.word	0x2040000a

00400484 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400484:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400486:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400488:	689a      	ldr	r2, [r3, #8]
  40048a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40048c:	689a      	ldr	r2, [r3, #8]
  40048e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400490:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400492:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400494:	6803      	ldr	r3, [r0, #0]
  400496:	3301      	adds	r3, #1
  400498:	6003      	str	r3, [r0, #0]
  40049a:	4770      	bx	lr

0040049c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  40049c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40049e:	6842      	ldr	r2, [r0, #4]
  4004a0:	6881      	ldr	r1, [r0, #8]
  4004a2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4004a4:	6882      	ldr	r2, [r0, #8]
  4004a6:	6841      	ldr	r1, [r0, #4]
  4004a8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4004aa:	685a      	ldr	r2, [r3, #4]
  4004ac:	4290      	cmp	r0, r2
  4004ae:	d005      	beq.n	4004bc <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4004b0:	2200      	movs	r2, #0
  4004b2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4004b4:	6818      	ldr	r0, [r3, #0]
  4004b6:	3801      	subs	r0, #1
  4004b8:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4004ba:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4004bc:	6882      	ldr	r2, [r0, #8]
  4004be:	605a      	str	r2, [r3, #4]
  4004c0:	e7f6      	b.n	4004b0 <uxListRemove+0x14>
	...

004004c4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  4004c4:	4b06      	ldr	r3, [pc, #24]	; (4004e0 <pxCurrentTCBConst2>)
  4004c6:	6819      	ldr	r1, [r3, #0]
  4004c8:	6808      	ldr	r0, [r1, #0]
  4004ca:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004ce:	f380 8809 	msr	PSP, r0
  4004d2:	f3bf 8f6f 	isb	sy
  4004d6:	f04f 0000 	mov.w	r0, #0
  4004da:	f380 8811 	msr	BASEPRI, r0
  4004de:	4770      	bx	lr

004004e0 <pxCurrentTCBConst2>:
  4004e0:	204009dc 	.word	0x204009dc
  4004e4:	4770      	bx	lr
  4004e6:	bf00      	nop

004004e8 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  4004e8:	f3ef 8009 	mrs	r0, PSP
  4004ec:	f3bf 8f6f 	isb	sy
  4004f0:	4b15      	ldr	r3, [pc, #84]	; (400548 <pxCurrentTCBConst>)
  4004f2:	681a      	ldr	r2, [r3, #0]
  4004f4:	f01e 0f10 	tst.w	lr, #16
  4004f8:	bf08      	it	eq
  4004fa:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4004fe:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400502:	6010      	str	r0, [r2, #0]
  400504:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400508:	f04f 0080 	mov.w	r0, #128	; 0x80
  40050c:	b672      	cpsid	i
  40050e:	f380 8811 	msr	BASEPRI, r0
  400512:	f3bf 8f4f 	dsb	sy
  400516:	f3bf 8f6f 	isb	sy
  40051a:	b662      	cpsie	i
  40051c:	f000 f8f0 	bl	400700 <vTaskSwitchContext>
  400520:	f04f 0000 	mov.w	r0, #0
  400524:	f380 8811 	msr	BASEPRI, r0
  400528:	bc08      	pop	{r3}
  40052a:	6819      	ldr	r1, [r3, #0]
  40052c:	6808      	ldr	r0, [r1, #0]
  40052e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400532:	f01e 0f10 	tst.w	lr, #16
  400536:	bf08      	it	eq
  400538:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40053c:	f380 8809 	msr	PSP, r0
  400540:	f3bf 8f6f 	isb	sy
  400544:	4770      	bx	lr
  400546:	bf00      	nop

00400548 <pxCurrentTCBConst>:
  400548:	204009dc 	.word	0x204009dc
  40054c:	4770      	bx	lr
  40054e:	bf00      	nop

00400550 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  400550:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400552:	f3ef 8311 	mrs	r3, BASEPRI
  400556:	f04f 0280 	mov.w	r2, #128	; 0x80
  40055a:	b672      	cpsid	i
  40055c:	f382 8811 	msr	BASEPRI, r2
  400560:	f3bf 8f6f 	isb	sy
  400564:	f3bf 8f4f 	dsb	sy
  400568:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  40056a:	4b05      	ldr	r3, [pc, #20]	; (400580 <SysTick_Handler+0x30>)
  40056c:	4798      	blx	r3
  40056e:	b118      	cbz	r0, 400578 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400574:	4b03      	ldr	r3, [pc, #12]	; (400584 <SysTick_Handler+0x34>)
  400576:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400578:	2300      	movs	r3, #0
  40057a:	f383 8811 	msr	BASEPRI, r3
  40057e:	bd08      	pop	{r3, pc}
  400580:	004005b5 	.word	0x004005b5
  400584:	e000ed04 	.word	0xe000ed04

00400588 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400588:	4b08      	ldr	r3, [pc, #32]	; (4005ac <prvResetNextTaskUnblockTime+0x24>)
  40058a:	681b      	ldr	r3, [r3, #0]
  40058c:	681b      	ldr	r3, [r3, #0]
  40058e:	b13b      	cbz	r3, 4005a0 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400590:	4b06      	ldr	r3, [pc, #24]	; (4005ac <prvResetNextTaskUnblockTime+0x24>)
  400592:	681b      	ldr	r3, [r3, #0]
  400594:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  400596:	68db      	ldr	r3, [r3, #12]
  400598:	685a      	ldr	r2, [r3, #4]
  40059a:	4b05      	ldr	r3, [pc, #20]	; (4005b0 <prvResetNextTaskUnblockTime+0x28>)
  40059c:	601a      	str	r2, [r3, #0]
  40059e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4005a0:	f04f 32ff 	mov.w	r2, #4294967295
  4005a4:	4b02      	ldr	r3, [pc, #8]	; (4005b0 <prvResetNextTaskUnblockTime+0x28>)
  4005a6:	601a      	str	r2, [r3, #0]
  4005a8:	4770      	bx	lr
  4005aa:	bf00      	nop
  4005ac:	204009e0 	.word	0x204009e0
  4005b0:	20400a58 	.word	0x20400a58

004005b4 <xTaskIncrementTick>:
{
  4005b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4005b8:	4b42      	ldr	r3, [pc, #264]	; (4006c4 <xTaskIncrementTick+0x110>)
  4005ba:	681b      	ldr	r3, [r3, #0]
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d178      	bne.n	4006b2 <xTaskIncrementTick+0xfe>
		++xTickCount;
  4005c0:	4b41      	ldr	r3, [pc, #260]	; (4006c8 <xTaskIncrementTick+0x114>)
  4005c2:	681a      	ldr	r2, [r3, #0]
  4005c4:	3201      	adds	r2, #1
  4005c6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4005c8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4005ca:	b9d6      	cbnz	r6, 400602 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4005cc:	4b3f      	ldr	r3, [pc, #252]	; (4006cc <xTaskIncrementTick+0x118>)
  4005ce:	681b      	ldr	r3, [r3, #0]
  4005d0:	681b      	ldr	r3, [r3, #0]
  4005d2:	b153      	cbz	r3, 4005ea <xTaskIncrementTick+0x36>
	__asm volatile
  4005d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4005d8:	b672      	cpsid	i
  4005da:	f383 8811 	msr	BASEPRI, r3
  4005de:	f3bf 8f6f 	isb	sy
  4005e2:	f3bf 8f4f 	dsb	sy
  4005e6:	b662      	cpsie	i
  4005e8:	e7fe      	b.n	4005e8 <xTaskIncrementTick+0x34>
  4005ea:	4a38      	ldr	r2, [pc, #224]	; (4006cc <xTaskIncrementTick+0x118>)
  4005ec:	6811      	ldr	r1, [r2, #0]
  4005ee:	4b38      	ldr	r3, [pc, #224]	; (4006d0 <xTaskIncrementTick+0x11c>)
  4005f0:	6818      	ldr	r0, [r3, #0]
  4005f2:	6010      	str	r0, [r2, #0]
  4005f4:	6019      	str	r1, [r3, #0]
  4005f6:	4a37      	ldr	r2, [pc, #220]	; (4006d4 <xTaskIncrementTick+0x120>)
  4005f8:	6813      	ldr	r3, [r2, #0]
  4005fa:	3301      	adds	r3, #1
  4005fc:	6013      	str	r3, [r2, #0]
  4005fe:	4b36      	ldr	r3, [pc, #216]	; (4006d8 <xTaskIncrementTick+0x124>)
  400600:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  400602:	4b36      	ldr	r3, [pc, #216]	; (4006dc <xTaskIncrementTick+0x128>)
  400604:	681b      	ldr	r3, [r3, #0]
  400606:	429e      	cmp	r6, r3
  400608:	d218      	bcs.n	40063c <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40060a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  40060c:	4b34      	ldr	r3, [pc, #208]	; (4006e0 <xTaskIncrementTick+0x12c>)
  40060e:	681b      	ldr	r3, [r3, #0]
  400610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400612:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400616:	4a33      	ldr	r2, [pc, #204]	; (4006e4 <xTaskIncrementTick+0x130>)
  400618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  40061c:	2b02      	cmp	r3, #2
  40061e:	bf28      	it	cs
  400620:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  400622:	4b31      	ldr	r3, [pc, #196]	; (4006e8 <xTaskIncrementTick+0x134>)
  400624:	681b      	ldr	r3, [r3, #0]
  400626:	b90b      	cbnz	r3, 40062c <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  400628:	4b30      	ldr	r3, [pc, #192]	; (4006ec <xTaskIncrementTick+0x138>)
  40062a:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  40062c:	4b30      	ldr	r3, [pc, #192]	; (4006f0 <xTaskIncrementTick+0x13c>)
  40062e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  400630:	2b00      	cmp	r3, #0
}
  400632:	bf0c      	ite	eq
  400634:	4620      	moveq	r0, r4
  400636:	2001      	movne	r0, #1
  400638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40063c:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40063e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4006cc <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  400642:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4006fc <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  400646:	4f2b      	ldr	r7, [pc, #172]	; (4006f4 <xTaskIncrementTick+0x140>)
  400648:	e01f      	b.n	40068a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40064a:	f04f 32ff 	mov.w	r2, #4294967295
  40064e:	4b23      	ldr	r3, [pc, #140]	; (4006dc <xTaskIncrementTick+0x128>)
  400650:	601a      	str	r2, [r3, #0]
						break;
  400652:	e7db      	b.n	40060c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  400654:	4a21      	ldr	r2, [pc, #132]	; (4006dc <xTaskIncrementTick+0x128>)
  400656:	6013      	str	r3, [r2, #0]
							break;
  400658:	e7d8      	b.n	40060c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40065a:	f105 0018 	add.w	r0, r5, #24
  40065e:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  400660:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  400662:	683a      	ldr	r2, [r7, #0]
  400664:	2301      	movs	r3, #1
  400666:	4083      	lsls	r3, r0
  400668:	4313      	orrs	r3, r2
  40066a:	603b      	str	r3, [r7, #0]
  40066c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400670:	4651      	mov	r1, sl
  400672:	4b1c      	ldr	r3, [pc, #112]	; (4006e4 <xTaskIncrementTick+0x130>)
  400674:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  400678:	4b1f      	ldr	r3, [pc, #124]	; (4006f8 <xTaskIncrementTick+0x144>)
  40067a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40067c:	4b18      	ldr	r3, [pc, #96]	; (4006e0 <xTaskIncrementTick+0x12c>)
  40067e:	681b      	ldr	r3, [r3, #0]
  400680:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  400682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  400684:	429a      	cmp	r2, r3
  400686:	bf28      	it	cs
  400688:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40068a:	f8d9 3000 	ldr.w	r3, [r9]
  40068e:	681b      	ldr	r3, [r3, #0]
  400690:	2b00      	cmp	r3, #0
  400692:	d0da      	beq.n	40064a <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400694:	f8d9 3000 	ldr.w	r3, [r9]
  400698:	68db      	ldr	r3, [r3, #12]
  40069a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40069c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40069e:	429e      	cmp	r6, r3
  4006a0:	d3d8      	bcc.n	400654 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4006a2:	f105 0a04 	add.w	sl, r5, #4
  4006a6:	4650      	mov	r0, sl
  4006a8:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4006aa:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4006ac:	2b00      	cmp	r3, #0
  4006ae:	d1d4      	bne.n	40065a <xTaskIncrementTick+0xa6>
  4006b0:	e7d6      	b.n	400660 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4006b2:	4a0d      	ldr	r2, [pc, #52]	; (4006e8 <xTaskIncrementTick+0x134>)
  4006b4:	6813      	ldr	r3, [r2, #0]
  4006b6:	3301      	adds	r3, #1
  4006b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4006ba:	4b0c      	ldr	r3, [pc, #48]	; (4006ec <xTaskIncrementTick+0x138>)
  4006bc:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4006be:	2400      	movs	r4, #0
  4006c0:	e7b4      	b.n	40062c <xTaskIncrementTick+0x78>
  4006c2:	bf00      	nop
  4006c4:	20400a50 	.word	0x20400a50
  4006c8:	20400a60 	.word	0x20400a60
  4006cc:	204009e0 	.word	0x204009e0
  4006d0:	204009e4 	.word	0x204009e4
  4006d4:	20400a5c 	.word	0x20400a5c
  4006d8:	00400589 	.word	0x00400589
  4006dc:	20400a58 	.word	0x20400a58
  4006e0:	204009dc 	.word	0x204009dc
  4006e4:	204009e8 	.word	0x204009e8
  4006e8:	20400a4c 	.word	0x20400a4c
  4006ec:	004014a9 	.word	0x004014a9
  4006f0:	20400a64 	.word	0x20400a64
  4006f4:	20400a54 	.word	0x20400a54
  4006f8:	00400485 	.word	0x00400485
  4006fc:	0040049d 	.word	0x0040049d

00400700 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  400700:	4b2d      	ldr	r3, [pc, #180]	; (4007b8 <vTaskSwitchContext+0xb8>)
  400702:	681b      	ldr	r3, [r3, #0]
  400704:	2b00      	cmp	r3, #0
  400706:	d12c      	bne.n	400762 <vTaskSwitchContext+0x62>
{
  400708:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40070a:	2200      	movs	r2, #0
  40070c:	4b2b      	ldr	r3, [pc, #172]	; (4007bc <vTaskSwitchContext+0xbc>)
  40070e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  400710:	4b2b      	ldr	r3, [pc, #172]	; (4007c0 <vTaskSwitchContext+0xc0>)
  400712:	681b      	ldr	r3, [r3, #0]
  400714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400716:	681a      	ldr	r2, [r3, #0]
  400718:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40071c:	d103      	bne.n	400726 <vTaskSwitchContext+0x26>
  40071e:	685a      	ldr	r2, [r3, #4]
  400720:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  400724:	d021      	beq.n	40076a <vTaskSwitchContext+0x6a>
  400726:	4b26      	ldr	r3, [pc, #152]	; (4007c0 <vTaskSwitchContext+0xc0>)
  400728:	6818      	ldr	r0, [r3, #0]
  40072a:	6819      	ldr	r1, [r3, #0]
  40072c:	3134      	adds	r1, #52	; 0x34
  40072e:	4b25      	ldr	r3, [pc, #148]	; (4007c4 <vTaskSwitchContext+0xc4>)
  400730:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  400732:	4b25      	ldr	r3, [pc, #148]	; (4007c8 <vTaskSwitchContext+0xc8>)
  400734:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  400736:	fab3 f383 	clz	r3, r3
  40073a:	b2db      	uxtb	r3, r3
  40073c:	f1c3 031f 	rsb	r3, r3, #31
  400740:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  400744:	4a21      	ldr	r2, [pc, #132]	; (4007cc <vTaskSwitchContext+0xcc>)
  400746:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40074a:	b9ba      	cbnz	r2, 40077c <vTaskSwitchContext+0x7c>
	__asm volatile
  40074c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400750:	b672      	cpsid	i
  400752:	f383 8811 	msr	BASEPRI, r3
  400756:	f3bf 8f6f 	isb	sy
  40075a:	f3bf 8f4f 	dsb	sy
  40075e:	b662      	cpsie	i
  400760:	e7fe      	b.n	400760 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  400762:	2201      	movs	r2, #1
  400764:	4b15      	ldr	r3, [pc, #84]	; (4007bc <vTaskSwitchContext+0xbc>)
  400766:	601a      	str	r2, [r3, #0]
  400768:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40076a:	689a      	ldr	r2, [r3, #8]
  40076c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  400770:	d1d9      	bne.n	400726 <vTaskSwitchContext+0x26>
  400772:	68db      	ldr	r3, [r3, #12]
  400774:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  400778:	d1d5      	bne.n	400726 <vTaskSwitchContext+0x26>
  40077a:	e7da      	b.n	400732 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40077c:	4a13      	ldr	r2, [pc, #76]	; (4007cc <vTaskSwitchContext+0xcc>)
  40077e:	0099      	lsls	r1, r3, #2
  400780:	18c8      	adds	r0, r1, r3
  400782:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  400786:	6844      	ldr	r4, [r0, #4]
  400788:	6864      	ldr	r4, [r4, #4]
  40078a:	6044      	str	r4, [r0, #4]
  40078c:	4419      	add	r1, r3
  40078e:	4602      	mov	r2, r0
  400790:	3208      	adds	r2, #8
  400792:	4294      	cmp	r4, r2
  400794:	d009      	beq.n	4007aa <vTaskSwitchContext+0xaa>
  400796:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40079a:	4a0c      	ldr	r2, [pc, #48]	; (4007cc <vTaskSwitchContext+0xcc>)
  40079c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4007a0:	685b      	ldr	r3, [r3, #4]
  4007a2:	68da      	ldr	r2, [r3, #12]
  4007a4:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <vTaskSwitchContext+0xc0>)
  4007a6:	601a      	str	r2, [r3, #0]
  4007a8:	bd10      	pop	{r4, pc}
  4007aa:	6860      	ldr	r0, [r4, #4]
  4007ac:	4a07      	ldr	r2, [pc, #28]	; (4007cc <vTaskSwitchContext+0xcc>)
  4007ae:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4007b2:	6050      	str	r0, [r2, #4]
  4007b4:	e7ef      	b.n	400796 <vTaskSwitchContext+0x96>
  4007b6:	bf00      	nop
  4007b8:	20400a50 	.word	0x20400a50
  4007bc:	20400a64 	.word	0x20400a64
  4007c0:	204009dc 	.word	0x204009dc
  4007c4:	00401491 	.word	0x00401491
  4007c8:	20400a54 	.word	0x20400a54
  4007cc:	204009e8 	.word	0x204009e8

004007d0 <DHT_Setup>:
//---------------------------------------------//

//----- Functions -----------------------------//
//Setup sensor.
void DHT_Setup(void)
{
  4007d0:	b508      	push	{r3, lr}
	delay_ms(__DHT_Delay_Setup);
  4007d2:	4803      	ldr	r0, [pc, #12]	; (4007e0 <DHT_Setup+0x10>)
  4007d4:	4b03      	ldr	r3, [pc, #12]	; (4007e4 <DHT_Setup+0x14>)
  4007d6:	4798      	blx	r3
	__DHT_STATUS = DHT_Ok;
  4007d8:	2200      	movs	r2, #0
  4007da:	4b03      	ldr	r3, [pc, #12]	; (4007e8 <DHT_Setup+0x18>)
  4007dc:	701a      	strb	r2, [r3, #0]
  4007de:	bd08      	pop	{r3, pc}
  4007e0:	06075ed6 	.word	0x06075ed6
  4007e4:	20400001 	.word	0x20400001
  4007e8:	20400ba4 	.word	0x20400ba4

004007ec <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4007ec:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4007ee:	4810      	ldr	r0, [pc, #64]	; (400830 <sysclk_init+0x44>)
  4007f0:	4b10      	ldr	r3, [pc, #64]	; (400834 <sysclk_init+0x48>)
  4007f2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007f4:	213e      	movs	r1, #62	; 0x3e
  4007f6:	2000      	movs	r0, #0
  4007f8:	4b0f      	ldr	r3, [pc, #60]	; (400838 <sysclk_init+0x4c>)
  4007fa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4007fc:	4c0f      	ldr	r4, [pc, #60]	; (40083c <sysclk_init+0x50>)
  4007fe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400800:	2800      	cmp	r0, #0
  400802:	d0fc      	beq.n	4007fe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400804:	4b0e      	ldr	r3, [pc, #56]	; (400840 <sysclk_init+0x54>)
  400806:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400808:	4a0e      	ldr	r2, [pc, #56]	; (400844 <sysclk_init+0x58>)
  40080a:	4b0f      	ldr	r3, [pc, #60]	; (400848 <sysclk_init+0x5c>)
  40080c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40080e:	4c0f      	ldr	r4, [pc, #60]	; (40084c <sysclk_init+0x60>)
  400810:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400812:	2800      	cmp	r0, #0
  400814:	d0fc      	beq.n	400810 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400816:	2002      	movs	r0, #2
  400818:	4b0d      	ldr	r3, [pc, #52]	; (400850 <sysclk_init+0x64>)
  40081a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40081c:	2000      	movs	r0, #0
  40081e:	4b0d      	ldr	r3, [pc, #52]	; (400854 <sysclk_init+0x68>)
  400820:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400822:	4b0d      	ldr	r3, [pc, #52]	; (400858 <sysclk_init+0x6c>)
  400824:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400826:	4802      	ldr	r0, [pc, #8]	; (400830 <sysclk_init+0x44>)
  400828:	4b02      	ldr	r3, [pc, #8]	; (400834 <sysclk_init+0x48>)
  40082a:	4798      	blx	r3
  40082c:	bd10      	pop	{r4, pc}
  40082e:	bf00      	nop
  400830:	11e1a300 	.word	0x11e1a300
  400834:	0040112d 	.word	0x0040112d
  400838:	00400c95 	.word	0x00400c95
  40083c:	00400ce9 	.word	0x00400ce9
  400840:	00400cf9 	.word	0x00400cf9
  400844:	20183f01 	.word	0x20183f01
  400848:	400e0600 	.word	0x400e0600
  40084c:	00400d09 	.word	0x00400d09
  400850:	00400bf9 	.word	0x00400bf9
  400854:	00400c31 	.word	0x00400c31
  400858:	00401021 	.word	0x00401021

0040085c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40085c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400860:	b980      	cbnz	r0, 400884 <_read+0x28>
  400862:	460c      	mov	r4, r1
  400864:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400866:	2a00      	cmp	r2, #0
  400868:	dd0f      	ble.n	40088a <_read+0x2e>
  40086a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40086c:	4e08      	ldr	r6, [pc, #32]	; (400890 <_read+0x34>)
  40086e:	4d09      	ldr	r5, [pc, #36]	; (400894 <_read+0x38>)
  400870:	6830      	ldr	r0, [r6, #0]
  400872:	4621      	mov	r1, r4
  400874:	682b      	ldr	r3, [r5, #0]
  400876:	4798      	blx	r3
		ptr++;
  400878:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40087a:	42bc      	cmp	r4, r7
  40087c:	d1f8      	bne.n	400870 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40087e:	4640      	mov	r0, r8
  400880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400884:	f04f 38ff 	mov.w	r8, #4294967295
  400888:	e7f9      	b.n	40087e <_read+0x22>
	for (; len > 0; --len) {
  40088a:	4680      	mov	r8, r0
  40088c:	e7f7      	b.n	40087e <_read+0x22>
  40088e:	bf00      	nop
  400890:	20400bb0 	.word	0x20400bb0
  400894:	20400ba8 	.word	0x20400ba8

00400898 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400898:	3801      	subs	r0, #1
  40089a:	2802      	cmp	r0, #2
  40089c:	d815      	bhi.n	4008ca <_write+0x32>
{
  40089e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008a2:	460e      	mov	r6, r1
  4008a4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4008a6:	b19a      	cbz	r2, 4008d0 <_write+0x38>
  4008a8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4008aa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008e4 <_write+0x4c>
  4008ae:	4f0c      	ldr	r7, [pc, #48]	; (4008e0 <_write+0x48>)
  4008b0:	f8d8 0000 	ldr.w	r0, [r8]
  4008b4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008b8:	683b      	ldr	r3, [r7, #0]
  4008ba:	4798      	blx	r3
  4008bc:	2800      	cmp	r0, #0
  4008be:	db0a      	blt.n	4008d6 <_write+0x3e>
  4008c0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008c2:	3c01      	subs	r4, #1
  4008c4:	d1f4      	bne.n	4008b0 <_write+0x18>
  4008c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008ca:	f04f 30ff 	mov.w	r0, #4294967295
  4008ce:	4770      	bx	lr
	for (; len != 0; --len) {
  4008d0:	4610      	mov	r0, r2
  4008d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4008d6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4008da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008de:	bf00      	nop
  4008e0:	20400bac 	.word	0x20400bac
  4008e4:	20400bb0 	.word	0x20400bb0

004008e8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008ee:	4b5c      	ldr	r3, [pc, #368]	; (400a60 <board_init+0x178>)
  4008f0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4008f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008f6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008fa:	4b5a      	ldr	r3, [pc, #360]	; (400a64 <board_init+0x17c>)
  4008fc:	2200      	movs	r2, #0
  4008fe:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400902:	695a      	ldr	r2, [r3, #20]
  400904:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400908:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40090a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40090e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400912:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400916:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40091a:	f007 0007 	and.w	r0, r7, #7
  40091e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400920:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400924:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400928:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  40092c:	f3bf 8f4f 	dsb	sy
  400930:	f04f 34ff 	mov.w	r4, #4294967295
  400934:	fa04 fc00 	lsl.w	ip, r4, r0
  400938:	fa06 f000 	lsl.w	r0, r6, r0
  40093c:	fa04 f40e 	lsl.w	r4, r4, lr
  400940:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400944:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400946:	463a      	mov	r2, r7
  400948:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40094a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40094e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400952:	3a01      	subs	r2, #1
  400954:	4423      	add	r3, r4
  400956:	f1b2 3fff 	cmp.w	r2, #4294967295
  40095a:	d1f6      	bne.n	40094a <board_init+0x62>
        } while(sets--);
  40095c:	3e01      	subs	r6, #1
  40095e:	4460      	add	r0, ip
  400960:	f1b6 3fff 	cmp.w	r6, #4294967295
  400964:	d1ef      	bne.n	400946 <board_init+0x5e>
  400966:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40096a:	4b3e      	ldr	r3, [pc, #248]	; (400a64 <board_init+0x17c>)
  40096c:	695a      	ldr	r2, [r3, #20]
  40096e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400972:	615a      	str	r2, [r3, #20]
  400974:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400978:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40097c:	4a3a      	ldr	r2, [pc, #232]	; (400a68 <board_init+0x180>)
  40097e:	493b      	ldr	r1, [pc, #236]	; (400a6c <board_init+0x184>)
  400980:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400982:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400986:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400988:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40098c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400990:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400994:	f022 0201 	bic.w	r2, r2, #1
  400998:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40099c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4009a0:	f022 0201 	bic.w	r2, r2, #1
  4009a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4009a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009ac:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4009b0:	200a      	movs	r0, #10
  4009b2:	4c2f      	ldr	r4, [pc, #188]	; (400a70 <board_init+0x188>)
  4009b4:	47a0      	blx	r4
  4009b6:	200b      	movs	r0, #11
  4009b8:	47a0      	blx	r4
  4009ba:	200c      	movs	r0, #12
  4009bc:	47a0      	blx	r4
  4009be:	2010      	movs	r0, #16
  4009c0:	47a0      	blx	r4
  4009c2:	2011      	movs	r0, #17
  4009c4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009c6:	4b2b      	ldr	r3, [pc, #172]	; (400a74 <board_init+0x18c>)
  4009c8:	f44f 7280 	mov.w	r2, #256	; 0x100
  4009cc:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009d2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4009d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4009dc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009e2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009e8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4009ea:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4009ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4009f0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009f2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009f6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009f8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009fa:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009fe:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a00:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a04:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a08:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400a0c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a10:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a16:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a18:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a1e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a20:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a24:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a26:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a28:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a2c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a2e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a30:	4a11      	ldr	r2, [pc, #68]	; (400a78 <board_init+0x190>)
  400a32:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a36:	f043 0310 	orr.w	r3, r3, #16
  400a3a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a3e:	4b0f      	ldr	r3, [pc, #60]	; (400a7c <board_init+0x194>)
  400a40:	2210      	movs	r2, #16
  400a42:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a48:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a4a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400a50:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a52:	4311      	orrs	r1, r2
  400a54:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400a56:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a58:	4311      	orrs	r1, r2
  400a5a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a5c:	605a      	str	r2, [r3, #4]
  400a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a60:	400e1850 	.word	0x400e1850
  400a64:	e000ed00 	.word	0xe000ed00
  400a68:	400e0c00 	.word	0x400e0c00
  400a6c:	5a00080c 	.word	0x5a00080c
  400a70:	00400d19 	.word	0x00400d19
  400a74:	400e1200 	.word	0x400e1200
  400a78:	40088000 	.word	0x40088000
  400a7c:	400e1000 	.word	0x400e1000

00400a80 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a80:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a82:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a86:	d03a      	beq.n	400afe <pio_set_peripheral+0x7e>
  400a88:	d813      	bhi.n	400ab2 <pio_set_peripheral+0x32>
  400a8a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a8e:	d025      	beq.n	400adc <pio_set_peripheral+0x5c>
  400a90:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a94:	d10a      	bne.n	400aac <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a96:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a98:	4313      	orrs	r3, r2
  400a9a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a9c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a9e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aa0:	400b      	ands	r3, r1
  400aa2:	ea23 0302 	bic.w	r3, r3, r2
  400aa6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400aa8:	6042      	str	r2, [r0, #4]
  400aaa:	4770      	bx	lr
	switch (ul_type) {
  400aac:	2900      	cmp	r1, #0
  400aae:	d1fb      	bne.n	400aa8 <pio_set_peripheral+0x28>
  400ab0:	4770      	bx	lr
  400ab2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ab6:	d021      	beq.n	400afc <pio_set_peripheral+0x7c>
  400ab8:	d809      	bhi.n	400ace <pio_set_peripheral+0x4e>
  400aba:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400abe:	d1f3      	bne.n	400aa8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ac0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ac2:	4313      	orrs	r3, r2
  400ac4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ac6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ac8:	4313      	orrs	r3, r2
  400aca:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400acc:	e7ec      	b.n	400aa8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ace:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ad2:	d013      	beq.n	400afc <pio_set_peripheral+0x7c>
  400ad4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ad8:	d010      	beq.n	400afc <pio_set_peripheral+0x7c>
  400ada:	e7e5      	b.n	400aa8 <pio_set_peripheral+0x28>
{
  400adc:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ade:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ae0:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ae2:	43d3      	mvns	r3, r2
  400ae4:	4021      	ands	r1, r4
  400ae6:	461c      	mov	r4, r3
  400ae8:	4019      	ands	r1, r3
  400aea:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aee:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400af0:	400b      	ands	r3, r1
  400af2:	4023      	ands	r3, r4
  400af4:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400af6:	6042      	str	r2, [r0, #4]
}
  400af8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400afc:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400afe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b00:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b02:	400b      	ands	r3, r1
  400b04:	ea23 0302 	bic.w	r3, r3, r2
  400b08:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b0a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b0c:	4313      	orrs	r3, r2
  400b0e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b10:	e7ca      	b.n	400aa8 <pio_set_peripheral+0x28>

00400b12 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400b12:	b410      	push	{r4}
  400b14:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b16:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b18:	b94c      	cbnz	r4, 400b2e <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b1a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b1c:	b14b      	cbz	r3, 400b32 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400b1e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b20:	b94a      	cbnz	r2, 400b36 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400b22:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b24:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b26:	6001      	str	r1, [r0, #0]
}
  400b28:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b2c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b2e:	6641      	str	r1, [r0, #100]	; 0x64
  400b30:	e7f4      	b.n	400b1c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b32:	6541      	str	r1, [r0, #84]	; 0x54
  400b34:	e7f4      	b.n	400b20 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b36:	6301      	str	r1, [r0, #48]	; 0x30
  400b38:	e7f4      	b.n	400b24 <pio_set_output+0x12>

00400b3a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400b3a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400b3c:	4770      	bx	lr

00400b3e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400b3e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400b40:	4770      	bx	lr
	...

00400b44 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b48:	4604      	mov	r4, r0
  400b4a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b4c:	4b0e      	ldr	r3, [pc, #56]	; (400b88 <pio_handler_process+0x44>)
  400b4e:	4798      	blx	r3
  400b50:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400b52:	4620      	mov	r0, r4
  400b54:	4b0d      	ldr	r3, [pc, #52]	; (400b8c <pio_handler_process+0x48>)
  400b56:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400b58:	4005      	ands	r5, r0
  400b5a:	d013      	beq.n	400b84 <pio_handler_process+0x40>
  400b5c:	4c0c      	ldr	r4, [pc, #48]	; (400b90 <pio_handler_process+0x4c>)
  400b5e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400b62:	e003      	b.n	400b6c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400b64:	42b4      	cmp	r4, r6
  400b66:	d00d      	beq.n	400b84 <pio_handler_process+0x40>
  400b68:	3410      	adds	r4, #16
		while (status != 0) {
  400b6a:	b15d      	cbz	r5, 400b84 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400b6c:	6820      	ldr	r0, [r4, #0]
  400b6e:	4540      	cmp	r0, r8
  400b70:	d1f8      	bne.n	400b64 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b72:	6861      	ldr	r1, [r4, #4]
  400b74:	4229      	tst	r1, r5
  400b76:	d0f5      	beq.n	400b64 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400b78:	68e3      	ldr	r3, [r4, #12]
  400b7a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400b7c:	6863      	ldr	r3, [r4, #4]
  400b7e:	ea25 0503 	bic.w	r5, r5, r3
  400b82:	e7ef      	b.n	400b64 <pio_handler_process+0x20>
  400b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b88:	00400b3b 	.word	0x00400b3b
  400b8c:	00400b3f 	.word	0x00400b3f
  400b90:	20400a68 	.word	0x20400a68

00400b94 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b94:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b96:	210a      	movs	r1, #10
  400b98:	4801      	ldr	r0, [pc, #4]	; (400ba0 <PIOA_Handler+0xc>)
  400b9a:	4b02      	ldr	r3, [pc, #8]	; (400ba4 <PIOA_Handler+0x10>)
  400b9c:	4798      	blx	r3
  400b9e:	bd08      	pop	{r3, pc}
  400ba0:	400e0e00 	.word	0x400e0e00
  400ba4:	00400b45 	.word	0x00400b45

00400ba8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ba8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400baa:	210b      	movs	r1, #11
  400bac:	4801      	ldr	r0, [pc, #4]	; (400bb4 <PIOB_Handler+0xc>)
  400bae:	4b02      	ldr	r3, [pc, #8]	; (400bb8 <PIOB_Handler+0x10>)
  400bb0:	4798      	blx	r3
  400bb2:	bd08      	pop	{r3, pc}
  400bb4:	400e1000 	.word	0x400e1000
  400bb8:	00400b45 	.word	0x00400b45

00400bbc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400bbc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400bbe:	210c      	movs	r1, #12
  400bc0:	4801      	ldr	r0, [pc, #4]	; (400bc8 <PIOC_Handler+0xc>)
  400bc2:	4b02      	ldr	r3, [pc, #8]	; (400bcc <PIOC_Handler+0x10>)
  400bc4:	4798      	blx	r3
  400bc6:	bd08      	pop	{r3, pc}
  400bc8:	400e1200 	.word	0x400e1200
  400bcc:	00400b45 	.word	0x00400b45

00400bd0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400bd0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400bd2:	2110      	movs	r1, #16
  400bd4:	4801      	ldr	r0, [pc, #4]	; (400bdc <PIOD_Handler+0xc>)
  400bd6:	4b02      	ldr	r3, [pc, #8]	; (400be0 <PIOD_Handler+0x10>)
  400bd8:	4798      	blx	r3
  400bda:	bd08      	pop	{r3, pc}
  400bdc:	400e1400 	.word	0x400e1400
  400be0:	00400b45 	.word	0x00400b45

00400be4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400be4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400be6:	2111      	movs	r1, #17
  400be8:	4801      	ldr	r0, [pc, #4]	; (400bf0 <PIOE_Handler+0xc>)
  400bea:	4b02      	ldr	r3, [pc, #8]	; (400bf4 <PIOE_Handler+0x10>)
  400bec:	4798      	blx	r3
  400bee:	bd08      	pop	{r3, pc}
  400bf0:	400e1600 	.word	0x400e1600
  400bf4:	00400b45 	.word	0x00400b45

00400bf8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400bf8:	2803      	cmp	r0, #3
  400bfa:	d011      	beq.n	400c20 <pmc_mck_set_division+0x28>
  400bfc:	2804      	cmp	r0, #4
  400bfe:	d012      	beq.n	400c26 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400c00:	2802      	cmp	r0, #2
  400c02:	bf0c      	ite	eq
  400c04:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400c08:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400c0a:	4a08      	ldr	r2, [pc, #32]	; (400c2c <pmc_mck_set_division+0x34>)
  400c0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400c0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400c12:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400c14:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400c16:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c18:	f013 0f08 	tst.w	r3, #8
  400c1c:	d0fb      	beq.n	400c16 <pmc_mck_set_division+0x1e>
}
  400c1e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400c20:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400c24:	e7f1      	b.n	400c0a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400c26:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400c2a:	e7ee      	b.n	400c0a <pmc_mck_set_division+0x12>
  400c2c:	400e0600 	.word	0x400e0600

00400c30 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c30:	4a17      	ldr	r2, [pc, #92]	; (400c90 <pmc_switch_mck_to_pllack+0x60>)
  400c32:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400c38:	4318      	orrs	r0, r3
  400c3a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c3c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c3e:	f013 0f08 	tst.w	r3, #8
  400c42:	d10a      	bne.n	400c5a <pmc_switch_mck_to_pllack+0x2a>
  400c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c48:	4911      	ldr	r1, [pc, #68]	; (400c90 <pmc_switch_mck_to_pllack+0x60>)
  400c4a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400c4c:	f012 0f08 	tst.w	r2, #8
  400c50:	d103      	bne.n	400c5a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c52:	3b01      	subs	r3, #1
  400c54:	d1f9      	bne.n	400c4a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400c56:	2001      	movs	r0, #1
  400c58:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c5a:	4a0d      	ldr	r2, [pc, #52]	; (400c90 <pmc_switch_mck_to_pllack+0x60>)
  400c5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400c5e:	f023 0303 	bic.w	r3, r3, #3
  400c62:	f043 0302 	orr.w	r3, r3, #2
  400c66:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c68:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c6a:	f013 0f08 	tst.w	r3, #8
  400c6e:	d10a      	bne.n	400c86 <pmc_switch_mck_to_pllack+0x56>
  400c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c74:	4906      	ldr	r1, [pc, #24]	; (400c90 <pmc_switch_mck_to_pllack+0x60>)
  400c76:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400c78:	f012 0f08 	tst.w	r2, #8
  400c7c:	d105      	bne.n	400c8a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c7e:	3b01      	subs	r3, #1
  400c80:	d1f9      	bne.n	400c76 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400c82:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400c84:	4770      	bx	lr
	return 0;
  400c86:	2000      	movs	r0, #0
  400c88:	4770      	bx	lr
  400c8a:	2000      	movs	r0, #0
  400c8c:	4770      	bx	lr
  400c8e:	bf00      	nop
  400c90:	400e0600 	.word	0x400e0600

00400c94 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c94:	b9a0      	cbnz	r0, 400cc0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c96:	480e      	ldr	r0, [pc, #56]	; (400cd0 <pmc_switch_mainck_to_xtal+0x3c>)
  400c98:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c9a:	0209      	lsls	r1, r1, #8
  400c9c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c9e:	4a0d      	ldr	r2, [pc, #52]	; (400cd4 <pmc_switch_mainck_to_xtal+0x40>)
  400ca0:	401a      	ands	r2, r3
  400ca2:	4b0d      	ldr	r3, [pc, #52]	; (400cd8 <pmc_switch_mainck_to_xtal+0x44>)
  400ca4:	4313      	orrs	r3, r2
  400ca6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ca8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400caa:	4602      	mov	r2, r0
  400cac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cae:	f013 0f01 	tst.w	r3, #1
  400cb2:	d0fb      	beq.n	400cac <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400cb4:	4a06      	ldr	r2, [pc, #24]	; (400cd0 <pmc_switch_mainck_to_xtal+0x3c>)
  400cb6:	6a11      	ldr	r1, [r2, #32]
  400cb8:	4b08      	ldr	r3, [pc, #32]	; (400cdc <pmc_switch_mainck_to_xtal+0x48>)
  400cba:	430b      	orrs	r3, r1
  400cbc:	6213      	str	r3, [r2, #32]
  400cbe:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cc0:	4903      	ldr	r1, [pc, #12]	; (400cd0 <pmc_switch_mainck_to_xtal+0x3c>)
  400cc2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cc4:	4a06      	ldr	r2, [pc, #24]	; (400ce0 <pmc_switch_mainck_to_xtal+0x4c>)
  400cc6:	401a      	ands	r2, r3
  400cc8:	4b06      	ldr	r3, [pc, #24]	; (400ce4 <pmc_switch_mainck_to_xtal+0x50>)
  400cca:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ccc:	620b      	str	r3, [r1, #32]
  400cce:	4770      	bx	lr
  400cd0:	400e0600 	.word	0x400e0600
  400cd4:	ffc8fffc 	.word	0xffc8fffc
  400cd8:	00370001 	.word	0x00370001
  400cdc:	01370000 	.word	0x01370000
  400ce0:	fec8fffc 	.word	0xfec8fffc
  400ce4:	01370002 	.word	0x01370002

00400ce8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ce8:	4b02      	ldr	r3, [pc, #8]	; (400cf4 <pmc_osc_is_ready_mainck+0xc>)
  400cea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400cec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400cf0:	4770      	bx	lr
  400cf2:	bf00      	nop
  400cf4:	400e0600 	.word	0x400e0600

00400cf8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cf8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cfc:	4b01      	ldr	r3, [pc, #4]	; (400d04 <pmc_disable_pllack+0xc>)
  400cfe:	629a      	str	r2, [r3, #40]	; 0x28
  400d00:	4770      	bx	lr
  400d02:	bf00      	nop
  400d04:	400e0600 	.word	0x400e0600

00400d08 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d08:	4b02      	ldr	r3, [pc, #8]	; (400d14 <pmc_is_locked_pllack+0xc>)
  400d0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400d0c:	f000 0002 	and.w	r0, r0, #2
  400d10:	4770      	bx	lr
  400d12:	bf00      	nop
  400d14:	400e0600 	.word	0x400e0600

00400d18 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400d18:	283f      	cmp	r0, #63	; 0x3f
  400d1a:	d81e      	bhi.n	400d5a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400d1c:	281f      	cmp	r0, #31
  400d1e:	d80c      	bhi.n	400d3a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d20:	4b11      	ldr	r3, [pc, #68]	; (400d68 <pmc_enable_periph_clk+0x50>)
  400d22:	699a      	ldr	r2, [r3, #24]
  400d24:	2301      	movs	r3, #1
  400d26:	4083      	lsls	r3, r0
  400d28:	4393      	bics	r3, r2
  400d2a:	d018      	beq.n	400d5e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d2c:	2301      	movs	r3, #1
  400d2e:	fa03 f000 	lsl.w	r0, r3, r0
  400d32:	4b0d      	ldr	r3, [pc, #52]	; (400d68 <pmc_enable_periph_clk+0x50>)
  400d34:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400d36:	2000      	movs	r0, #0
  400d38:	4770      	bx	lr
		ul_id -= 32;
  400d3a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d3c:	4b0a      	ldr	r3, [pc, #40]	; (400d68 <pmc_enable_periph_clk+0x50>)
  400d3e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d42:	2301      	movs	r3, #1
  400d44:	4083      	lsls	r3, r0
  400d46:	4393      	bics	r3, r2
  400d48:	d00b      	beq.n	400d62 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d4a:	2301      	movs	r3, #1
  400d4c:	fa03 f000 	lsl.w	r0, r3, r0
  400d50:	4b05      	ldr	r3, [pc, #20]	; (400d68 <pmc_enable_periph_clk+0x50>)
  400d52:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400d56:	2000      	movs	r0, #0
  400d58:	4770      	bx	lr
		return 1;
  400d5a:	2001      	movs	r0, #1
  400d5c:	4770      	bx	lr
	return 0;
  400d5e:	2000      	movs	r0, #0
  400d60:	4770      	bx	lr
  400d62:	2000      	movs	r0, #0
}
  400d64:	4770      	bx	lr
  400d66:	bf00      	nop
  400d68:	400e0600 	.word	0x400e0600

00400d6c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400d6c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d6e:	0189      	lsls	r1, r1, #6
  400d70:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400d72:	2402      	movs	r4, #2
  400d74:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400d76:	f04f 31ff 	mov.w	r1, #4294967295
  400d7a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400d7c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400d7e:	605a      	str	r2, [r3, #4]
}
  400d80:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d84:	4770      	bx	lr

00400d86 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400d86:	0189      	lsls	r1, r1, #6
  400d88:	2305      	movs	r3, #5
  400d8a:	5043      	str	r3, [r0, r1]
  400d8c:	4770      	bx	lr

00400d8e <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400d8e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400d92:	614a      	str	r2, [r1, #20]
  400d94:	4770      	bx	lr

00400d96 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400d96:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400d9a:	61ca      	str	r2, [r1, #28]
  400d9c:	4770      	bx	lr

00400d9e <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d9e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400da2:	624a      	str	r2, [r1, #36]	; 0x24
  400da4:	4770      	bx	lr

00400da6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400da6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400daa:	6a08      	ldr	r0, [r1, #32]
}
  400dac:	4770      	bx	lr

00400dae <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400dae:	b4f0      	push	{r4, r5, r6, r7}
  400db0:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400db2:	2402      	movs	r4, #2
  400db4:	9401      	str	r4, [sp, #4]
  400db6:	2408      	movs	r4, #8
  400db8:	9402      	str	r4, [sp, #8]
  400dba:	2420      	movs	r4, #32
  400dbc:	9403      	str	r4, [sp, #12]
  400dbe:	2480      	movs	r4, #128	; 0x80
  400dc0:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400dc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400dc4:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400dc6:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400dc8:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400dcc:	d814      	bhi.n	400df8 <tc_find_mck_divisor+0x4a>
  400dce:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400dd0:	42a0      	cmp	r0, r4
  400dd2:	d217      	bcs.n	400e04 <tc_find_mck_divisor+0x56>
  400dd4:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400dd6:	af01      	add	r7, sp, #4
  400dd8:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400ddc:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400de0:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400de2:	4284      	cmp	r4, r0
  400de4:	d30a      	bcc.n	400dfc <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400de6:	4286      	cmp	r6, r0
  400de8:	d90d      	bls.n	400e06 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400dea:	3501      	adds	r5, #1
	for (ul_index = 0;
  400dec:	2d05      	cmp	r5, #5
  400dee:	d1f3      	bne.n	400dd8 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400df0:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400df2:	b006      	add	sp, #24
  400df4:	bcf0      	pop	{r4, r5, r6, r7}
  400df6:	4770      	bx	lr
			return 0;
  400df8:	2000      	movs	r0, #0
  400dfa:	e7fa      	b.n	400df2 <tc_find_mck_divisor+0x44>
  400dfc:	2000      	movs	r0, #0
  400dfe:	e7f8      	b.n	400df2 <tc_find_mck_divisor+0x44>
	return 1;
  400e00:	2001      	movs	r0, #1
  400e02:	e7f6      	b.n	400df2 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400e04:	2500      	movs	r5, #0
	if (p_uldiv) {
  400e06:	b12a      	cbz	r2, 400e14 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400e08:	a906      	add	r1, sp, #24
  400e0a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400e0e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400e12:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400e14:	2b00      	cmp	r3, #0
  400e16:	d0f3      	beq.n	400e00 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400e18:	601d      	str	r5, [r3, #0]
	return 1;
  400e1a:	2001      	movs	r0, #1
  400e1c:	e7e9      	b.n	400df2 <tc_find_mck_divisor+0x44>

00400e1e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400e1e:	6943      	ldr	r3, [r0, #20]
  400e20:	f013 0f02 	tst.w	r3, #2
  400e24:	d002      	beq.n	400e2c <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400e26:	61c1      	str	r1, [r0, #28]
	return 0;
  400e28:	2000      	movs	r0, #0
  400e2a:	4770      	bx	lr
		return 1;
  400e2c:	2001      	movs	r0, #1
}
  400e2e:	4770      	bx	lr

00400e30 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400e30:	6943      	ldr	r3, [r0, #20]
  400e32:	f013 0f01 	tst.w	r3, #1
  400e36:	d003      	beq.n	400e40 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e38:	6983      	ldr	r3, [r0, #24]
  400e3a:	700b      	strb	r3, [r1, #0]
	return 0;
  400e3c:	2000      	movs	r0, #0
  400e3e:	4770      	bx	lr
		return 1;
  400e40:	2001      	movs	r0, #1
}
  400e42:	4770      	bx	lr

00400e44 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400e44:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400e46:	010b      	lsls	r3, r1, #4
  400e48:	4293      	cmp	r3, r2
  400e4a:	d914      	bls.n	400e76 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e4c:	00c9      	lsls	r1, r1, #3
  400e4e:	084b      	lsrs	r3, r1, #1
  400e50:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400e54:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400e58:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e5a:	1e5c      	subs	r4, r3, #1
  400e5c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400e60:	428c      	cmp	r4, r1
  400e62:	d901      	bls.n	400e68 <usart_set_async_baudrate+0x24>
		return 1;
  400e64:	2001      	movs	r0, #1
  400e66:	e017      	b.n	400e98 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400e68:	6841      	ldr	r1, [r0, #4]
  400e6a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400e6e:	6041      	str	r1, [r0, #4]
  400e70:	e00c      	b.n	400e8c <usart_set_async_baudrate+0x48>
		return 1;
  400e72:	2001      	movs	r0, #1
  400e74:	e010      	b.n	400e98 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e76:	0859      	lsrs	r1, r3, #1
  400e78:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400e7c:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400e80:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e82:	1e5c      	subs	r4, r3, #1
  400e84:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400e88:	428c      	cmp	r4, r1
  400e8a:	d8f2      	bhi.n	400e72 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e8c:	0412      	lsls	r2, r2, #16
  400e8e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400e92:	431a      	orrs	r2, r3
  400e94:	6202      	str	r2, [r0, #32]

	return 0;
  400e96:	2000      	movs	r0, #0
}
  400e98:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e9c:	4770      	bx	lr
	...

00400ea0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400ea0:	4b08      	ldr	r3, [pc, #32]	; (400ec4 <usart_reset+0x24>)
  400ea2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400ea6:	2300      	movs	r3, #0
  400ea8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400eaa:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400eac:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400eae:	2388      	movs	r3, #136	; 0x88
  400eb0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400eb2:	2324      	movs	r3, #36	; 0x24
  400eb4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
  400eba:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400ebc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400ec0:	6003      	str	r3, [r0, #0]
  400ec2:	4770      	bx	lr
  400ec4:	55534100 	.word	0x55534100

00400ec8 <usart_init_rs232>:
{
  400ec8:	b570      	push	{r4, r5, r6, lr}
  400eca:	4605      	mov	r5, r0
  400ecc:	460c      	mov	r4, r1
  400ece:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400ed0:	4b0f      	ldr	r3, [pc, #60]	; (400f10 <usart_init_rs232+0x48>)
  400ed2:	4798      	blx	r3
	ul_reg_val = 0;
  400ed4:	2200      	movs	r2, #0
  400ed6:	4b0f      	ldr	r3, [pc, #60]	; (400f14 <usart_init_rs232+0x4c>)
  400ed8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400eda:	b1a4      	cbz	r4, 400f06 <usart_init_rs232+0x3e>
  400edc:	4632      	mov	r2, r6
  400ede:	6821      	ldr	r1, [r4, #0]
  400ee0:	4628      	mov	r0, r5
  400ee2:	4b0d      	ldr	r3, [pc, #52]	; (400f18 <usart_init_rs232+0x50>)
  400ee4:	4798      	blx	r3
  400ee6:	4602      	mov	r2, r0
  400ee8:	b978      	cbnz	r0, 400f0a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400eea:	6863      	ldr	r3, [r4, #4]
  400eec:	68a1      	ldr	r1, [r4, #8]
  400eee:	430b      	orrs	r3, r1
  400ef0:	6921      	ldr	r1, [r4, #16]
  400ef2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ef4:	68e1      	ldr	r1, [r4, #12]
  400ef6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ef8:	4906      	ldr	r1, [pc, #24]	; (400f14 <usart_init_rs232+0x4c>)
  400efa:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400efc:	6869      	ldr	r1, [r5, #4]
  400efe:	430b      	orrs	r3, r1
  400f00:	606b      	str	r3, [r5, #4]
}
  400f02:	4610      	mov	r0, r2
  400f04:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400f06:	2201      	movs	r2, #1
  400f08:	e7fb      	b.n	400f02 <usart_init_rs232+0x3a>
  400f0a:	2201      	movs	r2, #1
  400f0c:	e7f9      	b.n	400f02 <usart_init_rs232+0x3a>
  400f0e:	bf00      	nop
  400f10:	00400ea1 	.word	0x00400ea1
  400f14:	20400ad8 	.word	0x20400ad8
  400f18:	00400e45 	.word	0x00400e45

00400f1c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400f1c:	2340      	movs	r3, #64	; 0x40
  400f1e:	6003      	str	r3, [r0, #0]
  400f20:	4770      	bx	lr

00400f22 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400f22:	2310      	movs	r3, #16
  400f24:	6003      	str	r3, [r0, #0]
  400f26:	4770      	bx	lr

00400f28 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400f28:	6943      	ldr	r3, [r0, #20]
  400f2a:	f013 0f02 	tst.w	r3, #2
  400f2e:	d004      	beq.n	400f3a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400f30:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400f34:	61c1      	str	r1, [r0, #28]
	return 0;
  400f36:	2000      	movs	r0, #0
  400f38:	4770      	bx	lr
		return 1;
  400f3a:	2001      	movs	r0, #1
}
  400f3c:	4770      	bx	lr

00400f3e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400f3e:	6943      	ldr	r3, [r0, #20]
  400f40:	f013 0f01 	tst.w	r3, #1
  400f44:	d005      	beq.n	400f52 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400f46:	6983      	ldr	r3, [r0, #24]
  400f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400f4c:	600b      	str	r3, [r1, #0]
	return 0;
  400f4e:	2000      	movs	r0, #0
  400f50:	4770      	bx	lr
		return 1;
  400f52:	2001      	movs	r0, #1
}
  400f54:	4770      	bx	lr

00400f56 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f56:	e7fe      	b.n	400f56 <Dummy_Handler>

00400f58 <Reset_Handler>:
{
  400f58:	b500      	push	{lr}
  400f5a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f5c:	4b25      	ldr	r3, [pc, #148]	; (400ff4 <Reset_Handler+0x9c>)
  400f5e:	4a26      	ldr	r2, [pc, #152]	; (400ff8 <Reset_Handler+0xa0>)
  400f60:	429a      	cmp	r2, r3
  400f62:	d010      	beq.n	400f86 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f64:	4b25      	ldr	r3, [pc, #148]	; (400ffc <Reset_Handler+0xa4>)
  400f66:	4a23      	ldr	r2, [pc, #140]	; (400ff4 <Reset_Handler+0x9c>)
  400f68:	429a      	cmp	r2, r3
  400f6a:	d20c      	bcs.n	400f86 <Reset_Handler+0x2e>
  400f6c:	3b01      	subs	r3, #1
  400f6e:	1a9b      	subs	r3, r3, r2
  400f70:	f023 0303 	bic.w	r3, r3, #3
  400f74:	3304      	adds	r3, #4
  400f76:	4413      	add	r3, r2
  400f78:	491f      	ldr	r1, [pc, #124]	; (400ff8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f7a:	f851 0b04 	ldr.w	r0, [r1], #4
  400f7e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f82:	429a      	cmp	r2, r3
  400f84:	d1f9      	bne.n	400f7a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f86:	4b1e      	ldr	r3, [pc, #120]	; (401000 <Reset_Handler+0xa8>)
  400f88:	4a1e      	ldr	r2, [pc, #120]	; (401004 <Reset_Handler+0xac>)
  400f8a:	429a      	cmp	r2, r3
  400f8c:	d20a      	bcs.n	400fa4 <Reset_Handler+0x4c>
  400f8e:	3b01      	subs	r3, #1
  400f90:	1a9b      	subs	r3, r3, r2
  400f92:	f023 0303 	bic.w	r3, r3, #3
  400f96:	3304      	adds	r3, #4
  400f98:	4413      	add	r3, r2
                *pDest++ = 0;
  400f9a:	2100      	movs	r1, #0
  400f9c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400fa0:	4293      	cmp	r3, r2
  400fa2:	d1fb      	bne.n	400f9c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fa4:	4a18      	ldr	r2, [pc, #96]	; (401008 <Reset_Handler+0xb0>)
  400fa6:	4b19      	ldr	r3, [pc, #100]	; (40100c <Reset_Handler+0xb4>)
  400fa8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fac:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fae:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fb2:	fab3 f383 	clz	r3, r3
  400fb6:	095b      	lsrs	r3, r3, #5
  400fb8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400fba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400fbc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fc0:	2200      	movs	r2, #0
  400fc2:	4b13      	ldr	r3, [pc, #76]	; (401010 <Reset_Handler+0xb8>)
  400fc4:	701a      	strb	r2, [r3, #0]
	return flags;
  400fc6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400fc8:	4a12      	ldr	r2, [pc, #72]	; (401014 <Reset_Handler+0xbc>)
  400fca:	6813      	ldr	r3, [r2, #0]
  400fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400fd0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400fd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400fd6:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400fda:	b129      	cbz	r1, 400fe8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400fdc:	2201      	movs	r2, #1
  400fde:	4b0c      	ldr	r3, [pc, #48]	; (401010 <Reset_Handler+0xb8>)
  400fe0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400fe2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fe6:	b662      	cpsie	i
        __libc_init_array();
  400fe8:	4b0b      	ldr	r3, [pc, #44]	; (401018 <Reset_Handler+0xc0>)
  400fea:	4798      	blx	r3
        main();
  400fec:	4b0b      	ldr	r3, [pc, #44]	; (40101c <Reset_Handler+0xc4>)
  400fee:	4798      	blx	r3
  400ff0:	e7fe      	b.n	400ff0 <Reset_Handler+0x98>
  400ff2:	bf00      	nop
  400ff4:	20400000 	.word	0x20400000
  400ff8:	004071dc 	.word	0x004071dc
  400ffc:	204009c0 	.word	0x204009c0
  401000:	20400bdc 	.word	0x20400bdc
  401004:	204009c0 	.word	0x204009c0
  401008:	e000ed00 	.word	0xe000ed00
  40100c:	00400000 	.word	0x00400000
  401010:	2040000a 	.word	0x2040000a
  401014:	e000ed88 	.word	0xe000ed88
  401018:	00401f19 	.word	0x00401f19
  40101c:	004014ad 	.word	0x004014ad

00401020 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401020:	4b3b      	ldr	r3, [pc, #236]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401024:	f003 0303 	and.w	r3, r3, #3
  401028:	2b01      	cmp	r3, #1
  40102a:	d01d      	beq.n	401068 <SystemCoreClockUpdate+0x48>
  40102c:	b183      	cbz	r3, 401050 <SystemCoreClockUpdate+0x30>
  40102e:	2b02      	cmp	r3, #2
  401030:	d036      	beq.n	4010a0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401032:	4b37      	ldr	r3, [pc, #220]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401036:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40103a:	2b70      	cmp	r3, #112	; 0x70
  40103c:	d05f      	beq.n	4010fe <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40103e:	4b34      	ldr	r3, [pc, #208]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401040:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401042:	4934      	ldr	r1, [pc, #208]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401044:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401048:	680b      	ldr	r3, [r1, #0]
  40104a:	40d3      	lsrs	r3, r2
  40104c:	600b      	str	r3, [r1, #0]
  40104e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401050:	4b31      	ldr	r3, [pc, #196]	; (401118 <SystemCoreClockUpdate+0xf8>)
  401052:	695b      	ldr	r3, [r3, #20]
  401054:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401058:	bf14      	ite	ne
  40105a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40105e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401062:	4b2c      	ldr	r3, [pc, #176]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401064:	601a      	str	r2, [r3, #0]
  401066:	e7e4      	b.n	401032 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401068:	4b29      	ldr	r3, [pc, #164]	; (401110 <SystemCoreClockUpdate+0xf0>)
  40106a:	6a1b      	ldr	r3, [r3, #32]
  40106c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401070:	d003      	beq.n	40107a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401072:	4a2a      	ldr	r2, [pc, #168]	; (40111c <SystemCoreClockUpdate+0xfc>)
  401074:	4b27      	ldr	r3, [pc, #156]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401076:	601a      	str	r2, [r3, #0]
  401078:	e7db      	b.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40107a:	4a29      	ldr	r2, [pc, #164]	; (401120 <SystemCoreClockUpdate+0x100>)
  40107c:	4b25      	ldr	r3, [pc, #148]	; (401114 <SystemCoreClockUpdate+0xf4>)
  40107e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401080:	4b23      	ldr	r3, [pc, #140]	; (401110 <SystemCoreClockUpdate+0xf0>)
  401082:	6a1b      	ldr	r3, [r3, #32]
  401084:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401088:	2b10      	cmp	r3, #16
  40108a:	d005      	beq.n	401098 <SystemCoreClockUpdate+0x78>
  40108c:	2b20      	cmp	r3, #32
  40108e:	d1d0      	bne.n	401032 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401090:	4a22      	ldr	r2, [pc, #136]	; (40111c <SystemCoreClockUpdate+0xfc>)
  401092:	4b20      	ldr	r3, [pc, #128]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401094:	601a      	str	r2, [r3, #0]
          break;
  401096:	e7cc      	b.n	401032 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401098:	4a22      	ldr	r2, [pc, #136]	; (401124 <SystemCoreClockUpdate+0x104>)
  40109a:	4b1e      	ldr	r3, [pc, #120]	; (401114 <SystemCoreClockUpdate+0xf4>)
  40109c:	601a      	str	r2, [r3, #0]
          break;
  40109e:	e7c8      	b.n	401032 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010a0:	4b1b      	ldr	r3, [pc, #108]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010a2:	6a1b      	ldr	r3, [r3, #32]
  4010a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010a8:	d016      	beq.n	4010d8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010aa:	4a1c      	ldr	r2, [pc, #112]	; (40111c <SystemCoreClockUpdate+0xfc>)
  4010ac:	4b19      	ldr	r3, [pc, #100]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010ae:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4010b0:	4b17      	ldr	r3, [pc, #92]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010b4:	f003 0303 	and.w	r3, r3, #3
  4010b8:	2b02      	cmp	r3, #2
  4010ba:	d1ba      	bne.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010bc:	4a14      	ldr	r2, [pc, #80]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010be:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4010c2:	4814      	ldr	r0, [pc, #80]	; (401114 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010c4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4010c8:	6803      	ldr	r3, [r0, #0]
  4010ca:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010ce:	b2d2      	uxtb	r2, r2
  4010d0:	fbb3 f3f2 	udiv	r3, r3, r2
  4010d4:	6003      	str	r3, [r0, #0]
  4010d6:	e7ac      	b.n	401032 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010d8:	4a11      	ldr	r2, [pc, #68]	; (401120 <SystemCoreClockUpdate+0x100>)
  4010da:	4b0e      	ldr	r3, [pc, #56]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010dc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010de:	4b0c      	ldr	r3, [pc, #48]	; (401110 <SystemCoreClockUpdate+0xf0>)
  4010e0:	6a1b      	ldr	r3, [r3, #32]
  4010e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010e6:	2b10      	cmp	r3, #16
  4010e8:	d005      	beq.n	4010f6 <SystemCoreClockUpdate+0xd6>
  4010ea:	2b20      	cmp	r3, #32
  4010ec:	d1e0      	bne.n	4010b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4010ee:	4a0b      	ldr	r2, [pc, #44]	; (40111c <SystemCoreClockUpdate+0xfc>)
  4010f0:	4b08      	ldr	r3, [pc, #32]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010f2:	601a      	str	r2, [r3, #0]
          break;
  4010f4:	e7dc      	b.n	4010b0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4010f6:	4a0b      	ldr	r2, [pc, #44]	; (401124 <SystemCoreClockUpdate+0x104>)
  4010f8:	4b06      	ldr	r3, [pc, #24]	; (401114 <SystemCoreClockUpdate+0xf4>)
  4010fa:	601a      	str	r2, [r3, #0]
          break;
  4010fc:	e7d8      	b.n	4010b0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4010fe:	4a05      	ldr	r2, [pc, #20]	; (401114 <SystemCoreClockUpdate+0xf4>)
  401100:	6813      	ldr	r3, [r2, #0]
  401102:	4909      	ldr	r1, [pc, #36]	; (401128 <SystemCoreClockUpdate+0x108>)
  401104:	fba1 1303 	umull	r1, r3, r1, r3
  401108:	085b      	lsrs	r3, r3, #1
  40110a:	6013      	str	r3, [r2, #0]
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop
  401110:	400e0600 	.word	0x400e0600
  401114:	2040000c 	.word	0x2040000c
  401118:	400e1810 	.word	0x400e1810
  40111c:	00b71b00 	.word	0x00b71b00
  401120:	003d0900 	.word	0x003d0900
  401124:	007a1200 	.word	0x007a1200
  401128:	aaaaaaab 	.word	0xaaaaaaab

0040112c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40112c:	4b12      	ldr	r3, [pc, #72]	; (401178 <system_init_flash+0x4c>)
  40112e:	4298      	cmp	r0, r3
  401130:	d911      	bls.n	401156 <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401132:	4b12      	ldr	r3, [pc, #72]	; (40117c <system_init_flash+0x50>)
  401134:	4298      	cmp	r0, r3
  401136:	d913      	bls.n	401160 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401138:	4b11      	ldr	r3, [pc, #68]	; (401180 <system_init_flash+0x54>)
  40113a:	4298      	cmp	r0, r3
  40113c:	d914      	bls.n	401168 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40113e:	4b11      	ldr	r3, [pc, #68]	; (401184 <system_init_flash+0x58>)
  401140:	4298      	cmp	r0, r3
  401142:	d915      	bls.n	401170 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401144:	4b10      	ldr	r3, [pc, #64]	; (401188 <system_init_flash+0x5c>)
  401146:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401148:	bf94      	ite	ls
  40114a:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40114e:	4a0f      	ldrhi	r2, [pc, #60]	; (40118c <system_init_flash+0x60>)
  401150:	4b0f      	ldr	r3, [pc, #60]	; (401190 <system_init_flash+0x64>)
  401152:	601a      	str	r2, [r3, #0]
  401154:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401156:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40115a:	4b0d      	ldr	r3, [pc, #52]	; (401190 <system_init_flash+0x64>)
  40115c:	601a      	str	r2, [r3, #0]
  40115e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401160:	4a0c      	ldr	r2, [pc, #48]	; (401194 <system_init_flash+0x68>)
  401162:	4b0b      	ldr	r3, [pc, #44]	; (401190 <system_init_flash+0x64>)
  401164:	601a      	str	r2, [r3, #0]
  401166:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401168:	4a0b      	ldr	r2, [pc, #44]	; (401198 <system_init_flash+0x6c>)
  40116a:	4b09      	ldr	r3, [pc, #36]	; (401190 <system_init_flash+0x64>)
  40116c:	601a      	str	r2, [r3, #0]
  40116e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401170:	4a0a      	ldr	r2, [pc, #40]	; (40119c <system_init_flash+0x70>)
  401172:	4b07      	ldr	r3, [pc, #28]	; (401190 <system_init_flash+0x64>)
  401174:	601a      	str	r2, [r3, #0]
  401176:	4770      	bx	lr
  401178:	01312cff 	.word	0x01312cff
  40117c:	026259ff 	.word	0x026259ff
  401180:	039386ff 	.word	0x039386ff
  401184:	04c4b3ff 	.word	0x04c4b3ff
  401188:	05f5e0ff 	.word	0x05f5e0ff
  40118c:	04000500 	.word	0x04000500
  401190:	400e0c00 	.word	0x400e0c00
  401194:	04000100 	.word	0x04000100
  401198:	04000200 	.word	0x04000200
  40119c:	04000300 	.word	0x04000300

004011a0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4011a0:	4b0a      	ldr	r3, [pc, #40]	; (4011cc <_sbrk+0x2c>)
  4011a2:	681b      	ldr	r3, [r3, #0]
  4011a4:	b153      	cbz	r3, 4011bc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4011a6:	4b09      	ldr	r3, [pc, #36]	; (4011cc <_sbrk+0x2c>)
  4011a8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4011aa:	181a      	adds	r2, r3, r0
  4011ac:	4908      	ldr	r1, [pc, #32]	; (4011d0 <_sbrk+0x30>)
  4011ae:	4291      	cmp	r1, r2
  4011b0:	db08      	blt.n	4011c4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4011b2:	4610      	mov	r0, r2
  4011b4:	4a05      	ldr	r2, [pc, #20]	; (4011cc <_sbrk+0x2c>)
  4011b6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011b8:	4618      	mov	r0, r3
  4011ba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4011bc:	4a05      	ldr	r2, [pc, #20]	; (4011d4 <_sbrk+0x34>)
  4011be:	4b03      	ldr	r3, [pc, #12]	; (4011cc <_sbrk+0x2c>)
  4011c0:	601a      	str	r2, [r3, #0]
  4011c2:	e7f0      	b.n	4011a6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4011c4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4011c8:	4770      	bx	lr
  4011ca:	bf00      	nop
  4011cc:	20400adc 	.word	0x20400adc
  4011d0:	2045fffc 	.word	0x2045fffc
  4011d4:	20402de0 	.word	0x20402de0

004011d8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4011d8:	f04f 30ff 	mov.w	r0, #4294967295
  4011dc:	4770      	bx	lr

004011de <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4011de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4011e2:	604b      	str	r3, [r1, #4]

	return 0;
}
  4011e4:	2000      	movs	r0, #0
  4011e6:	4770      	bx	lr

004011e8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4011e8:	2001      	movs	r0, #1
  4011ea:	4770      	bx	lr

004011ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4011ec:	2000      	movs	r0, #0
  4011ee:	4770      	bx	lr

004011f0 <AFEC_Temp_callback>:

}


static void AFEC_Temp_callback(void)
{
  4011f0:	b510      	push	{r4, lr}
	afec->AFEC_CSELR = afec_ch;
  4011f2:	4b06      	ldr	r3, [pc, #24]	; (40120c <AFEC_Temp_callback+0x1c>)
  4011f4:	2401      	movs	r4, #1
  4011f6:	665c      	str	r4, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4011f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4011fa:	4b05      	ldr	r3, [pc, #20]	; (401210 <AFEC_Temp_callback+0x20>)
  4011fc:	601a      	str	r2, [r3, #0]
	printf("Entrou \n");
  4011fe:	4805      	ldr	r0, [pc, #20]	; (401214 <AFEC_Temp_callback+0x24>)
  401200:	4b05      	ldr	r3, [pc, #20]	; (401218 <AFEC_Temp_callback+0x28>)
  401202:	4798      	blx	r3
	is_conversion_done = true;
  401204:	4b05      	ldr	r3, [pc, #20]	; (40121c <AFEC_Temp_callback+0x2c>)
  401206:	701c      	strb	r4, [r3, #0]
  401208:	bd10      	pop	{r4, pc}
  40120a:	bf00      	nop
  40120c:	4003c000 	.word	0x4003c000
  401210:	20400ae0 	.word	0x20400ae0
  401214:	00406e90 	.word	0x00406e90
  401218:	004021fd 	.word	0x004021fd
  40121c:	20400ae4 	.word	0x20400ae4

00401220 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401220:	b5f0      	push	{r4, r5, r6, r7, lr}
  401222:	b083      	sub	sp, #12
  401224:	4605      	mov	r5, r0
  401226:	460c      	mov	r4, r1
	uint32_t val = 0;
  401228:	2300      	movs	r3, #0
  40122a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40122c:	4b2a      	ldr	r3, [pc, #168]	; (4012d8 <usart_serial_getchar+0xb8>)
  40122e:	4298      	cmp	r0, r3
  401230:	d013      	beq.n	40125a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401232:	4b2a      	ldr	r3, [pc, #168]	; (4012dc <usart_serial_getchar+0xbc>)
  401234:	4298      	cmp	r0, r3
  401236:	d018      	beq.n	40126a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401238:	4b29      	ldr	r3, [pc, #164]	; (4012e0 <usart_serial_getchar+0xc0>)
  40123a:	4298      	cmp	r0, r3
  40123c:	d01d      	beq.n	40127a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40123e:	4b29      	ldr	r3, [pc, #164]	; (4012e4 <usart_serial_getchar+0xc4>)
  401240:	429d      	cmp	r5, r3
  401242:	d022      	beq.n	40128a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401244:	4b28      	ldr	r3, [pc, #160]	; (4012e8 <usart_serial_getchar+0xc8>)
  401246:	429d      	cmp	r5, r3
  401248:	d027      	beq.n	40129a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40124a:	4b28      	ldr	r3, [pc, #160]	; (4012ec <usart_serial_getchar+0xcc>)
  40124c:	429d      	cmp	r5, r3
  40124e:	d02e      	beq.n	4012ae <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401250:	4b27      	ldr	r3, [pc, #156]	; (4012f0 <usart_serial_getchar+0xd0>)
  401252:	429d      	cmp	r5, r3
  401254:	d035      	beq.n	4012c2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401256:	b003      	add	sp, #12
  401258:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40125a:	461f      	mov	r7, r3
  40125c:	4e25      	ldr	r6, [pc, #148]	; (4012f4 <usart_serial_getchar+0xd4>)
  40125e:	4621      	mov	r1, r4
  401260:	4638      	mov	r0, r7
  401262:	47b0      	blx	r6
  401264:	2800      	cmp	r0, #0
  401266:	d1fa      	bne.n	40125e <usart_serial_getchar+0x3e>
  401268:	e7e9      	b.n	40123e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40126a:	461f      	mov	r7, r3
  40126c:	4e21      	ldr	r6, [pc, #132]	; (4012f4 <usart_serial_getchar+0xd4>)
  40126e:	4621      	mov	r1, r4
  401270:	4638      	mov	r0, r7
  401272:	47b0      	blx	r6
  401274:	2800      	cmp	r0, #0
  401276:	d1fa      	bne.n	40126e <usart_serial_getchar+0x4e>
  401278:	e7e4      	b.n	401244 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40127a:	461f      	mov	r7, r3
  40127c:	4e1d      	ldr	r6, [pc, #116]	; (4012f4 <usart_serial_getchar+0xd4>)
  40127e:	4621      	mov	r1, r4
  401280:	4638      	mov	r0, r7
  401282:	47b0      	blx	r6
  401284:	2800      	cmp	r0, #0
  401286:	d1fa      	bne.n	40127e <usart_serial_getchar+0x5e>
  401288:	e7df      	b.n	40124a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40128a:	461f      	mov	r7, r3
  40128c:	4e19      	ldr	r6, [pc, #100]	; (4012f4 <usart_serial_getchar+0xd4>)
  40128e:	4621      	mov	r1, r4
  401290:	4638      	mov	r0, r7
  401292:	47b0      	blx	r6
  401294:	2800      	cmp	r0, #0
  401296:	d1fa      	bne.n	40128e <usart_serial_getchar+0x6e>
  401298:	e7da      	b.n	401250 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40129a:	461e      	mov	r6, r3
  40129c:	4d16      	ldr	r5, [pc, #88]	; (4012f8 <usart_serial_getchar+0xd8>)
  40129e:	a901      	add	r1, sp, #4
  4012a0:	4630      	mov	r0, r6
  4012a2:	47a8      	blx	r5
  4012a4:	2800      	cmp	r0, #0
  4012a6:	d1fa      	bne.n	40129e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4012a8:	9b01      	ldr	r3, [sp, #4]
  4012aa:	7023      	strb	r3, [r4, #0]
  4012ac:	e7d3      	b.n	401256 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4012ae:	461e      	mov	r6, r3
  4012b0:	4d11      	ldr	r5, [pc, #68]	; (4012f8 <usart_serial_getchar+0xd8>)
  4012b2:	a901      	add	r1, sp, #4
  4012b4:	4630      	mov	r0, r6
  4012b6:	47a8      	blx	r5
  4012b8:	2800      	cmp	r0, #0
  4012ba:	d1fa      	bne.n	4012b2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4012bc:	9b01      	ldr	r3, [sp, #4]
  4012be:	7023      	strb	r3, [r4, #0]
  4012c0:	e7c9      	b.n	401256 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4012c2:	461e      	mov	r6, r3
  4012c4:	4d0c      	ldr	r5, [pc, #48]	; (4012f8 <usart_serial_getchar+0xd8>)
  4012c6:	a901      	add	r1, sp, #4
  4012c8:	4630      	mov	r0, r6
  4012ca:	47a8      	blx	r5
  4012cc:	2800      	cmp	r0, #0
  4012ce:	d1fa      	bne.n	4012c6 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4012d0:	9b01      	ldr	r3, [sp, #4]
  4012d2:	7023      	strb	r3, [r4, #0]
}
  4012d4:	e7bf      	b.n	401256 <usart_serial_getchar+0x36>
  4012d6:	bf00      	nop
  4012d8:	400e0800 	.word	0x400e0800
  4012dc:	400e0a00 	.word	0x400e0a00
  4012e0:	400e1a00 	.word	0x400e1a00
  4012e4:	400e1c00 	.word	0x400e1c00
  4012e8:	40024000 	.word	0x40024000
  4012ec:	40028000 	.word	0x40028000
  4012f0:	4002c000 	.word	0x4002c000
  4012f4:	00400e31 	.word	0x00400e31
  4012f8:	00400f3f 	.word	0x00400f3f

004012fc <usart_serial_putchar>:
{
  4012fc:	b570      	push	{r4, r5, r6, lr}
  4012fe:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401300:	4b2a      	ldr	r3, [pc, #168]	; (4013ac <usart_serial_putchar+0xb0>)
  401302:	4298      	cmp	r0, r3
  401304:	d013      	beq.n	40132e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  401306:	4b2a      	ldr	r3, [pc, #168]	; (4013b0 <usart_serial_putchar+0xb4>)
  401308:	4298      	cmp	r0, r3
  40130a:	d019      	beq.n	401340 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  40130c:	4b29      	ldr	r3, [pc, #164]	; (4013b4 <usart_serial_putchar+0xb8>)
  40130e:	4298      	cmp	r0, r3
  401310:	d01f      	beq.n	401352 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  401312:	4b29      	ldr	r3, [pc, #164]	; (4013b8 <usart_serial_putchar+0xbc>)
  401314:	4298      	cmp	r0, r3
  401316:	d025      	beq.n	401364 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  401318:	4b28      	ldr	r3, [pc, #160]	; (4013bc <usart_serial_putchar+0xc0>)
  40131a:	4298      	cmp	r0, r3
  40131c:	d02b      	beq.n	401376 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40131e:	4b28      	ldr	r3, [pc, #160]	; (4013c0 <usart_serial_putchar+0xc4>)
  401320:	4298      	cmp	r0, r3
  401322:	d031      	beq.n	401388 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  401324:	4b27      	ldr	r3, [pc, #156]	; (4013c4 <usart_serial_putchar+0xc8>)
  401326:	4298      	cmp	r0, r3
  401328:	d037      	beq.n	40139a <usart_serial_putchar+0x9e>
	return 0;
  40132a:	2000      	movs	r0, #0
}
  40132c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40132e:	461e      	mov	r6, r3
  401330:	4d25      	ldr	r5, [pc, #148]	; (4013c8 <usart_serial_putchar+0xcc>)
  401332:	4621      	mov	r1, r4
  401334:	4630      	mov	r0, r6
  401336:	47a8      	blx	r5
  401338:	2800      	cmp	r0, #0
  40133a:	d1fa      	bne.n	401332 <usart_serial_putchar+0x36>
		return 1;
  40133c:	2001      	movs	r0, #1
  40133e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401340:	461e      	mov	r6, r3
  401342:	4d21      	ldr	r5, [pc, #132]	; (4013c8 <usart_serial_putchar+0xcc>)
  401344:	4621      	mov	r1, r4
  401346:	4630      	mov	r0, r6
  401348:	47a8      	blx	r5
  40134a:	2800      	cmp	r0, #0
  40134c:	d1fa      	bne.n	401344 <usart_serial_putchar+0x48>
		return 1;
  40134e:	2001      	movs	r0, #1
  401350:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401352:	461e      	mov	r6, r3
  401354:	4d1c      	ldr	r5, [pc, #112]	; (4013c8 <usart_serial_putchar+0xcc>)
  401356:	4621      	mov	r1, r4
  401358:	4630      	mov	r0, r6
  40135a:	47a8      	blx	r5
  40135c:	2800      	cmp	r0, #0
  40135e:	d1fa      	bne.n	401356 <usart_serial_putchar+0x5a>
		return 1;
  401360:	2001      	movs	r0, #1
  401362:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401364:	461e      	mov	r6, r3
  401366:	4d18      	ldr	r5, [pc, #96]	; (4013c8 <usart_serial_putchar+0xcc>)
  401368:	4621      	mov	r1, r4
  40136a:	4630      	mov	r0, r6
  40136c:	47a8      	blx	r5
  40136e:	2800      	cmp	r0, #0
  401370:	d1fa      	bne.n	401368 <usart_serial_putchar+0x6c>
		return 1;
  401372:	2001      	movs	r0, #1
  401374:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401376:	461e      	mov	r6, r3
  401378:	4d14      	ldr	r5, [pc, #80]	; (4013cc <usart_serial_putchar+0xd0>)
  40137a:	4621      	mov	r1, r4
  40137c:	4630      	mov	r0, r6
  40137e:	47a8      	blx	r5
  401380:	2800      	cmp	r0, #0
  401382:	d1fa      	bne.n	40137a <usart_serial_putchar+0x7e>
		return 1;
  401384:	2001      	movs	r0, #1
  401386:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401388:	461e      	mov	r6, r3
  40138a:	4d10      	ldr	r5, [pc, #64]	; (4013cc <usart_serial_putchar+0xd0>)
  40138c:	4621      	mov	r1, r4
  40138e:	4630      	mov	r0, r6
  401390:	47a8      	blx	r5
  401392:	2800      	cmp	r0, #0
  401394:	d1fa      	bne.n	40138c <usart_serial_putchar+0x90>
		return 1;
  401396:	2001      	movs	r0, #1
  401398:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40139a:	461e      	mov	r6, r3
  40139c:	4d0b      	ldr	r5, [pc, #44]	; (4013cc <usart_serial_putchar+0xd0>)
  40139e:	4621      	mov	r1, r4
  4013a0:	4630      	mov	r0, r6
  4013a2:	47a8      	blx	r5
  4013a4:	2800      	cmp	r0, #0
  4013a6:	d1fa      	bne.n	40139e <usart_serial_putchar+0xa2>
		return 1;
  4013a8:	2001      	movs	r0, #1
  4013aa:	bd70      	pop	{r4, r5, r6, pc}
  4013ac:	400e0800 	.word	0x400e0800
  4013b0:	400e0a00 	.word	0x400e0a00
  4013b4:	400e1a00 	.word	0x400e1a00
  4013b8:	400e1c00 	.word	0x400e1c00
  4013bc:	40024000 	.word	0x40024000
  4013c0:	40028000 	.word	0x40028000
  4013c4:	4002c000 	.word	0x4002c000
  4013c8:	00400e1f 	.word	0x00400e1f
  4013cc:	00400f29 	.word	0x00400f29

004013d0 <TC0_Handler>:
void TC0_Handler(void){
  4013d0:	b500      	push	{lr}
  4013d2:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  4013d4:	2100      	movs	r1, #0
  4013d6:	4805      	ldr	r0, [pc, #20]	; (4013ec <TC0_Handler+0x1c>)
  4013d8:	4b05      	ldr	r3, [pc, #20]	; (4013f0 <TC0_Handler+0x20>)
  4013da:	4798      	blx	r3
  4013dc:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  4013de:	4805      	ldr	r0, [pc, #20]	; (4013f4 <TC0_Handler+0x24>)
  4013e0:	4b05      	ldr	r3, [pc, #20]	; (4013f8 <TC0_Handler+0x28>)
  4013e2:	4798      	blx	r3
	UNUSED(ul_dummy);
  4013e4:	9b01      	ldr	r3, [sp, #4]
}
  4013e6:	b003      	add	sp, #12
  4013e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4013ec:	4000c000 	.word	0x4000c000
  4013f0:	00400da7 	.word	0x00400da7
  4013f4:	00406e98 	.word	0x00406e98
  4013f8:	004021fd 	.word	0x004021fd

004013fc <TC_init>:

	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4013fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013fe:	b085      	sub	sp, #20
  401400:	4604      	mov	r4, r0
  401402:	460e      	mov	r6, r1
  401404:	4615      	mov	r5, r2
  401406:	461f      	mov	r7, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401408:	4608      	mov	r0, r1
  40140a:	4b18      	ldr	r3, [pc, #96]	; (40146c <TC_init+0x70>)
  40140c:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40140e:	4918      	ldr	r1, [pc, #96]	; (401470 <TC_init+0x74>)
  401410:	9100      	str	r1, [sp, #0]
  401412:	ab02      	add	r3, sp, #8
  401414:	aa03      	add	r2, sp, #12
  401416:	4638      	mov	r0, r7
  401418:	4f16      	ldr	r7, [pc, #88]	; (401474 <TC_init+0x78>)
  40141a:	47b8      	blx	r7
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  40141c:	9a02      	ldr	r2, [sp, #8]
  40141e:	f442 221c 	orr.w	r2, r2, #638976	; 0x9c000
  401422:	4629      	mov	r1, r5
  401424:	4620      	mov	r0, r4
  401426:	4b14      	ldr	r3, [pc, #80]	; (401478 <TC_init+0x7c>)
  401428:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_ra(TC, TC_CHANNEL, 2*65532/3);
  40142a:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
  40142e:	4629      	mov	r1, r5
  401430:	4620      	mov	r0, r4
  401432:	4b12      	ldr	r3, [pc, #72]	; (40147c <TC_init+0x80>)
  401434:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 3*65532/3);
  401436:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  40143a:	4629      	mov	r1, r5
  40143c:	4620      	mov	r0, r4
  40143e:	4b10      	ldr	r3, [pc, #64]	; (401480 <TC_init+0x84>)
  401440:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401442:	b273      	sxtb	r3, r6
  401444:	095b      	lsrs	r3, r3, #5
  401446:	f006 061f 	and.w	r6, r6, #31
  40144a:	2201      	movs	r2, #1
  40144c:	fa02 f606 	lsl.w	r6, r2, r6
  401450:	4a0c      	ldr	r2, [pc, #48]	; (401484 <TC_init+0x88>)
  401452:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
	//tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401456:	2210      	movs	r2, #16
  401458:	4629      	mov	r1, r5
  40145a:	4620      	mov	r0, r4
  40145c:	4b0a      	ldr	r3, [pc, #40]	; (401488 <TC_init+0x8c>)
  40145e:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401460:	4629      	mov	r1, r5
  401462:	4620      	mov	r0, r4
  401464:	4b09      	ldr	r3, [pc, #36]	; (40148c <TC_init+0x90>)
  401466:	4798      	blx	r3
}
  401468:	b005      	add	sp, #20
  40146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40146c:	00400d19 	.word	0x00400d19
  401470:	11e1a300 	.word	0x11e1a300
  401474:	00400daf 	.word	0x00400daf
  401478:	00400d6d 	.word	0x00400d6d
  40147c:	00400d8f 	.word	0x00400d8f
  401480:	00400d97 	.word	0x00400d97
  401484:	e000e100 	.word	0xe000e100
  401488:	00400d9f 	.word	0x00400d9f
  40148c:	00400d87 	.word	0x00400d87

00401490 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  401490:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  401492:	460a      	mov	r2, r1
  401494:	4601      	mov	r1, r0
  401496:	4802      	ldr	r0, [pc, #8]	; (4014a0 <vApplicationStackOverflowHook+0x10>)
  401498:	4b02      	ldr	r3, [pc, #8]	; (4014a4 <vApplicationStackOverflowHook+0x14>)
  40149a:	4798      	blx	r3
  40149c:	e7fe      	b.n	40149c <vApplicationStackOverflowHook+0xc>
  40149e:	bf00      	nop
  4014a0:	00406f0c 	.word	0x00406f0c
  4014a4:	00402139 	.word	0x00402139

004014a8 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4014a8:	4770      	bx	lr
	...

004014ac <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  4014ac:	b580      	push	{r7, lr}
  4014ae:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the board. */
	sysclk_init();
  4014b0:	4b4a      	ldr	r3, [pc, #296]	; (4015dc <main+0x130>)
  4014b2:	4798      	blx	r3
	board_init();
  4014b4:	4b4a      	ldr	r3, [pc, #296]	; (4015e0 <main+0x134>)
  4014b6:	4798      	blx	r3
  4014b8:	200e      	movs	r0, #14
  4014ba:	4e4a      	ldr	r6, [pc, #296]	; (4015e4 <main+0x138>)
  4014bc:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4014be:	4c4a      	ldr	r4, [pc, #296]	; (4015e8 <main+0x13c>)
  4014c0:	4b4a      	ldr	r3, [pc, #296]	; (4015ec <main+0x140>)
  4014c2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4014c4:	4a4a      	ldr	r2, [pc, #296]	; (4015f0 <main+0x144>)
  4014c6:	4b4b      	ldr	r3, [pc, #300]	; (4015f4 <main+0x148>)
  4014c8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4014ca:	4a4b      	ldr	r2, [pc, #300]	; (4015f8 <main+0x14c>)
  4014cc:	4b4b      	ldr	r3, [pc, #300]	; (4015fc <main+0x150>)
  4014ce:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4014d0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4014d4:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4014d6:	23c0      	movs	r3, #192	; 0xc0
  4014d8:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4014da:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4014de:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4014e0:	2500      	movs	r5, #0
  4014e2:	9507      	str	r5, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4014e4:	9508      	str	r5, [sp, #32]
  4014e6:	200e      	movs	r0, #14
  4014e8:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  4014ea:	4a45      	ldr	r2, [pc, #276]	; (401600 <main+0x154>)
  4014ec:	a904      	add	r1, sp, #16
  4014ee:	4620      	mov	r0, r4
  4014f0:	4b44      	ldr	r3, [pc, #272]	; (401604 <main+0x158>)
  4014f2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4014f4:	4620      	mov	r0, r4
  4014f6:	4b44      	ldr	r3, [pc, #272]	; (401608 <main+0x15c>)
  4014f8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4014fa:	4620      	mov	r0, r4
  4014fc:	4b43      	ldr	r3, [pc, #268]	; (40160c <main+0x160>)
  4014fe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401500:	4f43      	ldr	r7, [pc, #268]	; (401610 <main+0x164>)
  401502:	683b      	ldr	r3, [r7, #0]
  401504:	4629      	mov	r1, r5
  401506:	6898      	ldr	r0, [r3, #8]
  401508:	4c42      	ldr	r4, [pc, #264]	; (401614 <main+0x168>)
  40150a:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40150c:	683b      	ldr	r3, [r7, #0]
  40150e:	4629      	mov	r1, r5
  401510:	6858      	ldr	r0, [r3, #4]
  401512:	47a0      	blx	r4

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401514:	4840      	ldr	r0, [pc, #256]	; (401618 <main+0x16c>)
  401516:	4b41      	ldr	r3, [pc, #260]	; (40161c <main+0x170>)
  401518:	4798      	blx	r3
  pmc_enable_periph_clk(ID_AFEC0);
  40151a:	201d      	movs	r0, #29
  40151c:	47b0      	blx	r6
	afec_enable(AFEC0);
  40151e:	4c40      	ldr	r4, [pc, #256]	; (401620 <main+0x174>)
  401520:	4620      	mov	r0, r4
  401522:	4b40      	ldr	r3, [pc, #256]	; (401624 <main+0x178>)
  401524:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  401526:	a804      	add	r0, sp, #16
  401528:	4b3f      	ldr	r3, [pc, #252]	; (401628 <main+0x17c>)
  40152a:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  40152c:	a904      	add	r1, sp, #16
  40152e:	4620      	mov	r0, r4
  401530:	4b3e      	ldr	r3, [pc, #248]	; (40162c <main+0x180>)
  401532:	4798      	blx	r3
	reg = afec->AFEC_MR;
  401534:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401536:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  40153a:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  40153c:	6863      	ldr	r3, [r4, #4]
  40153e:	f043 0303 	orr.w	r3, r3, #3
  401542:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  401544:	2301      	movs	r3, #1
  401546:	4a3a      	ldr	r2, [pc, #232]	; (401630 <main+0x184>)
  401548:	4619      	mov	r1, r3
  40154a:	4620      	mov	r0, r4
  40154c:	4f39      	ldr	r7, [pc, #228]	; (401634 <main+0x188>)
  40154e:	47b8      	blx	r7
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401550:	a803      	add	r0, sp, #12
  401552:	4b39      	ldr	r3, [pc, #228]	; (401638 <main+0x18c>)
  401554:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  401556:	f88d 500d 	strb.w	r5, [sp, #13]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40155a:	aa03      	add	r2, sp, #12
  40155c:	2101      	movs	r1, #1
  40155e:	4620      	mov	r0, r4
  401560:	4b36      	ldr	r3, [pc, #216]	; (40163c <main+0x190>)
  401562:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  401564:	2701      	movs	r7, #1
  401566:	6667      	str	r7, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401568:	f44f 7300 	mov.w	r3, #512	; 0x200
  40156c:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40156e:	f04f 0802 	mov.w	r8, #2
  401572:	f8c4 8014 	str.w	r8, [r4, #20]
	enum DHT_Status_t __DHT_STATUS;
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
	
	TC_init(TC0, ID_TC0, 0, 5);
  401576:	2305      	movs	r3, #5
  401578:	462a      	mov	r2, r5
  40157a:	2117      	movs	r1, #23
  40157c:	4830      	ldr	r0, [pc, #192]	; (401640 <main+0x194>)
  40157e:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 401670 <main+0x1c4>
  401582:	47c8      	blx	r9
	
	pmc_enable_periph_clk(ID_PIOA);
  401584:	200a      	movs	r0, #10
  401586:	47b0      	blx	r6
	pio_set_output(PIOA, 1, 0, 0, 0);
  401588:	4e2e      	ldr	r6, [pc, #184]	; (401644 <main+0x198>)
  40158a:	9500      	str	r5, [sp, #0]
  40158c:	462b      	mov	r3, r5
  40158e:	462a      	mov	r2, r5
  401590:	4639      	mov	r1, r7
  401592:	4630      	mov	r0, r6
  401594:	4d2c      	ldr	r5, [pc, #176]	; (401648 <main+0x19c>)
  401596:	47a8      	blx	r5
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  401598:	463a      	mov	r2, r7
  40159a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40159e:	4630      	mov	r0, r6
  4015a0:	4b2a      	ldr	r3, [pc, #168]	; (40164c <main+0x1a0>)
  4015a2:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  4015a4:	f8c4 8000 	str.w	r8, [r4]
	//double temp[1], hum[1];
	//temp[0] = hum[0] = 0;
	//double *temp = 0;
	//double *hum = 0;
	
	DHT_Setup();
  4015a8:	4b29      	ldr	r3, [pc, #164]	; (401650 <main+0x1a4>)
  4015aa:	4798      	blx	r3
			
			is_conversion_done = false;
			
			printf("Lumens : %d \r\n", g_ul_value);
			afec_start_software_conversion(AFEC0);
			delay_s(1);
  4015ac:	4e29      	ldr	r6, [pc, #164]	; (401654 <main+0x1a8>)
  4015ae:	4c2a      	ldr	r4, [pc, #168]	; (401658 <main+0x1ac>)
		}
		//DHT_Read(&temp, &hum);
		//Check status
		//printf(temp);
		delay_ms(2000);
  4015b0:	4d2a      	ldr	r5, [pc, #168]	; (40165c <main+0x1b0>)
  4015b2:	e001      	b.n	4015b8 <main+0x10c>
  4015b4:	4628      	mov	r0, r5
  4015b6:	47a0      	blx	r4
		if(is_conversion_done == true) {
  4015b8:	4b29      	ldr	r3, [pc, #164]	; (401660 <main+0x1b4>)
  4015ba:	781b      	ldrb	r3, [r3, #0]
  4015bc:	2b00      	cmp	r3, #0
  4015be:	d0f9      	beq.n	4015b4 <main+0x108>
			is_conversion_done = false;
  4015c0:	2200      	movs	r2, #0
  4015c2:	4b27      	ldr	r3, [pc, #156]	; (401660 <main+0x1b4>)
  4015c4:	701a      	strb	r2, [r3, #0]
			printf("Lumens : %d \r\n", g_ul_value);
  4015c6:	4b27      	ldr	r3, [pc, #156]	; (401664 <main+0x1b8>)
  4015c8:	6819      	ldr	r1, [r3, #0]
  4015ca:	4827      	ldr	r0, [pc, #156]	; (401668 <main+0x1bc>)
  4015cc:	4b27      	ldr	r3, [pc, #156]	; (40166c <main+0x1c0>)
  4015ce:	4798      	blx	r3
  4015d0:	2202      	movs	r2, #2
  4015d2:	4b13      	ldr	r3, [pc, #76]	; (401620 <main+0x174>)
  4015d4:	601a      	str	r2, [r3, #0]
			delay_s(1);
  4015d6:	4630      	mov	r0, r6
  4015d8:	47a0      	blx	r4
  4015da:	e7eb      	b.n	4015b4 <main+0x108>
  4015dc:	004007ed 	.word	0x004007ed
  4015e0:	004008e9 	.word	0x004008e9
  4015e4:	00400d19 	.word	0x00400d19
  4015e8:	40028000 	.word	0x40028000
  4015ec:	20400bb0 	.word	0x20400bb0
  4015f0:	004012fd 	.word	0x004012fd
  4015f4:	20400bac 	.word	0x20400bac
  4015f8:	00401221 	.word	0x00401221
  4015fc:	20400ba8 	.word	0x20400ba8
  401600:	08f0d180 	.word	0x08f0d180
  401604:	00400ec9 	.word	0x00400ec9
  401608:	00400f1d 	.word	0x00400f1d
  40160c:	00400f23 	.word	0x00400f23
  401610:	20400010 	.word	0x20400010
  401614:	0040220d 	.word	0x0040220d
  401618:	00406ea0 	.word	0x00406ea0
  40161c:	004021fd 	.word	0x004021fd
  401620:	4003c000 	.word	0x4003c000
  401624:	00400421 	.word	0x00400421
  401628:	00400265 	.word	0x00400265
  40162c:	004002a1 	.word	0x004002a1
  401630:	004011f1 	.word	0x004011f1
  401634:	004003a1 	.word	0x004003a1
  401638:	00400295 	.word	0x00400295
  40163c:	00400235 	.word	0x00400235
  401640:	4000c000 	.word	0x4000c000
  401644:	400e0e00 	.word	0x400e0e00
  401648:	00400b13 	.word	0x00400b13
  40164c:	00400a81 	.word	0x00400a81
  401650:	004007d1 	.word	0x004007d1
  401654:	0303af6b 	.word	0x0303af6b
  401658:	20400001 	.word	0x20400001
  40165c:	06075ed6 	.word	0x06075ed6
  401660:	20400ae4 	.word	0x20400ae4
  401664:	20400ae0 	.word	0x20400ae0
  401668:	00406efc 	.word	0x00406efc
  40166c:	00402139 	.word	0x00402139
  401670:	004013fd 	.word	0x004013fd

00401674 <__aeabi_drsub>:
  401674:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401678:	e002      	b.n	401680 <__adddf3>
  40167a:	bf00      	nop

0040167c <__aeabi_dsub>:
  40167c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401680 <__adddf3>:
  401680:	b530      	push	{r4, r5, lr}
  401682:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401686:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40168a:	ea94 0f05 	teq	r4, r5
  40168e:	bf08      	it	eq
  401690:	ea90 0f02 	teqeq	r0, r2
  401694:	bf1f      	itttt	ne
  401696:	ea54 0c00 	orrsne.w	ip, r4, r0
  40169a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40169e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4016a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4016a6:	f000 80e2 	beq.w	40186e <__adddf3+0x1ee>
  4016aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4016ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4016b2:	bfb8      	it	lt
  4016b4:	426d      	neglt	r5, r5
  4016b6:	dd0c      	ble.n	4016d2 <__adddf3+0x52>
  4016b8:	442c      	add	r4, r5
  4016ba:	ea80 0202 	eor.w	r2, r0, r2
  4016be:	ea81 0303 	eor.w	r3, r1, r3
  4016c2:	ea82 0000 	eor.w	r0, r2, r0
  4016c6:	ea83 0101 	eor.w	r1, r3, r1
  4016ca:	ea80 0202 	eor.w	r2, r0, r2
  4016ce:	ea81 0303 	eor.w	r3, r1, r3
  4016d2:	2d36      	cmp	r5, #54	; 0x36
  4016d4:	bf88      	it	hi
  4016d6:	bd30      	pophi	{r4, r5, pc}
  4016d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4016dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4016e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4016e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4016e8:	d002      	beq.n	4016f0 <__adddf3+0x70>
  4016ea:	4240      	negs	r0, r0
  4016ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4016f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4016f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4016f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4016fc:	d002      	beq.n	401704 <__adddf3+0x84>
  4016fe:	4252      	negs	r2, r2
  401700:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401704:	ea94 0f05 	teq	r4, r5
  401708:	f000 80a7 	beq.w	40185a <__adddf3+0x1da>
  40170c:	f1a4 0401 	sub.w	r4, r4, #1
  401710:	f1d5 0e20 	rsbs	lr, r5, #32
  401714:	db0d      	blt.n	401732 <__adddf3+0xb2>
  401716:	fa02 fc0e 	lsl.w	ip, r2, lr
  40171a:	fa22 f205 	lsr.w	r2, r2, r5
  40171e:	1880      	adds	r0, r0, r2
  401720:	f141 0100 	adc.w	r1, r1, #0
  401724:	fa03 f20e 	lsl.w	r2, r3, lr
  401728:	1880      	adds	r0, r0, r2
  40172a:	fa43 f305 	asr.w	r3, r3, r5
  40172e:	4159      	adcs	r1, r3
  401730:	e00e      	b.n	401750 <__adddf3+0xd0>
  401732:	f1a5 0520 	sub.w	r5, r5, #32
  401736:	f10e 0e20 	add.w	lr, lr, #32
  40173a:	2a01      	cmp	r2, #1
  40173c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401740:	bf28      	it	cs
  401742:	f04c 0c02 	orrcs.w	ip, ip, #2
  401746:	fa43 f305 	asr.w	r3, r3, r5
  40174a:	18c0      	adds	r0, r0, r3
  40174c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401750:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401754:	d507      	bpl.n	401766 <__adddf3+0xe6>
  401756:	f04f 0e00 	mov.w	lr, #0
  40175a:	f1dc 0c00 	rsbs	ip, ip, #0
  40175e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401762:	eb6e 0101 	sbc.w	r1, lr, r1
  401766:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40176a:	d31b      	bcc.n	4017a4 <__adddf3+0x124>
  40176c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401770:	d30c      	bcc.n	40178c <__adddf3+0x10c>
  401772:	0849      	lsrs	r1, r1, #1
  401774:	ea5f 0030 	movs.w	r0, r0, rrx
  401778:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40177c:	f104 0401 	add.w	r4, r4, #1
  401780:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401784:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401788:	f080 809a 	bcs.w	4018c0 <__adddf3+0x240>
  40178c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401790:	bf08      	it	eq
  401792:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401796:	f150 0000 	adcs.w	r0, r0, #0
  40179a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40179e:	ea41 0105 	orr.w	r1, r1, r5
  4017a2:	bd30      	pop	{r4, r5, pc}
  4017a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4017a8:	4140      	adcs	r0, r0
  4017aa:	eb41 0101 	adc.w	r1, r1, r1
  4017ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4017b2:	f1a4 0401 	sub.w	r4, r4, #1
  4017b6:	d1e9      	bne.n	40178c <__adddf3+0x10c>
  4017b8:	f091 0f00 	teq	r1, #0
  4017bc:	bf04      	itt	eq
  4017be:	4601      	moveq	r1, r0
  4017c0:	2000      	moveq	r0, #0
  4017c2:	fab1 f381 	clz	r3, r1
  4017c6:	bf08      	it	eq
  4017c8:	3320      	addeq	r3, #32
  4017ca:	f1a3 030b 	sub.w	r3, r3, #11
  4017ce:	f1b3 0220 	subs.w	r2, r3, #32
  4017d2:	da0c      	bge.n	4017ee <__adddf3+0x16e>
  4017d4:	320c      	adds	r2, #12
  4017d6:	dd08      	ble.n	4017ea <__adddf3+0x16a>
  4017d8:	f102 0c14 	add.w	ip, r2, #20
  4017dc:	f1c2 020c 	rsb	r2, r2, #12
  4017e0:	fa01 f00c 	lsl.w	r0, r1, ip
  4017e4:	fa21 f102 	lsr.w	r1, r1, r2
  4017e8:	e00c      	b.n	401804 <__adddf3+0x184>
  4017ea:	f102 0214 	add.w	r2, r2, #20
  4017ee:	bfd8      	it	le
  4017f0:	f1c2 0c20 	rsble	ip, r2, #32
  4017f4:	fa01 f102 	lsl.w	r1, r1, r2
  4017f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4017fc:	bfdc      	itt	le
  4017fe:	ea41 010c 	orrle.w	r1, r1, ip
  401802:	4090      	lslle	r0, r2
  401804:	1ae4      	subs	r4, r4, r3
  401806:	bfa2      	ittt	ge
  401808:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40180c:	4329      	orrge	r1, r5
  40180e:	bd30      	popge	{r4, r5, pc}
  401810:	ea6f 0404 	mvn.w	r4, r4
  401814:	3c1f      	subs	r4, #31
  401816:	da1c      	bge.n	401852 <__adddf3+0x1d2>
  401818:	340c      	adds	r4, #12
  40181a:	dc0e      	bgt.n	40183a <__adddf3+0x1ba>
  40181c:	f104 0414 	add.w	r4, r4, #20
  401820:	f1c4 0220 	rsb	r2, r4, #32
  401824:	fa20 f004 	lsr.w	r0, r0, r4
  401828:	fa01 f302 	lsl.w	r3, r1, r2
  40182c:	ea40 0003 	orr.w	r0, r0, r3
  401830:	fa21 f304 	lsr.w	r3, r1, r4
  401834:	ea45 0103 	orr.w	r1, r5, r3
  401838:	bd30      	pop	{r4, r5, pc}
  40183a:	f1c4 040c 	rsb	r4, r4, #12
  40183e:	f1c4 0220 	rsb	r2, r4, #32
  401842:	fa20 f002 	lsr.w	r0, r0, r2
  401846:	fa01 f304 	lsl.w	r3, r1, r4
  40184a:	ea40 0003 	orr.w	r0, r0, r3
  40184e:	4629      	mov	r1, r5
  401850:	bd30      	pop	{r4, r5, pc}
  401852:	fa21 f004 	lsr.w	r0, r1, r4
  401856:	4629      	mov	r1, r5
  401858:	bd30      	pop	{r4, r5, pc}
  40185a:	f094 0f00 	teq	r4, #0
  40185e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401862:	bf06      	itte	eq
  401864:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401868:	3401      	addeq	r4, #1
  40186a:	3d01      	subne	r5, #1
  40186c:	e74e      	b.n	40170c <__adddf3+0x8c>
  40186e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401872:	bf18      	it	ne
  401874:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401878:	d029      	beq.n	4018ce <__adddf3+0x24e>
  40187a:	ea94 0f05 	teq	r4, r5
  40187e:	bf08      	it	eq
  401880:	ea90 0f02 	teqeq	r0, r2
  401884:	d005      	beq.n	401892 <__adddf3+0x212>
  401886:	ea54 0c00 	orrs.w	ip, r4, r0
  40188a:	bf04      	itt	eq
  40188c:	4619      	moveq	r1, r3
  40188e:	4610      	moveq	r0, r2
  401890:	bd30      	pop	{r4, r5, pc}
  401892:	ea91 0f03 	teq	r1, r3
  401896:	bf1e      	ittt	ne
  401898:	2100      	movne	r1, #0
  40189a:	2000      	movne	r0, #0
  40189c:	bd30      	popne	{r4, r5, pc}
  40189e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4018a2:	d105      	bne.n	4018b0 <__adddf3+0x230>
  4018a4:	0040      	lsls	r0, r0, #1
  4018a6:	4149      	adcs	r1, r1
  4018a8:	bf28      	it	cs
  4018aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4018ae:	bd30      	pop	{r4, r5, pc}
  4018b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4018b4:	bf3c      	itt	cc
  4018b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4018ba:	bd30      	popcc	{r4, r5, pc}
  4018bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4018c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4018c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4018c8:	f04f 0000 	mov.w	r0, #0
  4018cc:	bd30      	pop	{r4, r5, pc}
  4018ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4018d2:	bf1a      	itte	ne
  4018d4:	4619      	movne	r1, r3
  4018d6:	4610      	movne	r0, r2
  4018d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4018dc:	bf1c      	itt	ne
  4018de:	460b      	movne	r3, r1
  4018e0:	4602      	movne	r2, r0
  4018e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4018e6:	bf06      	itte	eq
  4018e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4018ec:	ea91 0f03 	teqeq	r1, r3
  4018f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4018f4:	bd30      	pop	{r4, r5, pc}
  4018f6:	bf00      	nop

004018f8 <__aeabi_ui2d>:
  4018f8:	f090 0f00 	teq	r0, #0
  4018fc:	bf04      	itt	eq
  4018fe:	2100      	moveq	r1, #0
  401900:	4770      	bxeq	lr
  401902:	b530      	push	{r4, r5, lr}
  401904:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401908:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40190c:	f04f 0500 	mov.w	r5, #0
  401910:	f04f 0100 	mov.w	r1, #0
  401914:	e750      	b.n	4017b8 <__adddf3+0x138>
  401916:	bf00      	nop

00401918 <__aeabi_i2d>:
  401918:	f090 0f00 	teq	r0, #0
  40191c:	bf04      	itt	eq
  40191e:	2100      	moveq	r1, #0
  401920:	4770      	bxeq	lr
  401922:	b530      	push	{r4, r5, lr}
  401924:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401928:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40192c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401930:	bf48      	it	mi
  401932:	4240      	negmi	r0, r0
  401934:	f04f 0100 	mov.w	r1, #0
  401938:	e73e      	b.n	4017b8 <__adddf3+0x138>
  40193a:	bf00      	nop

0040193c <__aeabi_f2d>:
  40193c:	0042      	lsls	r2, r0, #1
  40193e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401942:	ea4f 0131 	mov.w	r1, r1, rrx
  401946:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40194a:	bf1f      	itttt	ne
  40194c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401950:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401954:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401958:	4770      	bxne	lr
  40195a:	f092 0f00 	teq	r2, #0
  40195e:	bf14      	ite	ne
  401960:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401964:	4770      	bxeq	lr
  401966:	b530      	push	{r4, r5, lr}
  401968:	f44f 7460 	mov.w	r4, #896	; 0x380
  40196c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401974:	e720      	b.n	4017b8 <__adddf3+0x138>
  401976:	bf00      	nop

00401978 <__aeabi_ul2d>:
  401978:	ea50 0201 	orrs.w	r2, r0, r1
  40197c:	bf08      	it	eq
  40197e:	4770      	bxeq	lr
  401980:	b530      	push	{r4, r5, lr}
  401982:	f04f 0500 	mov.w	r5, #0
  401986:	e00a      	b.n	40199e <__aeabi_l2d+0x16>

00401988 <__aeabi_l2d>:
  401988:	ea50 0201 	orrs.w	r2, r0, r1
  40198c:	bf08      	it	eq
  40198e:	4770      	bxeq	lr
  401990:	b530      	push	{r4, r5, lr}
  401992:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401996:	d502      	bpl.n	40199e <__aeabi_l2d+0x16>
  401998:	4240      	negs	r0, r0
  40199a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40199e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4019a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4019a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4019aa:	f43f aedc 	beq.w	401766 <__adddf3+0xe6>
  4019ae:	f04f 0203 	mov.w	r2, #3
  4019b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4019b6:	bf18      	it	ne
  4019b8:	3203      	addne	r2, #3
  4019ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4019be:	bf18      	it	ne
  4019c0:	3203      	addne	r2, #3
  4019c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4019c6:	f1c2 0320 	rsb	r3, r2, #32
  4019ca:	fa00 fc03 	lsl.w	ip, r0, r3
  4019ce:	fa20 f002 	lsr.w	r0, r0, r2
  4019d2:	fa01 fe03 	lsl.w	lr, r1, r3
  4019d6:	ea40 000e 	orr.w	r0, r0, lr
  4019da:	fa21 f102 	lsr.w	r1, r1, r2
  4019de:	4414      	add	r4, r2
  4019e0:	e6c1      	b.n	401766 <__adddf3+0xe6>
  4019e2:	bf00      	nop

004019e4 <__aeabi_dmul>:
  4019e4:	b570      	push	{r4, r5, r6, lr}
  4019e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4019ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4019ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4019f2:	bf1d      	ittte	ne
  4019f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4019f8:	ea94 0f0c 	teqne	r4, ip
  4019fc:	ea95 0f0c 	teqne	r5, ip
  401a00:	f000 f8de 	bleq	401bc0 <__aeabi_dmul+0x1dc>
  401a04:	442c      	add	r4, r5
  401a06:	ea81 0603 	eor.w	r6, r1, r3
  401a0a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401a0e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401a12:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401a16:	bf18      	it	ne
  401a18:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401a1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401a20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401a24:	d038      	beq.n	401a98 <__aeabi_dmul+0xb4>
  401a26:	fba0 ce02 	umull	ip, lr, r0, r2
  401a2a:	f04f 0500 	mov.w	r5, #0
  401a2e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401a32:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401a36:	fbe0 e503 	umlal	lr, r5, r0, r3
  401a3a:	f04f 0600 	mov.w	r6, #0
  401a3e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401a42:	f09c 0f00 	teq	ip, #0
  401a46:	bf18      	it	ne
  401a48:	f04e 0e01 	orrne.w	lr, lr, #1
  401a4c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401a50:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401a54:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401a58:	d204      	bcs.n	401a64 <__aeabi_dmul+0x80>
  401a5a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401a5e:	416d      	adcs	r5, r5
  401a60:	eb46 0606 	adc.w	r6, r6, r6
  401a64:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401a68:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401a6c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401a70:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401a74:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401a78:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401a7c:	bf88      	it	hi
  401a7e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401a82:	d81e      	bhi.n	401ac2 <__aeabi_dmul+0xde>
  401a84:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401a88:	bf08      	it	eq
  401a8a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401a8e:	f150 0000 	adcs.w	r0, r0, #0
  401a92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401a96:	bd70      	pop	{r4, r5, r6, pc}
  401a98:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401a9c:	ea46 0101 	orr.w	r1, r6, r1
  401aa0:	ea40 0002 	orr.w	r0, r0, r2
  401aa4:	ea81 0103 	eor.w	r1, r1, r3
  401aa8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401aac:	bfc2      	ittt	gt
  401aae:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401ab6:	bd70      	popgt	{r4, r5, r6, pc}
  401ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401abc:	f04f 0e00 	mov.w	lr, #0
  401ac0:	3c01      	subs	r4, #1
  401ac2:	f300 80ab 	bgt.w	401c1c <__aeabi_dmul+0x238>
  401ac6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401aca:	bfde      	ittt	le
  401acc:	2000      	movle	r0, #0
  401ace:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401ad2:	bd70      	pople	{r4, r5, r6, pc}
  401ad4:	f1c4 0400 	rsb	r4, r4, #0
  401ad8:	3c20      	subs	r4, #32
  401ada:	da35      	bge.n	401b48 <__aeabi_dmul+0x164>
  401adc:	340c      	adds	r4, #12
  401ade:	dc1b      	bgt.n	401b18 <__aeabi_dmul+0x134>
  401ae0:	f104 0414 	add.w	r4, r4, #20
  401ae4:	f1c4 0520 	rsb	r5, r4, #32
  401ae8:	fa00 f305 	lsl.w	r3, r0, r5
  401aec:	fa20 f004 	lsr.w	r0, r0, r4
  401af0:	fa01 f205 	lsl.w	r2, r1, r5
  401af4:	ea40 0002 	orr.w	r0, r0, r2
  401af8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401afc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401b00:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401b04:	fa21 f604 	lsr.w	r6, r1, r4
  401b08:	eb42 0106 	adc.w	r1, r2, r6
  401b0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b10:	bf08      	it	eq
  401b12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b16:	bd70      	pop	{r4, r5, r6, pc}
  401b18:	f1c4 040c 	rsb	r4, r4, #12
  401b1c:	f1c4 0520 	rsb	r5, r4, #32
  401b20:	fa00 f304 	lsl.w	r3, r0, r4
  401b24:	fa20 f005 	lsr.w	r0, r0, r5
  401b28:	fa01 f204 	lsl.w	r2, r1, r4
  401b2c:	ea40 0002 	orr.w	r0, r0, r2
  401b30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401b38:	f141 0100 	adc.w	r1, r1, #0
  401b3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b40:	bf08      	it	eq
  401b42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b46:	bd70      	pop	{r4, r5, r6, pc}
  401b48:	f1c4 0520 	rsb	r5, r4, #32
  401b4c:	fa00 f205 	lsl.w	r2, r0, r5
  401b50:	ea4e 0e02 	orr.w	lr, lr, r2
  401b54:	fa20 f304 	lsr.w	r3, r0, r4
  401b58:	fa01 f205 	lsl.w	r2, r1, r5
  401b5c:	ea43 0302 	orr.w	r3, r3, r2
  401b60:	fa21 f004 	lsr.w	r0, r1, r4
  401b64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b68:	fa21 f204 	lsr.w	r2, r1, r4
  401b6c:	ea20 0002 	bic.w	r0, r0, r2
  401b70:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401b74:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b78:	bf08      	it	eq
  401b7a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b7e:	bd70      	pop	{r4, r5, r6, pc}
  401b80:	f094 0f00 	teq	r4, #0
  401b84:	d10f      	bne.n	401ba6 <__aeabi_dmul+0x1c2>
  401b86:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401b8a:	0040      	lsls	r0, r0, #1
  401b8c:	eb41 0101 	adc.w	r1, r1, r1
  401b90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b94:	bf08      	it	eq
  401b96:	3c01      	subeq	r4, #1
  401b98:	d0f7      	beq.n	401b8a <__aeabi_dmul+0x1a6>
  401b9a:	ea41 0106 	orr.w	r1, r1, r6
  401b9e:	f095 0f00 	teq	r5, #0
  401ba2:	bf18      	it	ne
  401ba4:	4770      	bxne	lr
  401ba6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401baa:	0052      	lsls	r2, r2, #1
  401bac:	eb43 0303 	adc.w	r3, r3, r3
  401bb0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401bb4:	bf08      	it	eq
  401bb6:	3d01      	subeq	r5, #1
  401bb8:	d0f7      	beq.n	401baa <__aeabi_dmul+0x1c6>
  401bba:	ea43 0306 	orr.w	r3, r3, r6
  401bbe:	4770      	bx	lr
  401bc0:	ea94 0f0c 	teq	r4, ip
  401bc4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401bc8:	bf18      	it	ne
  401bca:	ea95 0f0c 	teqne	r5, ip
  401bce:	d00c      	beq.n	401bea <__aeabi_dmul+0x206>
  401bd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401bd4:	bf18      	it	ne
  401bd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bda:	d1d1      	bne.n	401b80 <__aeabi_dmul+0x19c>
  401bdc:	ea81 0103 	eor.w	r1, r1, r3
  401be0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401be4:	f04f 0000 	mov.w	r0, #0
  401be8:	bd70      	pop	{r4, r5, r6, pc}
  401bea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401bee:	bf06      	itte	eq
  401bf0:	4610      	moveq	r0, r2
  401bf2:	4619      	moveq	r1, r3
  401bf4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bf8:	d019      	beq.n	401c2e <__aeabi_dmul+0x24a>
  401bfa:	ea94 0f0c 	teq	r4, ip
  401bfe:	d102      	bne.n	401c06 <__aeabi_dmul+0x222>
  401c00:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401c04:	d113      	bne.n	401c2e <__aeabi_dmul+0x24a>
  401c06:	ea95 0f0c 	teq	r5, ip
  401c0a:	d105      	bne.n	401c18 <__aeabi_dmul+0x234>
  401c0c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401c10:	bf1c      	itt	ne
  401c12:	4610      	movne	r0, r2
  401c14:	4619      	movne	r1, r3
  401c16:	d10a      	bne.n	401c2e <__aeabi_dmul+0x24a>
  401c18:	ea81 0103 	eor.w	r1, r1, r3
  401c1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401c20:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401c24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401c28:	f04f 0000 	mov.w	r0, #0
  401c2c:	bd70      	pop	{r4, r5, r6, pc}
  401c2e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401c32:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401c36:	bd70      	pop	{r4, r5, r6, pc}

00401c38 <__aeabi_ddiv>:
  401c38:	b570      	push	{r4, r5, r6, lr}
  401c3a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401c3e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c42:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c46:	bf1d      	ittte	ne
  401c48:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c4c:	ea94 0f0c 	teqne	r4, ip
  401c50:	ea95 0f0c 	teqne	r5, ip
  401c54:	f000 f8a7 	bleq	401da6 <__aeabi_ddiv+0x16e>
  401c58:	eba4 0405 	sub.w	r4, r4, r5
  401c5c:	ea81 0e03 	eor.w	lr, r1, r3
  401c60:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401c64:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401c68:	f000 8088 	beq.w	401d7c <__aeabi_ddiv+0x144>
  401c6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401c70:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401c74:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401c78:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401c7c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401c80:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401c84:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401c88:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401c8c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401c90:	429d      	cmp	r5, r3
  401c92:	bf08      	it	eq
  401c94:	4296      	cmpeq	r6, r2
  401c96:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401c9a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401c9e:	d202      	bcs.n	401ca6 <__aeabi_ddiv+0x6e>
  401ca0:	085b      	lsrs	r3, r3, #1
  401ca2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ca6:	1ab6      	subs	r6, r6, r2
  401ca8:	eb65 0503 	sbc.w	r5, r5, r3
  401cac:	085b      	lsrs	r3, r3, #1
  401cae:	ea4f 0232 	mov.w	r2, r2, rrx
  401cb2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401cb6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401cba:	ebb6 0e02 	subs.w	lr, r6, r2
  401cbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  401cc2:	bf22      	ittt	cs
  401cc4:	1ab6      	subcs	r6, r6, r2
  401cc6:	4675      	movcs	r5, lr
  401cc8:	ea40 000c 	orrcs.w	r0, r0, ip
  401ccc:	085b      	lsrs	r3, r3, #1
  401cce:	ea4f 0232 	mov.w	r2, r2, rrx
  401cd2:	ebb6 0e02 	subs.w	lr, r6, r2
  401cd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401cda:	bf22      	ittt	cs
  401cdc:	1ab6      	subcs	r6, r6, r2
  401cde:	4675      	movcs	r5, lr
  401ce0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401ce4:	085b      	lsrs	r3, r3, #1
  401ce6:	ea4f 0232 	mov.w	r2, r2, rrx
  401cea:	ebb6 0e02 	subs.w	lr, r6, r2
  401cee:	eb75 0e03 	sbcs.w	lr, r5, r3
  401cf2:	bf22      	ittt	cs
  401cf4:	1ab6      	subcs	r6, r6, r2
  401cf6:	4675      	movcs	r5, lr
  401cf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401cfc:	085b      	lsrs	r3, r3, #1
  401cfe:	ea4f 0232 	mov.w	r2, r2, rrx
  401d02:	ebb6 0e02 	subs.w	lr, r6, r2
  401d06:	eb75 0e03 	sbcs.w	lr, r5, r3
  401d0a:	bf22      	ittt	cs
  401d0c:	1ab6      	subcs	r6, r6, r2
  401d0e:	4675      	movcs	r5, lr
  401d10:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401d14:	ea55 0e06 	orrs.w	lr, r5, r6
  401d18:	d018      	beq.n	401d4c <__aeabi_ddiv+0x114>
  401d1a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401d1e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401d22:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401d26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401d2a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401d2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401d32:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401d36:	d1c0      	bne.n	401cba <__aeabi_ddiv+0x82>
  401d38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401d3c:	d10b      	bne.n	401d56 <__aeabi_ddiv+0x11e>
  401d3e:	ea41 0100 	orr.w	r1, r1, r0
  401d42:	f04f 0000 	mov.w	r0, #0
  401d46:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401d4a:	e7b6      	b.n	401cba <__aeabi_ddiv+0x82>
  401d4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401d50:	bf04      	itt	eq
  401d52:	4301      	orreq	r1, r0
  401d54:	2000      	moveq	r0, #0
  401d56:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401d5a:	bf88      	it	hi
  401d5c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401d60:	f63f aeaf 	bhi.w	401ac2 <__aeabi_dmul+0xde>
  401d64:	ebb5 0c03 	subs.w	ip, r5, r3
  401d68:	bf04      	itt	eq
  401d6a:	ebb6 0c02 	subseq.w	ip, r6, r2
  401d6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401d72:	f150 0000 	adcs.w	r0, r0, #0
  401d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401d7a:	bd70      	pop	{r4, r5, r6, pc}
  401d7c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401d80:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401d84:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401d88:	bfc2      	ittt	gt
  401d8a:	ebd4 050c 	rsbsgt	r5, r4, ip
  401d8e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401d92:	bd70      	popgt	{r4, r5, r6, pc}
  401d94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401d98:	f04f 0e00 	mov.w	lr, #0
  401d9c:	3c01      	subs	r4, #1
  401d9e:	e690      	b.n	401ac2 <__aeabi_dmul+0xde>
  401da0:	ea45 0e06 	orr.w	lr, r5, r6
  401da4:	e68d      	b.n	401ac2 <__aeabi_dmul+0xde>
  401da6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401daa:	ea94 0f0c 	teq	r4, ip
  401dae:	bf08      	it	eq
  401db0:	ea95 0f0c 	teqeq	r5, ip
  401db4:	f43f af3b 	beq.w	401c2e <__aeabi_dmul+0x24a>
  401db8:	ea94 0f0c 	teq	r4, ip
  401dbc:	d10a      	bne.n	401dd4 <__aeabi_ddiv+0x19c>
  401dbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401dc2:	f47f af34 	bne.w	401c2e <__aeabi_dmul+0x24a>
  401dc6:	ea95 0f0c 	teq	r5, ip
  401dca:	f47f af25 	bne.w	401c18 <__aeabi_dmul+0x234>
  401dce:	4610      	mov	r0, r2
  401dd0:	4619      	mov	r1, r3
  401dd2:	e72c      	b.n	401c2e <__aeabi_dmul+0x24a>
  401dd4:	ea95 0f0c 	teq	r5, ip
  401dd8:	d106      	bne.n	401de8 <__aeabi_ddiv+0x1b0>
  401dda:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401dde:	f43f aefd 	beq.w	401bdc <__aeabi_dmul+0x1f8>
  401de2:	4610      	mov	r0, r2
  401de4:	4619      	mov	r1, r3
  401de6:	e722      	b.n	401c2e <__aeabi_dmul+0x24a>
  401de8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401dec:	bf18      	it	ne
  401dee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401df2:	f47f aec5 	bne.w	401b80 <__aeabi_dmul+0x19c>
  401df6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401dfa:	f47f af0d 	bne.w	401c18 <__aeabi_dmul+0x234>
  401dfe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401e02:	f47f aeeb 	bne.w	401bdc <__aeabi_dmul+0x1f8>
  401e06:	e712      	b.n	401c2e <__aeabi_dmul+0x24a>

00401e08 <__gedf2>:
  401e08:	f04f 3cff 	mov.w	ip, #4294967295
  401e0c:	e006      	b.n	401e1c <__cmpdf2+0x4>
  401e0e:	bf00      	nop

00401e10 <__ledf2>:
  401e10:	f04f 0c01 	mov.w	ip, #1
  401e14:	e002      	b.n	401e1c <__cmpdf2+0x4>
  401e16:	bf00      	nop

00401e18 <__cmpdf2>:
  401e18:	f04f 0c01 	mov.w	ip, #1
  401e1c:	f84d cd04 	str.w	ip, [sp, #-4]!
  401e20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401e24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401e28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401e2c:	bf18      	it	ne
  401e2e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  401e32:	d01b      	beq.n	401e6c <__cmpdf2+0x54>
  401e34:	b001      	add	sp, #4
  401e36:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401e3a:	bf0c      	ite	eq
  401e3c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  401e40:	ea91 0f03 	teqne	r1, r3
  401e44:	bf02      	ittt	eq
  401e46:	ea90 0f02 	teqeq	r0, r2
  401e4a:	2000      	moveq	r0, #0
  401e4c:	4770      	bxeq	lr
  401e4e:	f110 0f00 	cmn.w	r0, #0
  401e52:	ea91 0f03 	teq	r1, r3
  401e56:	bf58      	it	pl
  401e58:	4299      	cmppl	r1, r3
  401e5a:	bf08      	it	eq
  401e5c:	4290      	cmpeq	r0, r2
  401e5e:	bf2c      	ite	cs
  401e60:	17d8      	asrcs	r0, r3, #31
  401e62:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401e66:	f040 0001 	orr.w	r0, r0, #1
  401e6a:	4770      	bx	lr
  401e6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401e70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401e74:	d102      	bne.n	401e7c <__cmpdf2+0x64>
  401e76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401e7a:	d107      	bne.n	401e8c <__cmpdf2+0x74>
  401e7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401e80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401e84:	d1d6      	bne.n	401e34 <__cmpdf2+0x1c>
  401e86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401e8a:	d0d3      	beq.n	401e34 <__cmpdf2+0x1c>
  401e8c:	f85d 0b04 	ldr.w	r0, [sp], #4
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop

00401e94 <__aeabi_cdrcmple>:
  401e94:	4684      	mov	ip, r0
  401e96:	4610      	mov	r0, r2
  401e98:	4662      	mov	r2, ip
  401e9a:	468c      	mov	ip, r1
  401e9c:	4619      	mov	r1, r3
  401e9e:	4663      	mov	r3, ip
  401ea0:	e000      	b.n	401ea4 <__aeabi_cdcmpeq>
  401ea2:	bf00      	nop

00401ea4 <__aeabi_cdcmpeq>:
  401ea4:	b501      	push	{r0, lr}
  401ea6:	f7ff ffb7 	bl	401e18 <__cmpdf2>
  401eaa:	2800      	cmp	r0, #0
  401eac:	bf48      	it	mi
  401eae:	f110 0f00 	cmnmi.w	r0, #0
  401eb2:	bd01      	pop	{r0, pc}

00401eb4 <__aeabi_dcmpeq>:
  401eb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  401eb8:	f7ff fff4 	bl	401ea4 <__aeabi_cdcmpeq>
  401ebc:	bf0c      	ite	eq
  401ebe:	2001      	moveq	r0, #1
  401ec0:	2000      	movne	r0, #0
  401ec2:	f85d fb08 	ldr.w	pc, [sp], #8
  401ec6:	bf00      	nop

00401ec8 <__aeabi_dcmplt>:
  401ec8:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ecc:	f7ff ffea 	bl	401ea4 <__aeabi_cdcmpeq>
  401ed0:	bf34      	ite	cc
  401ed2:	2001      	movcc	r0, #1
  401ed4:	2000      	movcs	r0, #0
  401ed6:	f85d fb08 	ldr.w	pc, [sp], #8
  401eda:	bf00      	nop

00401edc <__aeabi_dcmple>:
  401edc:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ee0:	f7ff ffe0 	bl	401ea4 <__aeabi_cdcmpeq>
  401ee4:	bf94      	ite	ls
  401ee6:	2001      	movls	r0, #1
  401ee8:	2000      	movhi	r0, #0
  401eea:	f85d fb08 	ldr.w	pc, [sp], #8
  401eee:	bf00      	nop

00401ef0 <__aeabi_dcmpge>:
  401ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ef4:	f7ff ffce 	bl	401e94 <__aeabi_cdrcmple>
  401ef8:	bf94      	ite	ls
  401efa:	2001      	movls	r0, #1
  401efc:	2000      	movhi	r0, #0
  401efe:	f85d fb08 	ldr.w	pc, [sp], #8
  401f02:	bf00      	nop

00401f04 <__aeabi_dcmpgt>:
  401f04:	f84d ed08 	str.w	lr, [sp, #-8]!
  401f08:	f7ff ffc4 	bl	401e94 <__aeabi_cdrcmple>
  401f0c:	bf34      	ite	cc
  401f0e:	2001      	movcc	r0, #1
  401f10:	2000      	movcs	r0, #0
  401f12:	f85d fb08 	ldr.w	pc, [sp], #8
  401f16:	bf00      	nop

00401f18 <__libc_init_array>:
  401f18:	b570      	push	{r4, r5, r6, lr}
  401f1a:	4e0f      	ldr	r6, [pc, #60]	; (401f58 <__libc_init_array+0x40>)
  401f1c:	4d0f      	ldr	r5, [pc, #60]	; (401f5c <__libc_init_array+0x44>)
  401f1e:	1b76      	subs	r6, r6, r5
  401f20:	10b6      	asrs	r6, r6, #2
  401f22:	bf18      	it	ne
  401f24:	2400      	movne	r4, #0
  401f26:	d005      	beq.n	401f34 <__libc_init_array+0x1c>
  401f28:	3401      	adds	r4, #1
  401f2a:	f855 3b04 	ldr.w	r3, [r5], #4
  401f2e:	4798      	blx	r3
  401f30:	42a6      	cmp	r6, r4
  401f32:	d1f9      	bne.n	401f28 <__libc_init_array+0x10>
  401f34:	4e0a      	ldr	r6, [pc, #40]	; (401f60 <__libc_init_array+0x48>)
  401f36:	4d0b      	ldr	r5, [pc, #44]	; (401f64 <__libc_init_array+0x4c>)
  401f38:	1b76      	subs	r6, r6, r5
  401f3a:	f005 f939 	bl	4071b0 <_init>
  401f3e:	10b6      	asrs	r6, r6, #2
  401f40:	bf18      	it	ne
  401f42:	2400      	movne	r4, #0
  401f44:	d006      	beq.n	401f54 <__libc_init_array+0x3c>
  401f46:	3401      	adds	r4, #1
  401f48:	f855 3b04 	ldr.w	r3, [r5], #4
  401f4c:	4798      	blx	r3
  401f4e:	42a6      	cmp	r6, r4
  401f50:	d1f9      	bne.n	401f46 <__libc_init_array+0x2e>
  401f52:	bd70      	pop	{r4, r5, r6, pc}
  401f54:	bd70      	pop	{r4, r5, r6, pc}
  401f56:	bf00      	nop
  401f58:	004071bc 	.word	0x004071bc
  401f5c:	004071bc 	.word	0x004071bc
  401f60:	004071c4 	.word	0x004071c4
  401f64:	004071bc 	.word	0x004071bc

00401f68 <memcpy>:
  401f68:	4684      	mov	ip, r0
  401f6a:	ea41 0300 	orr.w	r3, r1, r0
  401f6e:	f013 0303 	ands.w	r3, r3, #3
  401f72:	d16d      	bne.n	402050 <memcpy+0xe8>
  401f74:	3a40      	subs	r2, #64	; 0x40
  401f76:	d341      	bcc.n	401ffc <memcpy+0x94>
  401f78:	f851 3b04 	ldr.w	r3, [r1], #4
  401f7c:	f840 3b04 	str.w	r3, [r0], #4
  401f80:	f851 3b04 	ldr.w	r3, [r1], #4
  401f84:	f840 3b04 	str.w	r3, [r0], #4
  401f88:	f851 3b04 	ldr.w	r3, [r1], #4
  401f8c:	f840 3b04 	str.w	r3, [r0], #4
  401f90:	f851 3b04 	ldr.w	r3, [r1], #4
  401f94:	f840 3b04 	str.w	r3, [r0], #4
  401f98:	f851 3b04 	ldr.w	r3, [r1], #4
  401f9c:	f840 3b04 	str.w	r3, [r0], #4
  401fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fa4:	f840 3b04 	str.w	r3, [r0], #4
  401fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fac:	f840 3b04 	str.w	r3, [r0], #4
  401fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fb4:	f840 3b04 	str.w	r3, [r0], #4
  401fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fbc:	f840 3b04 	str.w	r3, [r0], #4
  401fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fc4:	f840 3b04 	str.w	r3, [r0], #4
  401fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fcc:	f840 3b04 	str.w	r3, [r0], #4
  401fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fd4:	f840 3b04 	str.w	r3, [r0], #4
  401fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fdc:	f840 3b04 	str.w	r3, [r0], #4
  401fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fe4:	f840 3b04 	str.w	r3, [r0], #4
  401fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fec:	f840 3b04 	str.w	r3, [r0], #4
  401ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  401ff4:	f840 3b04 	str.w	r3, [r0], #4
  401ff8:	3a40      	subs	r2, #64	; 0x40
  401ffa:	d2bd      	bcs.n	401f78 <memcpy+0x10>
  401ffc:	3230      	adds	r2, #48	; 0x30
  401ffe:	d311      	bcc.n	402024 <memcpy+0xbc>
  402000:	f851 3b04 	ldr.w	r3, [r1], #4
  402004:	f840 3b04 	str.w	r3, [r0], #4
  402008:	f851 3b04 	ldr.w	r3, [r1], #4
  40200c:	f840 3b04 	str.w	r3, [r0], #4
  402010:	f851 3b04 	ldr.w	r3, [r1], #4
  402014:	f840 3b04 	str.w	r3, [r0], #4
  402018:	f851 3b04 	ldr.w	r3, [r1], #4
  40201c:	f840 3b04 	str.w	r3, [r0], #4
  402020:	3a10      	subs	r2, #16
  402022:	d2ed      	bcs.n	402000 <memcpy+0x98>
  402024:	320c      	adds	r2, #12
  402026:	d305      	bcc.n	402034 <memcpy+0xcc>
  402028:	f851 3b04 	ldr.w	r3, [r1], #4
  40202c:	f840 3b04 	str.w	r3, [r0], #4
  402030:	3a04      	subs	r2, #4
  402032:	d2f9      	bcs.n	402028 <memcpy+0xc0>
  402034:	3204      	adds	r2, #4
  402036:	d008      	beq.n	40204a <memcpy+0xe2>
  402038:	07d2      	lsls	r2, r2, #31
  40203a:	bf1c      	itt	ne
  40203c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402040:	f800 3b01 	strbne.w	r3, [r0], #1
  402044:	d301      	bcc.n	40204a <memcpy+0xe2>
  402046:	880b      	ldrh	r3, [r1, #0]
  402048:	8003      	strh	r3, [r0, #0]
  40204a:	4660      	mov	r0, ip
  40204c:	4770      	bx	lr
  40204e:	bf00      	nop
  402050:	2a08      	cmp	r2, #8
  402052:	d313      	bcc.n	40207c <memcpy+0x114>
  402054:	078b      	lsls	r3, r1, #30
  402056:	d08d      	beq.n	401f74 <memcpy+0xc>
  402058:	f010 0303 	ands.w	r3, r0, #3
  40205c:	d08a      	beq.n	401f74 <memcpy+0xc>
  40205e:	f1c3 0304 	rsb	r3, r3, #4
  402062:	1ad2      	subs	r2, r2, r3
  402064:	07db      	lsls	r3, r3, #31
  402066:	bf1c      	itt	ne
  402068:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40206c:	f800 3b01 	strbne.w	r3, [r0], #1
  402070:	d380      	bcc.n	401f74 <memcpy+0xc>
  402072:	f831 3b02 	ldrh.w	r3, [r1], #2
  402076:	f820 3b02 	strh.w	r3, [r0], #2
  40207a:	e77b      	b.n	401f74 <memcpy+0xc>
  40207c:	3a04      	subs	r2, #4
  40207e:	d3d9      	bcc.n	402034 <memcpy+0xcc>
  402080:	3a01      	subs	r2, #1
  402082:	f811 3b01 	ldrb.w	r3, [r1], #1
  402086:	f800 3b01 	strb.w	r3, [r0], #1
  40208a:	d2f9      	bcs.n	402080 <memcpy+0x118>
  40208c:	780b      	ldrb	r3, [r1, #0]
  40208e:	7003      	strb	r3, [r0, #0]
  402090:	784b      	ldrb	r3, [r1, #1]
  402092:	7043      	strb	r3, [r0, #1]
  402094:	788b      	ldrb	r3, [r1, #2]
  402096:	7083      	strb	r3, [r0, #2]
  402098:	4660      	mov	r0, ip
  40209a:	4770      	bx	lr

0040209c <memset>:
  40209c:	b470      	push	{r4, r5, r6}
  40209e:	0786      	lsls	r6, r0, #30
  4020a0:	d046      	beq.n	402130 <memset+0x94>
  4020a2:	1e54      	subs	r4, r2, #1
  4020a4:	2a00      	cmp	r2, #0
  4020a6:	d041      	beq.n	40212c <memset+0x90>
  4020a8:	b2ca      	uxtb	r2, r1
  4020aa:	4603      	mov	r3, r0
  4020ac:	e002      	b.n	4020b4 <memset+0x18>
  4020ae:	f114 34ff 	adds.w	r4, r4, #4294967295
  4020b2:	d33b      	bcc.n	40212c <memset+0x90>
  4020b4:	f803 2b01 	strb.w	r2, [r3], #1
  4020b8:	079d      	lsls	r5, r3, #30
  4020ba:	d1f8      	bne.n	4020ae <memset+0x12>
  4020bc:	2c03      	cmp	r4, #3
  4020be:	d92e      	bls.n	40211e <memset+0x82>
  4020c0:	b2cd      	uxtb	r5, r1
  4020c2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4020c6:	2c0f      	cmp	r4, #15
  4020c8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4020cc:	d919      	bls.n	402102 <memset+0x66>
  4020ce:	f103 0210 	add.w	r2, r3, #16
  4020d2:	4626      	mov	r6, r4
  4020d4:	3e10      	subs	r6, #16
  4020d6:	2e0f      	cmp	r6, #15
  4020d8:	f842 5c10 	str.w	r5, [r2, #-16]
  4020dc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4020e0:	f842 5c08 	str.w	r5, [r2, #-8]
  4020e4:	f842 5c04 	str.w	r5, [r2, #-4]
  4020e8:	f102 0210 	add.w	r2, r2, #16
  4020ec:	d8f2      	bhi.n	4020d4 <memset+0x38>
  4020ee:	f1a4 0210 	sub.w	r2, r4, #16
  4020f2:	f022 020f 	bic.w	r2, r2, #15
  4020f6:	f004 040f 	and.w	r4, r4, #15
  4020fa:	3210      	adds	r2, #16
  4020fc:	2c03      	cmp	r4, #3
  4020fe:	4413      	add	r3, r2
  402100:	d90d      	bls.n	40211e <memset+0x82>
  402102:	461e      	mov	r6, r3
  402104:	4622      	mov	r2, r4
  402106:	3a04      	subs	r2, #4
  402108:	2a03      	cmp	r2, #3
  40210a:	f846 5b04 	str.w	r5, [r6], #4
  40210e:	d8fa      	bhi.n	402106 <memset+0x6a>
  402110:	1f22      	subs	r2, r4, #4
  402112:	f022 0203 	bic.w	r2, r2, #3
  402116:	3204      	adds	r2, #4
  402118:	4413      	add	r3, r2
  40211a:	f004 0403 	and.w	r4, r4, #3
  40211e:	b12c      	cbz	r4, 40212c <memset+0x90>
  402120:	b2c9      	uxtb	r1, r1
  402122:	441c      	add	r4, r3
  402124:	f803 1b01 	strb.w	r1, [r3], #1
  402128:	429c      	cmp	r4, r3
  40212a:	d1fb      	bne.n	402124 <memset+0x88>
  40212c:	bc70      	pop	{r4, r5, r6}
  40212e:	4770      	bx	lr
  402130:	4614      	mov	r4, r2
  402132:	4603      	mov	r3, r0
  402134:	e7c2      	b.n	4020bc <memset+0x20>
  402136:	bf00      	nop

00402138 <printf>:
  402138:	b40f      	push	{r0, r1, r2, r3}
  40213a:	b500      	push	{lr}
  40213c:	4907      	ldr	r1, [pc, #28]	; (40215c <printf+0x24>)
  40213e:	b083      	sub	sp, #12
  402140:	ab04      	add	r3, sp, #16
  402142:	6808      	ldr	r0, [r1, #0]
  402144:	f853 2b04 	ldr.w	r2, [r3], #4
  402148:	6881      	ldr	r1, [r0, #8]
  40214a:	9301      	str	r3, [sp, #4]
  40214c:	f000 f9a6 	bl	40249c <_vfprintf_r>
  402150:	b003      	add	sp, #12
  402152:	f85d eb04 	ldr.w	lr, [sp], #4
  402156:	b004      	add	sp, #16
  402158:	4770      	bx	lr
  40215a:	bf00      	nop
  40215c:	20400010 	.word	0x20400010

00402160 <_puts_r>:
  402160:	b5f0      	push	{r4, r5, r6, r7, lr}
  402162:	4605      	mov	r5, r0
  402164:	b089      	sub	sp, #36	; 0x24
  402166:	4608      	mov	r0, r1
  402168:	460c      	mov	r4, r1
  40216a:	f000 f929 	bl	4023c0 <strlen>
  40216e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402170:	4f21      	ldr	r7, [pc, #132]	; (4021f8 <_puts_r+0x98>)
  402172:	9404      	str	r4, [sp, #16]
  402174:	2601      	movs	r6, #1
  402176:	1c44      	adds	r4, r0, #1
  402178:	a904      	add	r1, sp, #16
  40217a:	2202      	movs	r2, #2
  40217c:	9403      	str	r4, [sp, #12]
  40217e:	9005      	str	r0, [sp, #20]
  402180:	68ac      	ldr	r4, [r5, #8]
  402182:	9706      	str	r7, [sp, #24]
  402184:	9607      	str	r6, [sp, #28]
  402186:	9101      	str	r1, [sp, #4]
  402188:	9202      	str	r2, [sp, #8]
  40218a:	b353      	cbz	r3, 4021e2 <_puts_r+0x82>
  40218c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40218e:	f013 0f01 	tst.w	r3, #1
  402192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402196:	b29a      	uxth	r2, r3
  402198:	d101      	bne.n	40219e <_puts_r+0x3e>
  40219a:	0590      	lsls	r0, r2, #22
  40219c:	d525      	bpl.n	4021ea <_puts_r+0x8a>
  40219e:	0491      	lsls	r1, r2, #18
  4021a0:	d406      	bmi.n	4021b0 <_puts_r+0x50>
  4021a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4021a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4021a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4021ac:	81a3      	strh	r3, [r4, #12]
  4021ae:	6662      	str	r2, [r4, #100]	; 0x64
  4021b0:	4628      	mov	r0, r5
  4021b2:	aa01      	add	r2, sp, #4
  4021b4:	4621      	mov	r1, r4
  4021b6:	f002 ff11 	bl	404fdc <__sfvwrite_r>
  4021ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4021bc:	2800      	cmp	r0, #0
  4021be:	bf0c      	ite	eq
  4021c0:	250a      	moveq	r5, #10
  4021c2:	f04f 35ff 	movne.w	r5, #4294967295
  4021c6:	07da      	lsls	r2, r3, #31
  4021c8:	d402      	bmi.n	4021d0 <_puts_r+0x70>
  4021ca:	89a3      	ldrh	r3, [r4, #12]
  4021cc:	059b      	lsls	r3, r3, #22
  4021ce:	d502      	bpl.n	4021d6 <_puts_r+0x76>
  4021d0:	4628      	mov	r0, r5
  4021d2:	b009      	add	sp, #36	; 0x24
  4021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4021d8:	f003 f8c4 	bl	405364 <__retarget_lock_release_recursive>
  4021dc:	4628      	mov	r0, r5
  4021de:	b009      	add	sp, #36	; 0x24
  4021e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021e2:	4628      	mov	r0, r5
  4021e4:	f002 fd72 	bl	404ccc <__sinit>
  4021e8:	e7d0      	b.n	40218c <_puts_r+0x2c>
  4021ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4021ec:	f003 f8b8 	bl	405360 <__retarget_lock_acquire_recursive>
  4021f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4021f4:	b29a      	uxth	r2, r3
  4021f6:	e7d2      	b.n	40219e <_puts_r+0x3e>
  4021f8:	00406f28 	.word	0x00406f28

004021fc <puts>:
  4021fc:	4b02      	ldr	r3, [pc, #8]	; (402208 <puts+0xc>)
  4021fe:	4601      	mov	r1, r0
  402200:	6818      	ldr	r0, [r3, #0]
  402202:	f7ff bfad 	b.w	402160 <_puts_r>
  402206:	bf00      	nop
  402208:	20400010 	.word	0x20400010

0040220c <setbuf>:
  40220c:	2900      	cmp	r1, #0
  40220e:	bf0c      	ite	eq
  402210:	2202      	moveq	r2, #2
  402212:	2200      	movne	r2, #0
  402214:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402218:	f000 b800 	b.w	40221c <setvbuf>

0040221c <setvbuf>:
  40221c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402220:	4c61      	ldr	r4, [pc, #388]	; (4023a8 <setvbuf+0x18c>)
  402222:	6825      	ldr	r5, [r4, #0]
  402224:	b083      	sub	sp, #12
  402226:	4604      	mov	r4, r0
  402228:	460f      	mov	r7, r1
  40222a:	4690      	mov	r8, r2
  40222c:	461e      	mov	r6, r3
  40222e:	b115      	cbz	r5, 402236 <setvbuf+0x1a>
  402230:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402232:	2b00      	cmp	r3, #0
  402234:	d064      	beq.n	402300 <setvbuf+0xe4>
  402236:	f1b8 0f02 	cmp.w	r8, #2
  40223a:	d006      	beq.n	40224a <setvbuf+0x2e>
  40223c:	f1b8 0f01 	cmp.w	r8, #1
  402240:	f200 809f 	bhi.w	402382 <setvbuf+0x166>
  402244:	2e00      	cmp	r6, #0
  402246:	f2c0 809c 	blt.w	402382 <setvbuf+0x166>
  40224a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40224c:	07d8      	lsls	r0, r3, #31
  40224e:	d534      	bpl.n	4022ba <setvbuf+0x9e>
  402250:	4621      	mov	r1, r4
  402252:	4628      	mov	r0, r5
  402254:	f002 fce2 	bl	404c1c <_fflush_r>
  402258:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40225a:	b141      	cbz	r1, 40226e <setvbuf+0x52>
  40225c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402260:	4299      	cmp	r1, r3
  402262:	d002      	beq.n	40226a <setvbuf+0x4e>
  402264:	4628      	mov	r0, r5
  402266:	f002 fdd3 	bl	404e10 <_free_r>
  40226a:	2300      	movs	r3, #0
  40226c:	6323      	str	r3, [r4, #48]	; 0x30
  40226e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402272:	2200      	movs	r2, #0
  402274:	61a2      	str	r2, [r4, #24]
  402276:	6062      	str	r2, [r4, #4]
  402278:	061a      	lsls	r2, r3, #24
  40227a:	d43a      	bmi.n	4022f2 <setvbuf+0xd6>
  40227c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402280:	f023 0303 	bic.w	r3, r3, #3
  402284:	f1b8 0f02 	cmp.w	r8, #2
  402288:	81a3      	strh	r3, [r4, #12]
  40228a:	d01d      	beq.n	4022c8 <setvbuf+0xac>
  40228c:	ab01      	add	r3, sp, #4
  40228e:	466a      	mov	r2, sp
  402290:	4621      	mov	r1, r4
  402292:	4628      	mov	r0, r5
  402294:	f003 f868 	bl	405368 <__swhatbuf_r>
  402298:	89a3      	ldrh	r3, [r4, #12]
  40229a:	4318      	orrs	r0, r3
  40229c:	81a0      	strh	r0, [r4, #12]
  40229e:	2e00      	cmp	r6, #0
  4022a0:	d132      	bne.n	402308 <setvbuf+0xec>
  4022a2:	9e00      	ldr	r6, [sp, #0]
  4022a4:	4630      	mov	r0, r6
  4022a6:	f003 f8d7 	bl	405458 <malloc>
  4022aa:	4607      	mov	r7, r0
  4022ac:	2800      	cmp	r0, #0
  4022ae:	d06b      	beq.n	402388 <setvbuf+0x16c>
  4022b0:	89a3      	ldrh	r3, [r4, #12]
  4022b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4022b6:	81a3      	strh	r3, [r4, #12]
  4022b8:	e028      	b.n	40230c <setvbuf+0xf0>
  4022ba:	89a3      	ldrh	r3, [r4, #12]
  4022bc:	0599      	lsls	r1, r3, #22
  4022be:	d4c7      	bmi.n	402250 <setvbuf+0x34>
  4022c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4022c2:	f003 f84d 	bl	405360 <__retarget_lock_acquire_recursive>
  4022c6:	e7c3      	b.n	402250 <setvbuf+0x34>
  4022c8:	2500      	movs	r5, #0
  4022ca:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4022cc:	2600      	movs	r6, #0
  4022ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4022d2:	f043 0302 	orr.w	r3, r3, #2
  4022d6:	2001      	movs	r0, #1
  4022d8:	60a6      	str	r6, [r4, #8]
  4022da:	07ce      	lsls	r6, r1, #31
  4022dc:	81a3      	strh	r3, [r4, #12]
  4022de:	6022      	str	r2, [r4, #0]
  4022e0:	6122      	str	r2, [r4, #16]
  4022e2:	6160      	str	r0, [r4, #20]
  4022e4:	d401      	bmi.n	4022ea <setvbuf+0xce>
  4022e6:	0598      	lsls	r0, r3, #22
  4022e8:	d53e      	bpl.n	402368 <setvbuf+0x14c>
  4022ea:	4628      	mov	r0, r5
  4022ec:	b003      	add	sp, #12
  4022ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022f2:	6921      	ldr	r1, [r4, #16]
  4022f4:	4628      	mov	r0, r5
  4022f6:	f002 fd8b 	bl	404e10 <_free_r>
  4022fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4022fe:	e7bd      	b.n	40227c <setvbuf+0x60>
  402300:	4628      	mov	r0, r5
  402302:	f002 fce3 	bl	404ccc <__sinit>
  402306:	e796      	b.n	402236 <setvbuf+0x1a>
  402308:	2f00      	cmp	r7, #0
  40230a:	d0cb      	beq.n	4022a4 <setvbuf+0x88>
  40230c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40230e:	2b00      	cmp	r3, #0
  402310:	d033      	beq.n	40237a <setvbuf+0x15e>
  402312:	9b00      	ldr	r3, [sp, #0]
  402314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402318:	6027      	str	r7, [r4, #0]
  40231a:	429e      	cmp	r6, r3
  40231c:	bf1c      	itt	ne
  40231e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402322:	81a2      	strhne	r2, [r4, #12]
  402324:	f1b8 0f01 	cmp.w	r8, #1
  402328:	bf04      	itt	eq
  40232a:	f042 0201 	orreq.w	r2, r2, #1
  40232e:	81a2      	strheq	r2, [r4, #12]
  402330:	b292      	uxth	r2, r2
  402332:	f012 0308 	ands.w	r3, r2, #8
  402336:	6127      	str	r7, [r4, #16]
  402338:	6166      	str	r6, [r4, #20]
  40233a:	d00e      	beq.n	40235a <setvbuf+0x13e>
  40233c:	07d1      	lsls	r1, r2, #31
  40233e:	d51a      	bpl.n	402376 <setvbuf+0x15a>
  402340:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402342:	4276      	negs	r6, r6
  402344:	2300      	movs	r3, #0
  402346:	f015 0501 	ands.w	r5, r5, #1
  40234a:	61a6      	str	r6, [r4, #24]
  40234c:	60a3      	str	r3, [r4, #8]
  40234e:	d009      	beq.n	402364 <setvbuf+0x148>
  402350:	2500      	movs	r5, #0
  402352:	4628      	mov	r0, r5
  402354:	b003      	add	sp, #12
  402356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40235a:	60a3      	str	r3, [r4, #8]
  40235c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40235e:	f015 0501 	ands.w	r5, r5, #1
  402362:	d1f5      	bne.n	402350 <setvbuf+0x134>
  402364:	0593      	lsls	r3, r2, #22
  402366:	d4c0      	bmi.n	4022ea <setvbuf+0xce>
  402368:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40236a:	f002 fffb 	bl	405364 <__retarget_lock_release_recursive>
  40236e:	4628      	mov	r0, r5
  402370:	b003      	add	sp, #12
  402372:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402376:	60a6      	str	r6, [r4, #8]
  402378:	e7f0      	b.n	40235c <setvbuf+0x140>
  40237a:	4628      	mov	r0, r5
  40237c:	f002 fca6 	bl	404ccc <__sinit>
  402380:	e7c7      	b.n	402312 <setvbuf+0xf6>
  402382:	f04f 35ff 	mov.w	r5, #4294967295
  402386:	e7b0      	b.n	4022ea <setvbuf+0xce>
  402388:	f8dd 9000 	ldr.w	r9, [sp]
  40238c:	45b1      	cmp	r9, r6
  40238e:	d004      	beq.n	40239a <setvbuf+0x17e>
  402390:	4648      	mov	r0, r9
  402392:	f003 f861 	bl	405458 <malloc>
  402396:	4607      	mov	r7, r0
  402398:	b920      	cbnz	r0, 4023a4 <setvbuf+0x188>
  40239a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40239e:	f04f 35ff 	mov.w	r5, #4294967295
  4023a2:	e792      	b.n	4022ca <setvbuf+0xae>
  4023a4:	464e      	mov	r6, r9
  4023a6:	e783      	b.n	4022b0 <setvbuf+0x94>
  4023a8:	20400010 	.word	0x20400010
	...

004023c0 <strlen>:
  4023c0:	f890 f000 	pld	[r0]
  4023c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4023c8:	f020 0107 	bic.w	r1, r0, #7
  4023cc:	f06f 0c00 	mvn.w	ip, #0
  4023d0:	f010 0407 	ands.w	r4, r0, #7
  4023d4:	f891 f020 	pld	[r1, #32]
  4023d8:	f040 8049 	bne.w	40246e <strlen+0xae>
  4023dc:	f04f 0400 	mov.w	r4, #0
  4023e0:	f06f 0007 	mvn.w	r0, #7
  4023e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4023e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4023ec:	f100 0008 	add.w	r0, r0, #8
  4023f0:	fa82 f24c 	uadd8	r2, r2, ip
  4023f4:	faa4 f28c 	sel	r2, r4, ip
  4023f8:	fa83 f34c 	uadd8	r3, r3, ip
  4023fc:	faa2 f38c 	sel	r3, r2, ip
  402400:	bb4b      	cbnz	r3, 402456 <strlen+0x96>
  402402:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402406:	fa82 f24c 	uadd8	r2, r2, ip
  40240a:	f100 0008 	add.w	r0, r0, #8
  40240e:	faa4 f28c 	sel	r2, r4, ip
  402412:	fa83 f34c 	uadd8	r3, r3, ip
  402416:	faa2 f38c 	sel	r3, r2, ip
  40241a:	b9e3      	cbnz	r3, 402456 <strlen+0x96>
  40241c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402420:	fa82 f24c 	uadd8	r2, r2, ip
  402424:	f100 0008 	add.w	r0, r0, #8
  402428:	faa4 f28c 	sel	r2, r4, ip
  40242c:	fa83 f34c 	uadd8	r3, r3, ip
  402430:	faa2 f38c 	sel	r3, r2, ip
  402434:	b97b      	cbnz	r3, 402456 <strlen+0x96>
  402436:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40243a:	f101 0120 	add.w	r1, r1, #32
  40243e:	fa82 f24c 	uadd8	r2, r2, ip
  402442:	f100 0008 	add.w	r0, r0, #8
  402446:	faa4 f28c 	sel	r2, r4, ip
  40244a:	fa83 f34c 	uadd8	r3, r3, ip
  40244e:	faa2 f38c 	sel	r3, r2, ip
  402452:	2b00      	cmp	r3, #0
  402454:	d0c6      	beq.n	4023e4 <strlen+0x24>
  402456:	2a00      	cmp	r2, #0
  402458:	bf04      	itt	eq
  40245a:	3004      	addeq	r0, #4
  40245c:	461a      	moveq	r2, r3
  40245e:	ba12      	rev	r2, r2
  402460:	fab2 f282 	clz	r2, r2
  402464:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402468:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40246c:	4770      	bx	lr
  40246e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402472:	f004 0503 	and.w	r5, r4, #3
  402476:	f1c4 0000 	rsb	r0, r4, #0
  40247a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40247e:	f014 0f04 	tst.w	r4, #4
  402482:	f891 f040 	pld	[r1, #64]	; 0x40
  402486:	fa0c f505 	lsl.w	r5, ip, r5
  40248a:	ea62 0205 	orn	r2, r2, r5
  40248e:	bf1c      	itt	ne
  402490:	ea63 0305 	ornne	r3, r3, r5
  402494:	4662      	movne	r2, ip
  402496:	f04f 0400 	mov.w	r4, #0
  40249a:	e7a9      	b.n	4023f0 <strlen+0x30>

0040249c <_vfprintf_r>:
  40249c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024a0:	b0c1      	sub	sp, #260	; 0x104
  4024a2:	461d      	mov	r5, r3
  4024a4:	468a      	mov	sl, r1
  4024a6:	4691      	mov	r9, r2
  4024a8:	4604      	mov	r4, r0
  4024aa:	9008      	str	r0, [sp, #32]
  4024ac:	f002 ff46 	bl	40533c <_localeconv_r>
  4024b0:	6803      	ldr	r3, [r0, #0]
  4024b2:	9315      	str	r3, [sp, #84]	; 0x54
  4024b4:	4618      	mov	r0, r3
  4024b6:	f7ff ff83 	bl	4023c0 <strlen>
  4024ba:	950e      	str	r5, [sp, #56]	; 0x38
  4024bc:	9014      	str	r0, [sp, #80]	; 0x50
  4024be:	b11c      	cbz	r4, 4024c8 <_vfprintf_r+0x2c>
  4024c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4024c2:	2b00      	cmp	r3, #0
  4024c4:	f000 825f 	beq.w	402986 <_vfprintf_r+0x4ea>
  4024c8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4024cc:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4024d0:	f013 0f01 	tst.w	r3, #1
  4024d4:	b293      	uxth	r3, r2
  4024d6:	d102      	bne.n	4024de <_vfprintf_r+0x42>
  4024d8:	0599      	lsls	r1, r3, #22
  4024da:	f140 8275 	bpl.w	4029c8 <_vfprintf_r+0x52c>
  4024de:	049f      	lsls	r7, r3, #18
  4024e0:	d40a      	bmi.n	4024f8 <_vfprintf_r+0x5c>
  4024e2:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  4024e6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  4024ea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4024ee:	f8aa 300c 	strh.w	r3, [sl, #12]
  4024f2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  4024f6:	b29b      	uxth	r3, r3
  4024f8:	071e      	lsls	r6, r3, #28
  4024fa:	f140 8223 	bpl.w	402944 <_vfprintf_r+0x4a8>
  4024fe:	f8da 2010 	ldr.w	r2, [sl, #16]
  402502:	2a00      	cmp	r2, #0
  402504:	f000 821e 	beq.w	402944 <_vfprintf_r+0x4a8>
  402508:	f003 021a 	and.w	r2, r3, #26
  40250c:	2a0a      	cmp	r2, #10
  40250e:	f000 823e 	beq.w	40298e <_vfprintf_r+0x4f2>
  402512:	2300      	movs	r3, #0
  402514:	4618      	mov	r0, r3
  402516:	9311      	str	r3, [sp, #68]	; 0x44
  402518:	9313      	str	r3, [sp, #76]	; 0x4c
  40251a:	9312      	str	r3, [sp, #72]	; 0x48
  40251c:	9325      	str	r3, [sp, #148]	; 0x94
  40251e:	9324      	str	r3, [sp, #144]	; 0x90
  402520:	9318      	str	r3, [sp, #96]	; 0x60
  402522:	9319      	str	r3, [sp, #100]	; 0x64
  402524:	930b      	str	r3, [sp, #44]	; 0x2c
  402526:	ab30      	add	r3, sp, #192	; 0xc0
  402528:	9323      	str	r3, [sp, #140]	; 0x8c
  40252a:	4698      	mov	r8, r3
  40252c:	9016      	str	r0, [sp, #88]	; 0x58
  40252e:	9017      	str	r0, [sp, #92]	; 0x5c
  402530:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  402534:	f899 3000 	ldrb.w	r3, [r9]
  402538:	464c      	mov	r4, r9
  40253a:	b1eb      	cbz	r3, 402578 <_vfprintf_r+0xdc>
  40253c:	2b25      	cmp	r3, #37	; 0x25
  40253e:	d102      	bne.n	402546 <_vfprintf_r+0xaa>
  402540:	e01a      	b.n	402578 <_vfprintf_r+0xdc>
  402542:	2b25      	cmp	r3, #37	; 0x25
  402544:	d003      	beq.n	40254e <_vfprintf_r+0xb2>
  402546:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40254a:	2b00      	cmp	r3, #0
  40254c:	d1f9      	bne.n	402542 <_vfprintf_r+0xa6>
  40254e:	eba4 0509 	sub.w	r5, r4, r9
  402552:	b18d      	cbz	r5, 402578 <_vfprintf_r+0xdc>
  402554:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402556:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402558:	f8c8 9000 	str.w	r9, [r8]
  40255c:	3301      	adds	r3, #1
  40255e:	442a      	add	r2, r5
  402560:	2b07      	cmp	r3, #7
  402562:	f8c8 5004 	str.w	r5, [r8, #4]
  402566:	9225      	str	r2, [sp, #148]	; 0x94
  402568:	9324      	str	r3, [sp, #144]	; 0x90
  40256a:	f300 8201 	bgt.w	402970 <_vfprintf_r+0x4d4>
  40256e:	f108 0808 	add.w	r8, r8, #8
  402572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402574:	442b      	add	r3, r5
  402576:	930b      	str	r3, [sp, #44]	; 0x2c
  402578:	7823      	ldrb	r3, [r4, #0]
  40257a:	2b00      	cmp	r3, #0
  40257c:	f000 83f0 	beq.w	402d60 <_vfprintf_r+0x8c4>
  402580:	2300      	movs	r3, #0
  402582:	461a      	mov	r2, r3
  402584:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402588:	4619      	mov	r1, r3
  40258a:	930c      	str	r3, [sp, #48]	; 0x30
  40258c:	469b      	mov	fp, r3
  40258e:	7866      	ldrb	r6, [r4, #1]
  402590:	f04f 33ff 	mov.w	r3, #4294967295
  402594:	f104 0901 	add.w	r9, r4, #1
  402598:	9309      	str	r3, [sp, #36]	; 0x24
  40259a:	f109 0901 	add.w	r9, r9, #1
  40259e:	f1a6 0320 	sub.w	r3, r6, #32
  4025a2:	2b58      	cmp	r3, #88	; 0x58
  4025a4:	f200 83bf 	bhi.w	402d26 <_vfprintf_r+0x88a>
  4025a8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4025ac:	03bd02e0 	.word	0x03bd02e0
  4025b0:	034f03bd 	.word	0x034f03bd
  4025b4:	03bd03bd 	.word	0x03bd03bd
  4025b8:	03bd03bd 	.word	0x03bd03bd
  4025bc:	03bd03bd 	.word	0x03bd03bd
  4025c0:	03080354 	.word	0x03080354
  4025c4:	021a03bd 	.word	0x021a03bd
  4025c8:	03bd02e8 	.word	0x03bd02e8
  4025cc:	033a0303 	.word	0x033a0303
  4025d0:	033a033a 	.word	0x033a033a
  4025d4:	033a033a 	.word	0x033a033a
  4025d8:	033a033a 	.word	0x033a033a
  4025dc:	033a033a 	.word	0x033a033a
  4025e0:	03bd03bd 	.word	0x03bd03bd
  4025e4:	03bd03bd 	.word	0x03bd03bd
  4025e8:	03bd03bd 	.word	0x03bd03bd
  4025ec:	03bd03bd 	.word	0x03bd03bd
  4025f0:	03bd03bd 	.word	0x03bd03bd
  4025f4:	03620349 	.word	0x03620349
  4025f8:	036203bd 	.word	0x036203bd
  4025fc:	03bd03bd 	.word	0x03bd03bd
  402600:	03bd03bd 	.word	0x03bd03bd
  402604:	03bd03a2 	.word	0x03bd03a2
  402608:	006f03bd 	.word	0x006f03bd
  40260c:	03bd03bd 	.word	0x03bd03bd
  402610:	03bd03bd 	.word	0x03bd03bd
  402614:	005903bd 	.word	0x005903bd
  402618:	03bd03bd 	.word	0x03bd03bd
  40261c:	03bd031e 	.word	0x03bd031e
  402620:	03bd03bd 	.word	0x03bd03bd
  402624:	03bd03bd 	.word	0x03bd03bd
  402628:	03bd03bd 	.word	0x03bd03bd
  40262c:	03bd03bd 	.word	0x03bd03bd
  402630:	032403bd 	.word	0x032403bd
  402634:	03620273 	.word	0x03620273
  402638:	03620362 	.word	0x03620362
  40263c:	027302b7 	.word	0x027302b7
  402640:	03bd03bd 	.word	0x03bd03bd
  402644:	03bd02bc 	.word	0x03bd02bc
  402648:	007102c9 	.word	0x007102c9
  40264c:	0247030d 	.word	0x0247030d
  402650:	025203bd 	.word	0x025203bd
  402654:	005b03bd 	.word	0x005b03bd
  402658:	03bd03bd 	.word	0x03bd03bd
  40265c:	021f      	.short	0x021f
  40265e:	f04b 0b10 	orr.w	fp, fp, #16
  402662:	f01b 0f20 	tst.w	fp, #32
  402666:	f040 8353 	bne.w	402d10 <_vfprintf_r+0x874>
  40266a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40266c:	f01b 0f10 	tst.w	fp, #16
  402670:	4613      	mov	r3, r2
  402672:	f040 85b4 	bne.w	4031de <_vfprintf_r+0xd42>
  402676:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40267a:	f000 85b0 	beq.w	4031de <_vfprintf_r+0xd42>
  40267e:	8814      	ldrh	r4, [r2, #0]
  402680:	3204      	adds	r2, #4
  402682:	2500      	movs	r5, #0
  402684:	2301      	movs	r3, #1
  402686:	920e      	str	r2, [sp, #56]	; 0x38
  402688:	e014      	b.n	4026b4 <_vfprintf_r+0x218>
  40268a:	f04b 0b10 	orr.w	fp, fp, #16
  40268e:	f01b 0320 	ands.w	r3, fp, #32
  402692:	f040 8332 	bne.w	402cfa <_vfprintf_r+0x85e>
  402696:	f01b 0210 	ands.w	r2, fp, #16
  40269a:	f040 8589 	bne.w	4031b0 <_vfprintf_r+0xd14>
  40269e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4026a2:	f000 8585 	beq.w	4031b0 <_vfprintf_r+0xd14>
  4026a6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4026a8:	4613      	mov	r3, r2
  4026aa:	460a      	mov	r2, r1
  4026ac:	3204      	adds	r2, #4
  4026ae:	880c      	ldrh	r4, [r1, #0]
  4026b0:	920e      	str	r2, [sp, #56]	; 0x38
  4026b2:	2500      	movs	r5, #0
  4026b4:	f04f 0a00 	mov.w	sl, #0
  4026b8:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4026bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026be:	1c4a      	adds	r2, r1, #1
  4026c0:	f000 820b 	beq.w	402ada <_vfprintf_r+0x63e>
  4026c4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4026c8:	9206      	str	r2, [sp, #24]
  4026ca:	ea54 0205 	orrs.w	r2, r4, r5
  4026ce:	f040 820a 	bne.w	402ae6 <_vfprintf_r+0x64a>
  4026d2:	2900      	cmp	r1, #0
  4026d4:	f040 846f 	bne.w	402fb6 <_vfprintf_r+0xb1a>
  4026d8:	2b00      	cmp	r3, #0
  4026da:	f040 852d 	bne.w	403138 <_vfprintf_r+0xc9c>
  4026de:	f01b 0301 	ands.w	r3, fp, #1
  4026e2:	930d      	str	r3, [sp, #52]	; 0x34
  4026e4:	f000 8668 	beq.w	4033b8 <_vfprintf_r+0xf1c>
  4026e8:	af40      	add	r7, sp, #256	; 0x100
  4026ea:	2330      	movs	r3, #48	; 0x30
  4026ec:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4026f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4026f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4026f4:	4293      	cmp	r3, r2
  4026f6:	bfb8      	it	lt
  4026f8:	4613      	movlt	r3, r2
  4026fa:	9307      	str	r3, [sp, #28]
  4026fc:	2300      	movs	r3, #0
  4026fe:	9310      	str	r3, [sp, #64]	; 0x40
  402700:	f1ba 0f00 	cmp.w	sl, #0
  402704:	d002      	beq.n	40270c <_vfprintf_r+0x270>
  402706:	9b07      	ldr	r3, [sp, #28]
  402708:	3301      	adds	r3, #1
  40270a:	9307      	str	r3, [sp, #28]
  40270c:	9b06      	ldr	r3, [sp, #24]
  40270e:	f013 0302 	ands.w	r3, r3, #2
  402712:	930f      	str	r3, [sp, #60]	; 0x3c
  402714:	d002      	beq.n	40271c <_vfprintf_r+0x280>
  402716:	9b07      	ldr	r3, [sp, #28]
  402718:	3302      	adds	r3, #2
  40271a:	9307      	str	r3, [sp, #28]
  40271c:	9b06      	ldr	r3, [sp, #24]
  40271e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402722:	f040 831b 	bne.w	402d5c <_vfprintf_r+0x8c0>
  402726:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402728:	9a07      	ldr	r2, [sp, #28]
  40272a:	eba3 0b02 	sub.w	fp, r3, r2
  40272e:	f1bb 0f00 	cmp.w	fp, #0
  402732:	f340 8313 	ble.w	402d5c <_vfprintf_r+0x8c0>
  402736:	f1bb 0f10 	cmp.w	fp, #16
  40273a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40273c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40273e:	dd28      	ble.n	402792 <_vfprintf_r+0x2f6>
  402740:	4643      	mov	r3, r8
  402742:	2410      	movs	r4, #16
  402744:	46a8      	mov	r8, r5
  402746:	f8dd a020 	ldr.w	sl, [sp, #32]
  40274a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40274c:	e006      	b.n	40275c <_vfprintf_r+0x2c0>
  40274e:	f1ab 0b10 	sub.w	fp, fp, #16
  402752:	f1bb 0f10 	cmp.w	fp, #16
  402756:	f103 0308 	add.w	r3, r3, #8
  40275a:	dd18      	ble.n	40278e <_vfprintf_r+0x2f2>
  40275c:	3201      	adds	r2, #1
  40275e:	48b9      	ldr	r0, [pc, #740]	; (402a44 <_vfprintf_r+0x5a8>)
  402760:	9224      	str	r2, [sp, #144]	; 0x90
  402762:	3110      	adds	r1, #16
  402764:	2a07      	cmp	r2, #7
  402766:	9125      	str	r1, [sp, #148]	; 0x94
  402768:	e883 0011 	stmia.w	r3, {r0, r4}
  40276c:	ddef      	ble.n	40274e <_vfprintf_r+0x2b2>
  40276e:	aa23      	add	r2, sp, #140	; 0x8c
  402770:	4629      	mov	r1, r5
  402772:	4650      	mov	r0, sl
  402774:	f003 ff3a 	bl	4065ec <__sprint_r>
  402778:	2800      	cmp	r0, #0
  40277a:	f040 836a 	bne.w	402e52 <_vfprintf_r+0x9b6>
  40277e:	f1ab 0b10 	sub.w	fp, fp, #16
  402782:	f1bb 0f10 	cmp.w	fp, #16
  402786:	9925      	ldr	r1, [sp, #148]	; 0x94
  402788:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40278a:	ab30      	add	r3, sp, #192	; 0xc0
  40278c:	dce6      	bgt.n	40275c <_vfprintf_r+0x2c0>
  40278e:	4645      	mov	r5, r8
  402790:	4698      	mov	r8, r3
  402792:	3201      	adds	r2, #1
  402794:	4bab      	ldr	r3, [pc, #684]	; (402a44 <_vfprintf_r+0x5a8>)
  402796:	9224      	str	r2, [sp, #144]	; 0x90
  402798:	eb0b 0401 	add.w	r4, fp, r1
  40279c:	2a07      	cmp	r2, #7
  40279e:	9425      	str	r4, [sp, #148]	; 0x94
  4027a0:	e888 0808 	stmia.w	r8, {r3, fp}
  4027a4:	f300 84cd 	bgt.w	403142 <_vfprintf_r+0xca6>
  4027a8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4027ac:	f108 0808 	add.w	r8, r8, #8
  4027b0:	f1ba 0f00 	cmp.w	sl, #0
  4027b4:	d00e      	beq.n	4027d4 <_vfprintf_r+0x338>
  4027b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027b8:	3301      	adds	r3, #1
  4027ba:	3401      	adds	r4, #1
  4027bc:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4027c0:	2201      	movs	r2, #1
  4027c2:	2b07      	cmp	r3, #7
  4027c4:	9425      	str	r4, [sp, #148]	; 0x94
  4027c6:	9324      	str	r3, [sp, #144]	; 0x90
  4027c8:	e888 0006 	stmia.w	r8, {r1, r2}
  4027cc:	f300 840a 	bgt.w	402fe4 <_vfprintf_r+0xb48>
  4027d0:	f108 0808 	add.w	r8, r8, #8
  4027d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4027d6:	b16b      	cbz	r3, 4027f4 <_vfprintf_r+0x358>
  4027d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027da:	3301      	adds	r3, #1
  4027dc:	3402      	adds	r4, #2
  4027de:	a91c      	add	r1, sp, #112	; 0x70
  4027e0:	2202      	movs	r2, #2
  4027e2:	2b07      	cmp	r3, #7
  4027e4:	9425      	str	r4, [sp, #148]	; 0x94
  4027e6:	9324      	str	r3, [sp, #144]	; 0x90
  4027e8:	e888 0006 	stmia.w	r8, {r1, r2}
  4027ec:	f300 8406 	bgt.w	402ffc <_vfprintf_r+0xb60>
  4027f0:	f108 0808 	add.w	r8, r8, #8
  4027f4:	2d80      	cmp	r5, #128	; 0x80
  4027f6:	f000 832e 	beq.w	402e56 <_vfprintf_r+0x9ba>
  4027fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4027fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4027fe:	eba3 0a02 	sub.w	sl, r3, r2
  402802:	f1ba 0f00 	cmp.w	sl, #0
  402806:	dd3b      	ble.n	402880 <_vfprintf_r+0x3e4>
  402808:	f1ba 0f10 	cmp.w	sl, #16
  40280c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40280e:	4d8e      	ldr	r5, [pc, #568]	; (402a48 <_vfprintf_r+0x5ac>)
  402810:	dd2b      	ble.n	40286a <_vfprintf_r+0x3ce>
  402812:	4642      	mov	r2, r8
  402814:	4621      	mov	r1, r4
  402816:	46b0      	mov	r8, r6
  402818:	f04f 0b10 	mov.w	fp, #16
  40281c:	462e      	mov	r6, r5
  40281e:	9c08      	ldr	r4, [sp, #32]
  402820:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402822:	e006      	b.n	402832 <_vfprintf_r+0x396>
  402824:	f1aa 0a10 	sub.w	sl, sl, #16
  402828:	f1ba 0f10 	cmp.w	sl, #16
  40282c:	f102 0208 	add.w	r2, r2, #8
  402830:	dd17      	ble.n	402862 <_vfprintf_r+0x3c6>
  402832:	3301      	adds	r3, #1
  402834:	3110      	adds	r1, #16
  402836:	2b07      	cmp	r3, #7
  402838:	9125      	str	r1, [sp, #148]	; 0x94
  40283a:	9324      	str	r3, [sp, #144]	; 0x90
  40283c:	e882 0840 	stmia.w	r2, {r6, fp}
  402840:	ddf0      	ble.n	402824 <_vfprintf_r+0x388>
  402842:	aa23      	add	r2, sp, #140	; 0x8c
  402844:	4629      	mov	r1, r5
  402846:	4620      	mov	r0, r4
  402848:	f003 fed0 	bl	4065ec <__sprint_r>
  40284c:	2800      	cmp	r0, #0
  40284e:	f040 8300 	bne.w	402e52 <_vfprintf_r+0x9b6>
  402852:	f1aa 0a10 	sub.w	sl, sl, #16
  402856:	f1ba 0f10 	cmp.w	sl, #16
  40285a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40285c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40285e:	aa30      	add	r2, sp, #192	; 0xc0
  402860:	dce7      	bgt.n	402832 <_vfprintf_r+0x396>
  402862:	4635      	mov	r5, r6
  402864:	460c      	mov	r4, r1
  402866:	4646      	mov	r6, r8
  402868:	4690      	mov	r8, r2
  40286a:	3301      	adds	r3, #1
  40286c:	4454      	add	r4, sl
  40286e:	2b07      	cmp	r3, #7
  402870:	9425      	str	r4, [sp, #148]	; 0x94
  402872:	9324      	str	r3, [sp, #144]	; 0x90
  402874:	e888 0420 	stmia.w	r8, {r5, sl}
  402878:	f300 83a9 	bgt.w	402fce <_vfprintf_r+0xb32>
  40287c:	f108 0808 	add.w	r8, r8, #8
  402880:	9b06      	ldr	r3, [sp, #24]
  402882:	05db      	lsls	r3, r3, #23
  402884:	f100 8285 	bmi.w	402d92 <_vfprintf_r+0x8f6>
  402888:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40288a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40288c:	f8c8 7000 	str.w	r7, [r8]
  402890:	3301      	adds	r3, #1
  402892:	440c      	add	r4, r1
  402894:	2b07      	cmp	r3, #7
  402896:	9425      	str	r4, [sp, #148]	; 0x94
  402898:	f8c8 1004 	str.w	r1, [r8, #4]
  40289c:	9324      	str	r3, [sp, #144]	; 0x90
  40289e:	f300 8375 	bgt.w	402f8c <_vfprintf_r+0xaf0>
  4028a2:	f108 0808 	add.w	r8, r8, #8
  4028a6:	9b06      	ldr	r3, [sp, #24]
  4028a8:	0759      	lsls	r1, r3, #29
  4028aa:	d53b      	bpl.n	402924 <_vfprintf_r+0x488>
  4028ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4028ae:	9a07      	ldr	r2, [sp, #28]
  4028b0:	1a9d      	subs	r5, r3, r2
  4028b2:	2d00      	cmp	r5, #0
  4028b4:	dd36      	ble.n	402924 <_vfprintf_r+0x488>
  4028b6:	2d10      	cmp	r5, #16
  4028b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028ba:	dd21      	ble.n	402900 <_vfprintf_r+0x464>
  4028bc:	2610      	movs	r6, #16
  4028be:	9f08      	ldr	r7, [sp, #32]
  4028c0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4028c4:	e004      	b.n	4028d0 <_vfprintf_r+0x434>
  4028c6:	3d10      	subs	r5, #16
  4028c8:	2d10      	cmp	r5, #16
  4028ca:	f108 0808 	add.w	r8, r8, #8
  4028ce:	dd17      	ble.n	402900 <_vfprintf_r+0x464>
  4028d0:	3301      	adds	r3, #1
  4028d2:	4a5c      	ldr	r2, [pc, #368]	; (402a44 <_vfprintf_r+0x5a8>)
  4028d4:	9324      	str	r3, [sp, #144]	; 0x90
  4028d6:	3410      	adds	r4, #16
  4028d8:	2b07      	cmp	r3, #7
  4028da:	9425      	str	r4, [sp, #148]	; 0x94
  4028dc:	e888 0044 	stmia.w	r8, {r2, r6}
  4028e0:	ddf1      	ble.n	4028c6 <_vfprintf_r+0x42a>
  4028e2:	aa23      	add	r2, sp, #140	; 0x8c
  4028e4:	4651      	mov	r1, sl
  4028e6:	4638      	mov	r0, r7
  4028e8:	f003 fe80 	bl	4065ec <__sprint_r>
  4028ec:	2800      	cmp	r0, #0
  4028ee:	f040 823f 	bne.w	402d70 <_vfprintf_r+0x8d4>
  4028f2:	3d10      	subs	r5, #16
  4028f4:	2d10      	cmp	r5, #16
  4028f6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4028f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4028fe:	dce7      	bgt.n	4028d0 <_vfprintf_r+0x434>
  402900:	3301      	adds	r3, #1
  402902:	4a50      	ldr	r2, [pc, #320]	; (402a44 <_vfprintf_r+0x5a8>)
  402904:	9324      	str	r3, [sp, #144]	; 0x90
  402906:	442c      	add	r4, r5
  402908:	2b07      	cmp	r3, #7
  40290a:	9425      	str	r4, [sp, #148]	; 0x94
  40290c:	e888 0024 	stmia.w	r8, {r2, r5}
  402910:	dd08      	ble.n	402924 <_vfprintf_r+0x488>
  402912:	aa23      	add	r2, sp, #140	; 0x8c
  402914:	990a      	ldr	r1, [sp, #40]	; 0x28
  402916:	9808      	ldr	r0, [sp, #32]
  402918:	f003 fe68 	bl	4065ec <__sprint_r>
  40291c:	2800      	cmp	r0, #0
  40291e:	f040 8347 	bne.w	402fb0 <_vfprintf_r+0xb14>
  402922:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402924:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402928:	9907      	ldr	r1, [sp, #28]
  40292a:	428a      	cmp	r2, r1
  40292c:	bfac      	ite	ge
  40292e:	189b      	addge	r3, r3, r2
  402930:	185b      	addlt	r3, r3, r1
  402932:	930b      	str	r3, [sp, #44]	; 0x2c
  402934:	2c00      	cmp	r4, #0
  402936:	f040 8333 	bne.w	402fa0 <_vfprintf_r+0xb04>
  40293a:	2300      	movs	r3, #0
  40293c:	9324      	str	r3, [sp, #144]	; 0x90
  40293e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402942:	e5f7      	b.n	402534 <_vfprintf_r+0x98>
  402944:	4651      	mov	r1, sl
  402946:	9808      	ldr	r0, [sp, #32]
  402948:	f001 f896 	bl	403a78 <__swsetup_r>
  40294c:	2800      	cmp	r0, #0
  40294e:	d038      	beq.n	4029c2 <_vfprintf_r+0x526>
  402950:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  402954:	07dd      	lsls	r5, r3, #31
  402956:	d404      	bmi.n	402962 <_vfprintf_r+0x4c6>
  402958:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40295c:	059c      	lsls	r4, r3, #22
  40295e:	f140 85ca 	bpl.w	4034f6 <_vfprintf_r+0x105a>
  402962:	f04f 33ff 	mov.w	r3, #4294967295
  402966:	930b      	str	r3, [sp, #44]	; 0x2c
  402968:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40296a:	b041      	add	sp, #260	; 0x104
  40296c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402970:	aa23      	add	r2, sp, #140	; 0x8c
  402972:	990a      	ldr	r1, [sp, #40]	; 0x28
  402974:	9808      	ldr	r0, [sp, #32]
  402976:	f003 fe39 	bl	4065ec <__sprint_r>
  40297a:	2800      	cmp	r0, #0
  40297c:	f040 8318 	bne.w	402fb0 <_vfprintf_r+0xb14>
  402980:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402984:	e5f5      	b.n	402572 <_vfprintf_r+0xd6>
  402986:	9808      	ldr	r0, [sp, #32]
  402988:	f002 f9a0 	bl	404ccc <__sinit>
  40298c:	e59c      	b.n	4024c8 <_vfprintf_r+0x2c>
  40298e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  402992:	2a00      	cmp	r2, #0
  402994:	f6ff adbd 	blt.w	402512 <_vfprintf_r+0x76>
  402998:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  40299c:	07d0      	lsls	r0, r2, #31
  40299e:	d405      	bmi.n	4029ac <_vfprintf_r+0x510>
  4029a0:	0599      	lsls	r1, r3, #22
  4029a2:	d403      	bmi.n	4029ac <_vfprintf_r+0x510>
  4029a4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4029a8:	f002 fcdc 	bl	405364 <__retarget_lock_release_recursive>
  4029ac:	462b      	mov	r3, r5
  4029ae:	464a      	mov	r2, r9
  4029b0:	4651      	mov	r1, sl
  4029b2:	9808      	ldr	r0, [sp, #32]
  4029b4:	f001 f81e 	bl	4039f4 <__sbprintf>
  4029b8:	900b      	str	r0, [sp, #44]	; 0x2c
  4029ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4029bc:	b041      	add	sp, #260	; 0x104
  4029be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029c2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4029c6:	e59f      	b.n	402508 <_vfprintf_r+0x6c>
  4029c8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4029cc:	f002 fcc8 	bl	405360 <__retarget_lock_acquire_recursive>
  4029d0:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4029d4:	b293      	uxth	r3, r2
  4029d6:	e582      	b.n	4024de <_vfprintf_r+0x42>
  4029d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029da:	930e      	str	r3, [sp, #56]	; 0x38
  4029dc:	4240      	negs	r0, r0
  4029de:	900c      	str	r0, [sp, #48]	; 0x30
  4029e0:	f04b 0b04 	orr.w	fp, fp, #4
  4029e4:	f899 6000 	ldrb.w	r6, [r9]
  4029e8:	e5d7      	b.n	40259a <_vfprintf_r+0xfe>
  4029ea:	2a00      	cmp	r2, #0
  4029ec:	f040 87df 	bne.w	4039ae <_vfprintf_r+0x1512>
  4029f0:	4b16      	ldr	r3, [pc, #88]	; (402a4c <_vfprintf_r+0x5b0>)
  4029f2:	9318      	str	r3, [sp, #96]	; 0x60
  4029f4:	f01b 0f20 	tst.w	fp, #32
  4029f8:	f040 84b9 	bne.w	40336e <_vfprintf_r+0xed2>
  4029fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4029fe:	f01b 0f10 	tst.w	fp, #16
  402a02:	4613      	mov	r3, r2
  402a04:	f040 83dc 	bne.w	4031c0 <_vfprintf_r+0xd24>
  402a08:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a0c:	f000 83d8 	beq.w	4031c0 <_vfprintf_r+0xd24>
  402a10:	3304      	adds	r3, #4
  402a12:	8814      	ldrh	r4, [r2, #0]
  402a14:	930e      	str	r3, [sp, #56]	; 0x38
  402a16:	2500      	movs	r5, #0
  402a18:	f01b 0f01 	tst.w	fp, #1
  402a1c:	f000 8322 	beq.w	403064 <_vfprintf_r+0xbc8>
  402a20:	ea54 0305 	orrs.w	r3, r4, r5
  402a24:	f000 831e 	beq.w	403064 <_vfprintf_r+0xbc8>
  402a28:	2330      	movs	r3, #48	; 0x30
  402a2a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402a2e:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  402a32:	f04b 0b02 	orr.w	fp, fp, #2
  402a36:	2302      	movs	r3, #2
  402a38:	e63c      	b.n	4026b4 <_vfprintf_r+0x218>
  402a3a:	f04b 0b20 	orr.w	fp, fp, #32
  402a3e:	f899 6000 	ldrb.w	r6, [r9]
  402a42:	e5aa      	b.n	40259a <_vfprintf_r+0xfe>
  402a44:	00406f70 	.word	0x00406f70
  402a48:	00406f80 	.word	0x00406f80
  402a4c:	00406f50 	.word	0x00406f50
  402a50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402a52:	6817      	ldr	r7, [r2, #0]
  402a54:	2400      	movs	r4, #0
  402a56:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402a5a:	1d15      	adds	r5, r2, #4
  402a5c:	2f00      	cmp	r7, #0
  402a5e:	f000 864e 	beq.w	4036fe <_vfprintf_r+0x1262>
  402a62:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402a64:	1c53      	adds	r3, r2, #1
  402a66:	f000 85cc 	beq.w	403602 <_vfprintf_r+0x1166>
  402a6a:	4621      	mov	r1, r4
  402a6c:	4638      	mov	r0, r7
  402a6e:	f002 ffc7 	bl	405a00 <memchr>
  402a72:	2800      	cmp	r0, #0
  402a74:	f000 8697 	beq.w	4037a6 <_vfprintf_r+0x130a>
  402a78:	1bc3      	subs	r3, r0, r7
  402a7a:	930d      	str	r3, [sp, #52]	; 0x34
  402a7c:	9409      	str	r4, [sp, #36]	; 0x24
  402a7e:	950e      	str	r5, [sp, #56]	; 0x38
  402a80:	f8cd b018 	str.w	fp, [sp, #24]
  402a84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a88:	9307      	str	r3, [sp, #28]
  402a8a:	9410      	str	r4, [sp, #64]	; 0x40
  402a8c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  402a90:	e636      	b.n	402700 <_vfprintf_r+0x264>
  402a92:	2a00      	cmp	r2, #0
  402a94:	f040 8796 	bne.w	4039c4 <_vfprintf_r+0x1528>
  402a98:	f01b 0f20 	tst.w	fp, #32
  402a9c:	f040 845a 	bne.w	403354 <_vfprintf_r+0xeb8>
  402aa0:	f01b 0f10 	tst.w	fp, #16
  402aa4:	f040 83a2 	bne.w	4031ec <_vfprintf_r+0xd50>
  402aa8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402aac:	f000 839e 	beq.w	4031ec <_vfprintf_r+0xd50>
  402ab0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402ab2:	f9b1 4000 	ldrsh.w	r4, [r1]
  402ab6:	3104      	adds	r1, #4
  402ab8:	17e5      	asrs	r5, r4, #31
  402aba:	4622      	mov	r2, r4
  402abc:	462b      	mov	r3, r5
  402abe:	910e      	str	r1, [sp, #56]	; 0x38
  402ac0:	2a00      	cmp	r2, #0
  402ac2:	f173 0300 	sbcs.w	r3, r3, #0
  402ac6:	f2c0 8487 	blt.w	4033d8 <_vfprintf_r+0xf3c>
  402aca:	9909      	ldr	r1, [sp, #36]	; 0x24
  402acc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  402ad0:	1c4a      	adds	r2, r1, #1
  402ad2:	f04f 0301 	mov.w	r3, #1
  402ad6:	f47f adf5 	bne.w	4026c4 <_vfprintf_r+0x228>
  402ada:	ea54 0205 	orrs.w	r2, r4, r5
  402ade:	f000 826c 	beq.w	402fba <_vfprintf_r+0xb1e>
  402ae2:	f8cd b018 	str.w	fp, [sp, #24]
  402ae6:	2b01      	cmp	r3, #1
  402ae8:	f000 8308 	beq.w	4030fc <_vfprintf_r+0xc60>
  402aec:	2b02      	cmp	r3, #2
  402aee:	f040 8295 	bne.w	40301c <_vfprintf_r+0xb80>
  402af2:	9818      	ldr	r0, [sp, #96]	; 0x60
  402af4:	af30      	add	r7, sp, #192	; 0xc0
  402af6:	0923      	lsrs	r3, r4, #4
  402af8:	f004 010f 	and.w	r1, r4, #15
  402afc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402b00:	092a      	lsrs	r2, r5, #4
  402b02:	461c      	mov	r4, r3
  402b04:	4615      	mov	r5, r2
  402b06:	5c43      	ldrb	r3, [r0, r1]
  402b08:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402b0c:	ea54 0305 	orrs.w	r3, r4, r5
  402b10:	d1f1      	bne.n	402af6 <_vfprintf_r+0x65a>
  402b12:	ab30      	add	r3, sp, #192	; 0xc0
  402b14:	1bdb      	subs	r3, r3, r7
  402b16:	930d      	str	r3, [sp, #52]	; 0x34
  402b18:	e5ea      	b.n	4026f0 <_vfprintf_r+0x254>
  402b1a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402b1e:	f899 6000 	ldrb.w	r6, [r9]
  402b22:	e53a      	b.n	40259a <_vfprintf_r+0xfe>
  402b24:	f899 6000 	ldrb.w	r6, [r9]
  402b28:	2e6c      	cmp	r6, #108	; 0x6c
  402b2a:	bf03      	ittte	eq
  402b2c:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  402b30:	f04b 0b20 	orreq.w	fp, fp, #32
  402b34:	f109 0901 	addeq.w	r9, r9, #1
  402b38:	f04b 0b10 	orrne.w	fp, fp, #16
  402b3c:	e52d      	b.n	40259a <_vfprintf_r+0xfe>
  402b3e:	2a00      	cmp	r2, #0
  402b40:	f040 874c 	bne.w	4039dc <_vfprintf_r+0x1540>
  402b44:	f01b 0f20 	tst.w	fp, #32
  402b48:	f040 853f 	bne.w	4035ca <_vfprintf_r+0x112e>
  402b4c:	f01b 0f10 	tst.w	fp, #16
  402b50:	f040 80fc 	bne.w	402d4c <_vfprintf_r+0x8b0>
  402b54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402b58:	f000 80f8 	beq.w	402d4c <_vfprintf_r+0x8b0>
  402b5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b5e:	6813      	ldr	r3, [r2, #0]
  402b60:	3204      	adds	r2, #4
  402b62:	920e      	str	r2, [sp, #56]	; 0x38
  402b64:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402b68:	801a      	strh	r2, [r3, #0]
  402b6a:	e4e3      	b.n	402534 <_vfprintf_r+0x98>
  402b6c:	f899 6000 	ldrb.w	r6, [r9]
  402b70:	2900      	cmp	r1, #0
  402b72:	f47f ad12 	bne.w	40259a <_vfprintf_r+0xfe>
  402b76:	2201      	movs	r2, #1
  402b78:	2120      	movs	r1, #32
  402b7a:	e50e      	b.n	40259a <_vfprintf_r+0xfe>
  402b7c:	f899 6000 	ldrb.w	r6, [r9]
  402b80:	2e2a      	cmp	r6, #42	; 0x2a
  402b82:	f109 0001 	add.w	r0, r9, #1
  402b86:	f000 86f1 	beq.w	40396c <_vfprintf_r+0x14d0>
  402b8a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  402b8e:	2b09      	cmp	r3, #9
  402b90:	4681      	mov	r9, r0
  402b92:	bf98      	it	ls
  402b94:	2000      	movls	r0, #0
  402b96:	f200 863d 	bhi.w	403814 <_vfprintf_r+0x1378>
  402b9a:	f819 6b01 	ldrb.w	r6, [r9], #1
  402b9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402ba2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  402ba6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  402baa:	2b09      	cmp	r3, #9
  402bac:	d9f5      	bls.n	402b9a <_vfprintf_r+0x6fe>
  402bae:	9009      	str	r0, [sp, #36]	; 0x24
  402bb0:	e4f5      	b.n	40259e <_vfprintf_r+0x102>
  402bb2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402bb6:	f899 6000 	ldrb.w	r6, [r9]
  402bba:	e4ee      	b.n	40259a <_vfprintf_r+0xfe>
  402bbc:	f899 6000 	ldrb.w	r6, [r9]
  402bc0:	2201      	movs	r2, #1
  402bc2:	212b      	movs	r1, #43	; 0x2b
  402bc4:	e4e9      	b.n	40259a <_vfprintf_r+0xfe>
  402bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402bc8:	4bae      	ldr	r3, [pc, #696]	; (402e84 <_vfprintf_r+0x9e8>)
  402bca:	6814      	ldr	r4, [r2, #0]
  402bcc:	9318      	str	r3, [sp, #96]	; 0x60
  402bce:	2678      	movs	r6, #120	; 0x78
  402bd0:	2330      	movs	r3, #48	; 0x30
  402bd2:	3204      	adds	r2, #4
  402bd4:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402bd8:	f04b 0b02 	orr.w	fp, fp, #2
  402bdc:	920e      	str	r2, [sp, #56]	; 0x38
  402bde:	2500      	movs	r5, #0
  402be0:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  402be4:	2302      	movs	r3, #2
  402be6:	e565      	b.n	4026b4 <_vfprintf_r+0x218>
  402be8:	2a00      	cmp	r2, #0
  402bea:	f040 86e4 	bne.w	4039b6 <_vfprintf_r+0x151a>
  402bee:	4ba6      	ldr	r3, [pc, #664]	; (402e88 <_vfprintf_r+0x9ec>)
  402bf0:	9318      	str	r3, [sp, #96]	; 0x60
  402bf2:	e6ff      	b.n	4029f4 <_vfprintf_r+0x558>
  402bf4:	990e      	ldr	r1, [sp, #56]	; 0x38
  402bf6:	f8cd b018 	str.w	fp, [sp, #24]
  402bfa:	680a      	ldr	r2, [r1, #0]
  402bfc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402c00:	2300      	movs	r3, #0
  402c02:	460a      	mov	r2, r1
  402c04:	469a      	mov	sl, r3
  402c06:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c0a:	3204      	adds	r2, #4
  402c0c:	2301      	movs	r3, #1
  402c0e:	9307      	str	r3, [sp, #28]
  402c10:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  402c14:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  402c18:	920e      	str	r2, [sp, #56]	; 0x38
  402c1a:	930d      	str	r3, [sp, #52]	; 0x34
  402c1c:	af26      	add	r7, sp, #152	; 0x98
  402c1e:	e575      	b.n	40270c <_vfprintf_r+0x270>
  402c20:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  402c24:	2000      	movs	r0, #0
  402c26:	f819 6b01 	ldrb.w	r6, [r9], #1
  402c2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402c2e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  402c32:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  402c36:	2b09      	cmp	r3, #9
  402c38:	d9f5      	bls.n	402c26 <_vfprintf_r+0x78a>
  402c3a:	900c      	str	r0, [sp, #48]	; 0x30
  402c3c:	e4af      	b.n	40259e <_vfprintf_r+0x102>
  402c3e:	2a00      	cmp	r2, #0
  402c40:	f040 86c8 	bne.w	4039d4 <_vfprintf_r+0x1538>
  402c44:	f04b 0b10 	orr.w	fp, fp, #16
  402c48:	e726      	b.n	402a98 <_vfprintf_r+0x5fc>
  402c4a:	f04b 0b01 	orr.w	fp, fp, #1
  402c4e:	f899 6000 	ldrb.w	r6, [r9]
  402c52:	e4a2      	b.n	40259a <_vfprintf_r+0xfe>
  402c54:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402c56:	6823      	ldr	r3, [r4, #0]
  402c58:	930c      	str	r3, [sp, #48]	; 0x30
  402c5a:	4618      	mov	r0, r3
  402c5c:	2800      	cmp	r0, #0
  402c5e:	4623      	mov	r3, r4
  402c60:	f103 0304 	add.w	r3, r3, #4
  402c64:	f6ff aeb8 	blt.w	4029d8 <_vfprintf_r+0x53c>
  402c68:	930e      	str	r3, [sp, #56]	; 0x38
  402c6a:	f899 6000 	ldrb.w	r6, [r9]
  402c6e:	e494      	b.n	40259a <_vfprintf_r+0xfe>
  402c70:	2a00      	cmp	r2, #0
  402c72:	f040 86b7 	bne.w	4039e4 <_vfprintf_r+0x1548>
  402c76:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402c78:	3507      	adds	r5, #7
  402c7a:	f025 0307 	bic.w	r3, r5, #7
  402c7e:	f103 0208 	add.w	r2, r3, #8
  402c82:	920e      	str	r2, [sp, #56]	; 0x38
  402c84:	681a      	ldr	r2, [r3, #0]
  402c86:	9213      	str	r2, [sp, #76]	; 0x4c
  402c88:	685b      	ldr	r3, [r3, #4]
  402c8a:	9312      	str	r3, [sp, #72]	; 0x48
  402c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c8e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  402c90:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402c94:	4628      	mov	r0, r5
  402c96:	4621      	mov	r1, r4
  402c98:	f04f 32ff 	mov.w	r2, #4294967295
  402c9c:	4b7b      	ldr	r3, [pc, #492]	; (402e8c <_vfprintf_r+0x9f0>)
  402c9e:	f003 ff31 	bl	406b04 <__aeabi_dcmpun>
  402ca2:	2800      	cmp	r0, #0
  402ca4:	f040 83a2 	bne.w	4033ec <_vfprintf_r+0xf50>
  402ca8:	4628      	mov	r0, r5
  402caa:	4621      	mov	r1, r4
  402cac:	f04f 32ff 	mov.w	r2, #4294967295
  402cb0:	4b76      	ldr	r3, [pc, #472]	; (402e8c <_vfprintf_r+0x9f0>)
  402cb2:	f7ff f913 	bl	401edc <__aeabi_dcmple>
  402cb6:	2800      	cmp	r0, #0
  402cb8:	f040 8398 	bne.w	4033ec <_vfprintf_r+0xf50>
  402cbc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402cbe:	9813      	ldr	r0, [sp, #76]	; 0x4c
  402cc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402cc2:	9912      	ldr	r1, [sp, #72]	; 0x48
  402cc4:	f7ff f900 	bl	401ec8 <__aeabi_dcmplt>
  402cc8:	2800      	cmp	r0, #0
  402cca:	f040 8435 	bne.w	403538 <_vfprintf_r+0x109c>
  402cce:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  402cd2:	4f6f      	ldr	r7, [pc, #444]	; (402e90 <_vfprintf_r+0x9f4>)
  402cd4:	4b6f      	ldr	r3, [pc, #444]	; (402e94 <_vfprintf_r+0x9f8>)
  402cd6:	2203      	movs	r2, #3
  402cd8:	2100      	movs	r1, #0
  402cda:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402cde:	9207      	str	r2, [sp, #28]
  402ce0:	9109      	str	r1, [sp, #36]	; 0x24
  402ce2:	9006      	str	r0, [sp, #24]
  402ce4:	2e47      	cmp	r6, #71	; 0x47
  402ce6:	bfd8      	it	le
  402ce8:	461f      	movle	r7, r3
  402cea:	920d      	str	r2, [sp, #52]	; 0x34
  402cec:	9110      	str	r1, [sp, #64]	; 0x40
  402cee:	e507      	b.n	402700 <_vfprintf_r+0x264>
  402cf0:	f04b 0b08 	orr.w	fp, fp, #8
  402cf4:	f899 6000 	ldrb.w	r6, [r9]
  402cf8:	e44f      	b.n	40259a <_vfprintf_r+0xfe>
  402cfa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402cfc:	3507      	adds	r5, #7
  402cfe:	f025 0307 	bic.w	r3, r5, #7
  402d02:	f103 0208 	add.w	r2, r3, #8
  402d06:	e9d3 4500 	ldrd	r4, r5, [r3]
  402d0a:	920e      	str	r2, [sp, #56]	; 0x38
  402d0c:	2300      	movs	r3, #0
  402d0e:	e4d1      	b.n	4026b4 <_vfprintf_r+0x218>
  402d10:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402d12:	3507      	adds	r5, #7
  402d14:	f025 0307 	bic.w	r3, r5, #7
  402d18:	f103 0208 	add.w	r2, r3, #8
  402d1c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402d20:	920e      	str	r2, [sp, #56]	; 0x38
  402d22:	2301      	movs	r3, #1
  402d24:	e4c6      	b.n	4026b4 <_vfprintf_r+0x218>
  402d26:	2a00      	cmp	r2, #0
  402d28:	f040 8650 	bne.w	4039cc <_vfprintf_r+0x1530>
  402d2c:	b1c6      	cbz	r6, 402d60 <_vfprintf_r+0x8c4>
  402d2e:	2300      	movs	r3, #0
  402d30:	2201      	movs	r2, #1
  402d32:	469a      	mov	sl, r3
  402d34:	9207      	str	r2, [sp, #28]
  402d36:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  402d3a:	f8cd b018 	str.w	fp, [sp, #24]
  402d3e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402d42:	9309      	str	r3, [sp, #36]	; 0x24
  402d44:	9310      	str	r3, [sp, #64]	; 0x40
  402d46:	920d      	str	r2, [sp, #52]	; 0x34
  402d48:	af26      	add	r7, sp, #152	; 0x98
  402d4a:	e4df      	b.n	40270c <_vfprintf_r+0x270>
  402d4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d4e:	6813      	ldr	r3, [r2, #0]
  402d50:	3204      	adds	r2, #4
  402d52:	920e      	str	r2, [sp, #56]	; 0x38
  402d54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402d56:	601a      	str	r2, [r3, #0]
  402d58:	f7ff bbec 	b.w	402534 <_vfprintf_r+0x98>
  402d5c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d5e:	e527      	b.n	4027b0 <_vfprintf_r+0x314>
  402d60:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402d62:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  402d66:	2b00      	cmp	r3, #0
  402d68:	f040 8594 	bne.w	403894 <_vfprintf_r+0x13f8>
  402d6c:	2300      	movs	r3, #0
  402d6e:	9324      	str	r3, [sp, #144]	; 0x90
  402d70:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  402d74:	f013 0f01 	tst.w	r3, #1
  402d78:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  402d7c:	d102      	bne.n	402d84 <_vfprintf_r+0x8e8>
  402d7e:	059a      	lsls	r2, r3, #22
  402d80:	f140 8249 	bpl.w	403216 <_vfprintf_r+0xd7a>
  402d84:	065b      	lsls	r3, r3, #25
  402d86:	f53f adec 	bmi.w	402962 <_vfprintf_r+0x4c6>
  402d8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402d8c:	b041      	add	sp, #260	; 0x104
  402d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d92:	2e65      	cmp	r6, #101	; 0x65
  402d94:	f340 80b2 	ble.w	402efc <_vfprintf_r+0xa60>
  402d98:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402d9a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  402d9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402d9e:	9912      	ldr	r1, [sp, #72]	; 0x48
  402da0:	f7ff f888 	bl	401eb4 <__aeabi_dcmpeq>
  402da4:	2800      	cmp	r0, #0
  402da6:	f000 8160 	beq.w	40306a <_vfprintf_r+0xbce>
  402daa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dac:	4a3a      	ldr	r2, [pc, #232]	; (402e98 <_vfprintf_r+0x9fc>)
  402dae:	f8c8 2000 	str.w	r2, [r8]
  402db2:	3301      	adds	r3, #1
  402db4:	3401      	adds	r4, #1
  402db6:	2201      	movs	r2, #1
  402db8:	2b07      	cmp	r3, #7
  402dba:	9425      	str	r4, [sp, #148]	; 0x94
  402dbc:	9324      	str	r3, [sp, #144]	; 0x90
  402dbe:	f8c8 2004 	str.w	r2, [r8, #4]
  402dc2:	f300 83bf 	bgt.w	403544 <_vfprintf_r+0x10a8>
  402dc6:	f108 0808 	add.w	r8, r8, #8
  402dca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402dcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402dce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dd0:	4293      	cmp	r3, r2
  402dd2:	db03      	blt.n	402ddc <_vfprintf_r+0x940>
  402dd4:	9b06      	ldr	r3, [sp, #24]
  402dd6:	07df      	lsls	r7, r3, #31
  402dd8:	f57f ad65 	bpl.w	4028a6 <_vfprintf_r+0x40a>
  402ddc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dde:	9914      	ldr	r1, [sp, #80]	; 0x50
  402de0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402de2:	f8c8 2000 	str.w	r2, [r8]
  402de6:	3301      	adds	r3, #1
  402de8:	440c      	add	r4, r1
  402dea:	2b07      	cmp	r3, #7
  402dec:	f8c8 1004 	str.w	r1, [r8, #4]
  402df0:	9425      	str	r4, [sp, #148]	; 0x94
  402df2:	9324      	str	r3, [sp, #144]	; 0x90
  402df4:	f300 83f8 	bgt.w	4035e8 <_vfprintf_r+0x114c>
  402df8:	f108 0808 	add.w	r8, r8, #8
  402dfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dfe:	1e5e      	subs	r6, r3, #1
  402e00:	2e00      	cmp	r6, #0
  402e02:	f77f ad50 	ble.w	4028a6 <_vfprintf_r+0x40a>
  402e06:	2e10      	cmp	r6, #16
  402e08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e0a:	4d24      	ldr	r5, [pc, #144]	; (402e9c <_vfprintf_r+0xa00>)
  402e0c:	f340 81dd 	ble.w	4031ca <_vfprintf_r+0xd2e>
  402e10:	2710      	movs	r7, #16
  402e12:	f8dd a020 	ldr.w	sl, [sp, #32]
  402e16:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402e1a:	e005      	b.n	402e28 <_vfprintf_r+0x98c>
  402e1c:	f108 0808 	add.w	r8, r8, #8
  402e20:	3e10      	subs	r6, #16
  402e22:	2e10      	cmp	r6, #16
  402e24:	f340 81d1 	ble.w	4031ca <_vfprintf_r+0xd2e>
  402e28:	3301      	adds	r3, #1
  402e2a:	3410      	adds	r4, #16
  402e2c:	2b07      	cmp	r3, #7
  402e2e:	9425      	str	r4, [sp, #148]	; 0x94
  402e30:	9324      	str	r3, [sp, #144]	; 0x90
  402e32:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e36:	ddf1      	ble.n	402e1c <_vfprintf_r+0x980>
  402e38:	aa23      	add	r2, sp, #140	; 0x8c
  402e3a:	4659      	mov	r1, fp
  402e3c:	4650      	mov	r0, sl
  402e3e:	f003 fbd5 	bl	4065ec <__sprint_r>
  402e42:	2800      	cmp	r0, #0
  402e44:	f040 83cd 	bne.w	4035e2 <_vfprintf_r+0x1146>
  402e48:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e4c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402e50:	e7e6      	b.n	402e20 <_vfprintf_r+0x984>
  402e52:	46aa      	mov	sl, r5
  402e54:	e78c      	b.n	402d70 <_vfprintf_r+0x8d4>
  402e56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402e58:	9a07      	ldr	r2, [sp, #28]
  402e5a:	eba3 0a02 	sub.w	sl, r3, r2
  402e5e:	f1ba 0f00 	cmp.w	sl, #0
  402e62:	f77f acca 	ble.w	4027fa <_vfprintf_r+0x35e>
  402e66:	f1ba 0f10 	cmp.w	sl, #16
  402e6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e6c:	4d0b      	ldr	r5, [pc, #44]	; (402e9c <_vfprintf_r+0xa00>)
  402e6e:	dd39      	ble.n	402ee4 <_vfprintf_r+0xa48>
  402e70:	4642      	mov	r2, r8
  402e72:	4621      	mov	r1, r4
  402e74:	46b0      	mov	r8, r6
  402e76:	f04f 0b10 	mov.w	fp, #16
  402e7a:	462e      	mov	r6, r5
  402e7c:	9c08      	ldr	r4, [sp, #32]
  402e7e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402e80:	e015      	b.n	402eae <_vfprintf_r+0xa12>
  402e82:	bf00      	nop
  402e84:	00406f50 	.word	0x00406f50
  402e88:	00406f3c 	.word	0x00406f3c
  402e8c:	7fefffff 	.word	0x7fefffff
  402e90:	00406f30 	.word	0x00406f30
  402e94:	00406f2c 	.word	0x00406f2c
  402e98:	00406f6c 	.word	0x00406f6c
  402e9c:	00406f80 	.word	0x00406f80
  402ea0:	f1aa 0a10 	sub.w	sl, sl, #16
  402ea4:	f1ba 0f10 	cmp.w	sl, #16
  402ea8:	f102 0208 	add.w	r2, r2, #8
  402eac:	dd16      	ble.n	402edc <_vfprintf_r+0xa40>
  402eae:	3301      	adds	r3, #1
  402eb0:	3110      	adds	r1, #16
  402eb2:	2b07      	cmp	r3, #7
  402eb4:	9125      	str	r1, [sp, #148]	; 0x94
  402eb6:	9324      	str	r3, [sp, #144]	; 0x90
  402eb8:	e882 0840 	stmia.w	r2, {r6, fp}
  402ebc:	ddf0      	ble.n	402ea0 <_vfprintf_r+0xa04>
  402ebe:	aa23      	add	r2, sp, #140	; 0x8c
  402ec0:	4629      	mov	r1, r5
  402ec2:	4620      	mov	r0, r4
  402ec4:	f003 fb92 	bl	4065ec <__sprint_r>
  402ec8:	2800      	cmp	r0, #0
  402eca:	d1c2      	bne.n	402e52 <_vfprintf_r+0x9b6>
  402ecc:	f1aa 0a10 	sub.w	sl, sl, #16
  402ed0:	f1ba 0f10 	cmp.w	sl, #16
  402ed4:	9925      	ldr	r1, [sp, #148]	; 0x94
  402ed6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ed8:	aa30      	add	r2, sp, #192	; 0xc0
  402eda:	dce8      	bgt.n	402eae <_vfprintf_r+0xa12>
  402edc:	4635      	mov	r5, r6
  402ede:	460c      	mov	r4, r1
  402ee0:	4646      	mov	r6, r8
  402ee2:	4690      	mov	r8, r2
  402ee4:	3301      	adds	r3, #1
  402ee6:	4454      	add	r4, sl
  402ee8:	2b07      	cmp	r3, #7
  402eea:	9425      	str	r4, [sp, #148]	; 0x94
  402eec:	9324      	str	r3, [sp, #144]	; 0x90
  402eee:	e888 0420 	stmia.w	r8, {r5, sl}
  402ef2:	f300 8264 	bgt.w	4033be <_vfprintf_r+0xf22>
  402ef6:	f108 0808 	add.w	r8, r8, #8
  402efa:	e47e      	b.n	4027fa <_vfprintf_r+0x35e>
  402efc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402efe:	9e24      	ldr	r6, [sp, #144]	; 0x90
  402f00:	2b01      	cmp	r3, #1
  402f02:	f340 81fd 	ble.w	403300 <_vfprintf_r+0xe64>
  402f06:	3601      	adds	r6, #1
  402f08:	3401      	adds	r4, #1
  402f0a:	2301      	movs	r3, #1
  402f0c:	2e07      	cmp	r6, #7
  402f0e:	9425      	str	r4, [sp, #148]	; 0x94
  402f10:	9624      	str	r6, [sp, #144]	; 0x90
  402f12:	f8c8 7000 	str.w	r7, [r8]
  402f16:	f8c8 3004 	str.w	r3, [r8, #4]
  402f1a:	f300 820e 	bgt.w	40333a <_vfprintf_r+0xe9e>
  402f1e:	f108 0808 	add.w	r8, r8, #8
  402f22:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f26:	f8c8 3000 	str.w	r3, [r8]
  402f2a:	3601      	adds	r6, #1
  402f2c:	4414      	add	r4, r2
  402f2e:	2e07      	cmp	r6, #7
  402f30:	9425      	str	r4, [sp, #148]	; 0x94
  402f32:	9624      	str	r6, [sp, #144]	; 0x90
  402f34:	f8c8 2004 	str.w	r2, [r8, #4]
  402f38:	f300 822e 	bgt.w	403398 <_vfprintf_r+0xefc>
  402f3c:	f108 0808 	add.w	r8, r8, #8
  402f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402f42:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f44:	9813      	ldr	r0, [sp, #76]	; 0x4c
  402f46:	9912      	ldr	r1, [sp, #72]	; 0x48
  402f48:	f7fe ffb4 	bl	401eb4 <__aeabi_dcmpeq>
  402f4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f4e:	2800      	cmp	r0, #0
  402f50:	f040 8106 	bne.w	403160 <_vfprintf_r+0xcc4>
  402f54:	3b01      	subs	r3, #1
  402f56:	3601      	adds	r6, #1
  402f58:	3701      	adds	r7, #1
  402f5a:	441c      	add	r4, r3
  402f5c:	2e07      	cmp	r6, #7
  402f5e:	9624      	str	r6, [sp, #144]	; 0x90
  402f60:	9425      	str	r4, [sp, #148]	; 0x94
  402f62:	f8c8 7000 	str.w	r7, [r8]
  402f66:	f8c8 3004 	str.w	r3, [r8, #4]
  402f6a:	f300 81d9 	bgt.w	403320 <_vfprintf_r+0xe84>
  402f6e:	f108 0808 	add.w	r8, r8, #8
  402f72:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f74:	f8c8 2004 	str.w	r2, [r8, #4]
  402f78:	3601      	adds	r6, #1
  402f7a:	4414      	add	r4, r2
  402f7c:	ab1f      	add	r3, sp, #124	; 0x7c
  402f7e:	2e07      	cmp	r6, #7
  402f80:	9425      	str	r4, [sp, #148]	; 0x94
  402f82:	9624      	str	r6, [sp, #144]	; 0x90
  402f84:	f8c8 3000 	str.w	r3, [r8]
  402f88:	f77f ac8b 	ble.w	4028a2 <_vfprintf_r+0x406>
  402f8c:	aa23      	add	r2, sp, #140	; 0x8c
  402f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402f90:	9808      	ldr	r0, [sp, #32]
  402f92:	f003 fb2b 	bl	4065ec <__sprint_r>
  402f96:	b958      	cbnz	r0, 402fb0 <_vfprintf_r+0xb14>
  402f98:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f9a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402f9e:	e482      	b.n	4028a6 <_vfprintf_r+0x40a>
  402fa0:	aa23      	add	r2, sp, #140	; 0x8c
  402fa2:	990a      	ldr	r1, [sp, #40]	; 0x28
  402fa4:	9808      	ldr	r0, [sp, #32]
  402fa6:	f003 fb21 	bl	4065ec <__sprint_r>
  402faa:	2800      	cmp	r0, #0
  402fac:	f43f acc5 	beq.w	40293a <_vfprintf_r+0x49e>
  402fb0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  402fb4:	e6dc      	b.n	402d70 <_vfprintf_r+0x8d4>
  402fb6:	f8dd b018 	ldr.w	fp, [sp, #24]
  402fba:	2b01      	cmp	r3, #1
  402fbc:	f000 8121 	beq.w	403202 <_vfprintf_r+0xd66>
  402fc0:	2b02      	cmp	r3, #2
  402fc2:	d127      	bne.n	403014 <_vfprintf_r+0xb78>
  402fc4:	f8cd b018 	str.w	fp, [sp, #24]
  402fc8:	2400      	movs	r4, #0
  402fca:	2500      	movs	r5, #0
  402fcc:	e591      	b.n	402af2 <_vfprintf_r+0x656>
  402fce:	aa23      	add	r2, sp, #140	; 0x8c
  402fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
  402fd2:	9808      	ldr	r0, [sp, #32]
  402fd4:	f003 fb0a 	bl	4065ec <__sprint_r>
  402fd8:	2800      	cmp	r0, #0
  402fda:	d1e9      	bne.n	402fb0 <_vfprintf_r+0xb14>
  402fdc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fde:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402fe2:	e44d      	b.n	402880 <_vfprintf_r+0x3e4>
  402fe4:	aa23      	add	r2, sp, #140	; 0x8c
  402fe6:	990a      	ldr	r1, [sp, #40]	; 0x28
  402fe8:	9808      	ldr	r0, [sp, #32]
  402fea:	f003 faff 	bl	4065ec <__sprint_r>
  402fee:	2800      	cmp	r0, #0
  402ff0:	d1de      	bne.n	402fb0 <_vfprintf_r+0xb14>
  402ff2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ff4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  402ff8:	f7ff bbec 	b.w	4027d4 <_vfprintf_r+0x338>
  402ffc:	aa23      	add	r2, sp, #140	; 0x8c
  402ffe:	990a      	ldr	r1, [sp, #40]	; 0x28
  403000:	9808      	ldr	r0, [sp, #32]
  403002:	f003 faf3 	bl	4065ec <__sprint_r>
  403006:	2800      	cmp	r0, #0
  403008:	d1d2      	bne.n	402fb0 <_vfprintf_r+0xb14>
  40300a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40300c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403010:	f7ff bbf0 	b.w	4027f4 <_vfprintf_r+0x358>
  403014:	f8cd b018 	str.w	fp, [sp, #24]
  403018:	2400      	movs	r4, #0
  40301a:	2500      	movs	r5, #0
  40301c:	a930      	add	r1, sp, #192	; 0xc0
  40301e:	e000      	b.n	403022 <_vfprintf_r+0xb86>
  403020:	4639      	mov	r1, r7
  403022:	08e2      	lsrs	r2, r4, #3
  403024:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403028:	08e8      	lsrs	r0, r5, #3
  40302a:	f004 0307 	and.w	r3, r4, #7
  40302e:	4605      	mov	r5, r0
  403030:	4614      	mov	r4, r2
  403032:	3330      	adds	r3, #48	; 0x30
  403034:	ea54 0205 	orrs.w	r2, r4, r5
  403038:	f801 3c01 	strb.w	r3, [r1, #-1]
  40303c:	f101 37ff 	add.w	r7, r1, #4294967295
  403040:	d1ee      	bne.n	403020 <_vfprintf_r+0xb84>
  403042:	9a06      	ldr	r2, [sp, #24]
  403044:	07d2      	lsls	r2, r2, #31
  403046:	f57f ad64 	bpl.w	402b12 <_vfprintf_r+0x676>
  40304a:	2b30      	cmp	r3, #48	; 0x30
  40304c:	f43f ad61 	beq.w	402b12 <_vfprintf_r+0x676>
  403050:	2330      	movs	r3, #48	; 0x30
  403052:	3902      	subs	r1, #2
  403054:	f807 3c01 	strb.w	r3, [r7, #-1]
  403058:	ab30      	add	r3, sp, #192	; 0xc0
  40305a:	1a5b      	subs	r3, r3, r1
  40305c:	930d      	str	r3, [sp, #52]	; 0x34
  40305e:	460f      	mov	r7, r1
  403060:	f7ff bb46 	b.w	4026f0 <_vfprintf_r+0x254>
  403064:	2302      	movs	r3, #2
  403066:	f7ff bb25 	b.w	4026b4 <_vfprintf_r+0x218>
  40306a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40306c:	2900      	cmp	r1, #0
  40306e:	f340 8274 	ble.w	40355a <_vfprintf_r+0x10be>
  403072:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403074:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403076:	4293      	cmp	r3, r2
  403078:	bfa8      	it	ge
  40307a:	4613      	movge	r3, r2
  40307c:	2b00      	cmp	r3, #0
  40307e:	461e      	mov	r6, r3
  403080:	dd0d      	ble.n	40309e <_vfprintf_r+0xc02>
  403082:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403084:	f8c8 7000 	str.w	r7, [r8]
  403088:	3301      	adds	r3, #1
  40308a:	4434      	add	r4, r6
  40308c:	2b07      	cmp	r3, #7
  40308e:	9425      	str	r4, [sp, #148]	; 0x94
  403090:	f8c8 6004 	str.w	r6, [r8, #4]
  403094:	9324      	str	r3, [sp, #144]	; 0x90
  403096:	f300 8324 	bgt.w	4036e2 <_vfprintf_r+0x1246>
  40309a:	f108 0808 	add.w	r8, r8, #8
  40309e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4030a0:	2e00      	cmp	r6, #0
  4030a2:	bfa8      	it	ge
  4030a4:	1b9b      	subge	r3, r3, r6
  4030a6:	2b00      	cmp	r3, #0
  4030a8:	461e      	mov	r6, r3
  4030aa:	f340 80d0 	ble.w	40324e <_vfprintf_r+0xdb2>
  4030ae:	2e10      	cmp	r6, #16
  4030b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030b2:	4dc0      	ldr	r5, [pc, #768]	; (4033b4 <_vfprintf_r+0xf18>)
  4030b4:	f340 80b7 	ble.w	403226 <_vfprintf_r+0xd8a>
  4030b8:	4622      	mov	r2, r4
  4030ba:	f04f 0a10 	mov.w	sl, #16
  4030be:	f8dd b020 	ldr.w	fp, [sp, #32]
  4030c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4030c4:	e005      	b.n	4030d2 <_vfprintf_r+0xc36>
  4030c6:	f108 0808 	add.w	r8, r8, #8
  4030ca:	3e10      	subs	r6, #16
  4030cc:	2e10      	cmp	r6, #16
  4030ce:	f340 80a9 	ble.w	403224 <_vfprintf_r+0xd88>
  4030d2:	3301      	adds	r3, #1
  4030d4:	3210      	adds	r2, #16
  4030d6:	2b07      	cmp	r3, #7
  4030d8:	9225      	str	r2, [sp, #148]	; 0x94
  4030da:	9324      	str	r3, [sp, #144]	; 0x90
  4030dc:	e888 0420 	stmia.w	r8, {r5, sl}
  4030e0:	ddf1      	ble.n	4030c6 <_vfprintf_r+0xc2a>
  4030e2:	aa23      	add	r2, sp, #140	; 0x8c
  4030e4:	4621      	mov	r1, r4
  4030e6:	4658      	mov	r0, fp
  4030e8:	f003 fa80 	bl	4065ec <__sprint_r>
  4030ec:	2800      	cmp	r0, #0
  4030ee:	f040 8324 	bne.w	40373a <_vfprintf_r+0x129e>
  4030f2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4030f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030f6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4030fa:	e7e6      	b.n	4030ca <_vfprintf_r+0xc2e>
  4030fc:	2d00      	cmp	r5, #0
  4030fe:	bf08      	it	eq
  403100:	2c0a      	cmpeq	r4, #10
  403102:	d37c      	bcc.n	4031fe <_vfprintf_r+0xd62>
  403104:	af30      	add	r7, sp, #192	; 0xc0
  403106:	4620      	mov	r0, r4
  403108:	4629      	mov	r1, r5
  40310a:	220a      	movs	r2, #10
  40310c:	2300      	movs	r3, #0
  40310e:	f003 fd37 	bl	406b80 <__aeabi_uldivmod>
  403112:	3230      	adds	r2, #48	; 0x30
  403114:	f807 2d01 	strb.w	r2, [r7, #-1]!
  403118:	4620      	mov	r0, r4
  40311a:	4629      	mov	r1, r5
  40311c:	2300      	movs	r3, #0
  40311e:	220a      	movs	r2, #10
  403120:	f003 fd2e 	bl	406b80 <__aeabi_uldivmod>
  403124:	4604      	mov	r4, r0
  403126:	460d      	mov	r5, r1
  403128:	ea54 0305 	orrs.w	r3, r4, r5
  40312c:	d1eb      	bne.n	403106 <_vfprintf_r+0xc6a>
  40312e:	ab30      	add	r3, sp, #192	; 0xc0
  403130:	1bdb      	subs	r3, r3, r7
  403132:	930d      	str	r3, [sp, #52]	; 0x34
  403134:	f7ff badc 	b.w	4026f0 <_vfprintf_r+0x254>
  403138:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40313a:	930d      	str	r3, [sp, #52]	; 0x34
  40313c:	af30      	add	r7, sp, #192	; 0xc0
  40313e:	f7ff bad7 	b.w	4026f0 <_vfprintf_r+0x254>
  403142:	aa23      	add	r2, sp, #140	; 0x8c
  403144:	990a      	ldr	r1, [sp, #40]	; 0x28
  403146:	9808      	ldr	r0, [sp, #32]
  403148:	f003 fa50 	bl	4065ec <__sprint_r>
  40314c:	2800      	cmp	r0, #0
  40314e:	f47f af2f 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403152:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403156:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403158:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40315c:	f7ff bb28 	b.w	4027b0 <_vfprintf_r+0x314>
  403160:	1e5f      	subs	r7, r3, #1
  403162:	2f00      	cmp	r7, #0
  403164:	f77f af05 	ble.w	402f72 <_vfprintf_r+0xad6>
  403168:	2f10      	cmp	r7, #16
  40316a:	4d92      	ldr	r5, [pc, #584]	; (4033b4 <_vfprintf_r+0xf18>)
  40316c:	f340 810a 	ble.w	403384 <_vfprintf_r+0xee8>
  403170:	f04f 0a10 	mov.w	sl, #16
  403174:	f8dd b020 	ldr.w	fp, [sp, #32]
  403178:	e005      	b.n	403186 <_vfprintf_r+0xcea>
  40317a:	f108 0808 	add.w	r8, r8, #8
  40317e:	3f10      	subs	r7, #16
  403180:	2f10      	cmp	r7, #16
  403182:	f340 80ff 	ble.w	403384 <_vfprintf_r+0xee8>
  403186:	3601      	adds	r6, #1
  403188:	3410      	adds	r4, #16
  40318a:	2e07      	cmp	r6, #7
  40318c:	9425      	str	r4, [sp, #148]	; 0x94
  40318e:	9624      	str	r6, [sp, #144]	; 0x90
  403190:	e888 0420 	stmia.w	r8, {r5, sl}
  403194:	ddf1      	ble.n	40317a <_vfprintf_r+0xcde>
  403196:	aa23      	add	r2, sp, #140	; 0x8c
  403198:	990a      	ldr	r1, [sp, #40]	; 0x28
  40319a:	4658      	mov	r0, fp
  40319c:	f003 fa26 	bl	4065ec <__sprint_r>
  4031a0:	2800      	cmp	r0, #0
  4031a2:	f47f af05 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4031a6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4031a8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4031aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4031ae:	e7e6      	b.n	40317e <_vfprintf_r+0xce2>
  4031b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4031b2:	460a      	mov	r2, r1
  4031b4:	3204      	adds	r2, #4
  4031b6:	680c      	ldr	r4, [r1, #0]
  4031b8:	920e      	str	r2, [sp, #56]	; 0x38
  4031ba:	2500      	movs	r5, #0
  4031bc:	f7ff ba7a 	b.w	4026b4 <_vfprintf_r+0x218>
  4031c0:	681c      	ldr	r4, [r3, #0]
  4031c2:	3304      	adds	r3, #4
  4031c4:	930e      	str	r3, [sp, #56]	; 0x38
  4031c6:	2500      	movs	r5, #0
  4031c8:	e426      	b.n	402a18 <_vfprintf_r+0x57c>
  4031ca:	3301      	adds	r3, #1
  4031cc:	4434      	add	r4, r6
  4031ce:	2b07      	cmp	r3, #7
  4031d0:	9425      	str	r4, [sp, #148]	; 0x94
  4031d2:	9324      	str	r3, [sp, #144]	; 0x90
  4031d4:	e888 0060 	stmia.w	r8, {r5, r6}
  4031d8:	f77f ab63 	ble.w	4028a2 <_vfprintf_r+0x406>
  4031dc:	e6d6      	b.n	402f8c <_vfprintf_r+0xaf0>
  4031de:	3204      	adds	r2, #4
  4031e0:	681c      	ldr	r4, [r3, #0]
  4031e2:	920e      	str	r2, [sp, #56]	; 0x38
  4031e4:	2301      	movs	r3, #1
  4031e6:	2500      	movs	r5, #0
  4031e8:	f7ff ba64 	b.w	4026b4 <_vfprintf_r+0x218>
  4031ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031ee:	6814      	ldr	r4, [r2, #0]
  4031f0:	4613      	mov	r3, r2
  4031f2:	3304      	adds	r3, #4
  4031f4:	17e5      	asrs	r5, r4, #31
  4031f6:	930e      	str	r3, [sp, #56]	; 0x38
  4031f8:	4622      	mov	r2, r4
  4031fa:	462b      	mov	r3, r5
  4031fc:	e460      	b.n	402ac0 <_vfprintf_r+0x624>
  4031fe:	f8dd b018 	ldr.w	fp, [sp, #24]
  403202:	f8cd b018 	str.w	fp, [sp, #24]
  403206:	af40      	add	r7, sp, #256	; 0x100
  403208:	3430      	adds	r4, #48	; 0x30
  40320a:	2301      	movs	r3, #1
  40320c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  403210:	930d      	str	r3, [sp, #52]	; 0x34
  403212:	f7ff ba6d 	b.w	4026f0 <_vfprintf_r+0x254>
  403216:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40321a:	f002 f8a3 	bl	405364 <__retarget_lock_release_recursive>
  40321e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403222:	e5af      	b.n	402d84 <_vfprintf_r+0x8e8>
  403224:	4614      	mov	r4, r2
  403226:	3301      	adds	r3, #1
  403228:	4434      	add	r4, r6
  40322a:	2b07      	cmp	r3, #7
  40322c:	9425      	str	r4, [sp, #148]	; 0x94
  40322e:	9324      	str	r3, [sp, #144]	; 0x90
  403230:	e888 0060 	stmia.w	r8, {r5, r6}
  403234:	f340 816d 	ble.w	403512 <_vfprintf_r+0x1076>
  403238:	aa23      	add	r2, sp, #140	; 0x8c
  40323a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40323c:	9808      	ldr	r0, [sp, #32]
  40323e:	f003 f9d5 	bl	4065ec <__sprint_r>
  403242:	2800      	cmp	r0, #0
  403244:	f47f aeb4 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403248:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40324a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40324e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403250:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403252:	4293      	cmp	r3, r2
  403254:	f280 8158 	bge.w	403508 <_vfprintf_r+0x106c>
  403258:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40325a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40325c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40325e:	f8c8 1000 	str.w	r1, [r8]
  403262:	3201      	adds	r2, #1
  403264:	4404      	add	r4, r0
  403266:	2a07      	cmp	r2, #7
  403268:	9425      	str	r4, [sp, #148]	; 0x94
  40326a:	f8c8 0004 	str.w	r0, [r8, #4]
  40326e:	9224      	str	r2, [sp, #144]	; 0x90
  403270:	f300 8152 	bgt.w	403518 <_vfprintf_r+0x107c>
  403274:	f108 0808 	add.w	r8, r8, #8
  403278:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40327a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40327c:	1ad3      	subs	r3, r2, r3
  40327e:	1a56      	subs	r6, r2, r1
  403280:	429e      	cmp	r6, r3
  403282:	bfa8      	it	ge
  403284:	461e      	movge	r6, r3
  403286:	2e00      	cmp	r6, #0
  403288:	dd0e      	ble.n	4032a8 <_vfprintf_r+0xe0c>
  40328a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40328c:	f8c8 6004 	str.w	r6, [r8, #4]
  403290:	3201      	adds	r2, #1
  403292:	440f      	add	r7, r1
  403294:	4434      	add	r4, r6
  403296:	2a07      	cmp	r2, #7
  403298:	f8c8 7000 	str.w	r7, [r8]
  40329c:	9425      	str	r4, [sp, #148]	; 0x94
  40329e:	9224      	str	r2, [sp, #144]	; 0x90
  4032a0:	f300 823c 	bgt.w	40371c <_vfprintf_r+0x1280>
  4032a4:	f108 0808 	add.w	r8, r8, #8
  4032a8:	2e00      	cmp	r6, #0
  4032aa:	bfac      	ite	ge
  4032ac:	1b9e      	subge	r6, r3, r6
  4032ae:	461e      	movlt	r6, r3
  4032b0:	2e00      	cmp	r6, #0
  4032b2:	f77f aaf8 	ble.w	4028a6 <_vfprintf_r+0x40a>
  4032b6:	2e10      	cmp	r6, #16
  4032b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032ba:	4d3e      	ldr	r5, [pc, #248]	; (4033b4 <_vfprintf_r+0xf18>)
  4032bc:	dd85      	ble.n	4031ca <_vfprintf_r+0xd2e>
  4032be:	2710      	movs	r7, #16
  4032c0:	f8dd a020 	ldr.w	sl, [sp, #32]
  4032c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4032c8:	e005      	b.n	4032d6 <_vfprintf_r+0xe3a>
  4032ca:	f108 0808 	add.w	r8, r8, #8
  4032ce:	3e10      	subs	r6, #16
  4032d0:	2e10      	cmp	r6, #16
  4032d2:	f77f af7a 	ble.w	4031ca <_vfprintf_r+0xd2e>
  4032d6:	3301      	adds	r3, #1
  4032d8:	3410      	adds	r4, #16
  4032da:	2b07      	cmp	r3, #7
  4032dc:	9425      	str	r4, [sp, #148]	; 0x94
  4032de:	9324      	str	r3, [sp, #144]	; 0x90
  4032e0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032e4:	ddf1      	ble.n	4032ca <_vfprintf_r+0xe2e>
  4032e6:	aa23      	add	r2, sp, #140	; 0x8c
  4032e8:	4659      	mov	r1, fp
  4032ea:	4650      	mov	r0, sl
  4032ec:	f003 f97e 	bl	4065ec <__sprint_r>
  4032f0:	2800      	cmp	r0, #0
  4032f2:	f040 8176 	bne.w	4035e2 <_vfprintf_r+0x1146>
  4032f6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4032f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4032fe:	e7e6      	b.n	4032ce <_vfprintf_r+0xe32>
  403300:	9b06      	ldr	r3, [sp, #24]
  403302:	07d8      	lsls	r0, r3, #31
  403304:	f53f adff 	bmi.w	402f06 <_vfprintf_r+0xa6a>
  403308:	3601      	adds	r6, #1
  40330a:	3401      	adds	r4, #1
  40330c:	2301      	movs	r3, #1
  40330e:	2e07      	cmp	r6, #7
  403310:	9425      	str	r4, [sp, #148]	; 0x94
  403312:	9624      	str	r6, [sp, #144]	; 0x90
  403314:	f8c8 7000 	str.w	r7, [r8]
  403318:	f8c8 3004 	str.w	r3, [r8, #4]
  40331c:	f77f ae27 	ble.w	402f6e <_vfprintf_r+0xad2>
  403320:	aa23      	add	r2, sp, #140	; 0x8c
  403322:	990a      	ldr	r1, [sp, #40]	; 0x28
  403324:	9808      	ldr	r0, [sp, #32]
  403326:	f003 f961 	bl	4065ec <__sprint_r>
  40332a:	2800      	cmp	r0, #0
  40332c:	f47f ae40 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403330:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403332:	9e24      	ldr	r6, [sp, #144]	; 0x90
  403334:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403338:	e61b      	b.n	402f72 <_vfprintf_r+0xad6>
  40333a:	aa23      	add	r2, sp, #140	; 0x8c
  40333c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40333e:	9808      	ldr	r0, [sp, #32]
  403340:	f003 f954 	bl	4065ec <__sprint_r>
  403344:	2800      	cmp	r0, #0
  403346:	f47f ae33 	bne.w	402fb0 <_vfprintf_r+0xb14>
  40334a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40334c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40334e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403352:	e5e6      	b.n	402f22 <_vfprintf_r+0xa86>
  403354:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403356:	3507      	adds	r5, #7
  403358:	f025 0507 	bic.w	r5, r5, #7
  40335c:	e9d5 2300 	ldrd	r2, r3, [r5]
  403360:	f105 0108 	add.w	r1, r5, #8
  403364:	910e      	str	r1, [sp, #56]	; 0x38
  403366:	4614      	mov	r4, r2
  403368:	461d      	mov	r5, r3
  40336a:	f7ff bba9 	b.w	402ac0 <_vfprintf_r+0x624>
  40336e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403370:	3507      	adds	r5, #7
  403372:	f025 0307 	bic.w	r3, r5, #7
  403376:	f103 0208 	add.w	r2, r3, #8
  40337a:	920e      	str	r2, [sp, #56]	; 0x38
  40337c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403380:	f7ff bb4a 	b.w	402a18 <_vfprintf_r+0x57c>
  403384:	3601      	adds	r6, #1
  403386:	443c      	add	r4, r7
  403388:	2e07      	cmp	r6, #7
  40338a:	9425      	str	r4, [sp, #148]	; 0x94
  40338c:	9624      	str	r6, [sp, #144]	; 0x90
  40338e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403392:	f77f adec 	ble.w	402f6e <_vfprintf_r+0xad2>
  403396:	e7c3      	b.n	403320 <_vfprintf_r+0xe84>
  403398:	aa23      	add	r2, sp, #140	; 0x8c
  40339a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40339c:	9808      	ldr	r0, [sp, #32]
  40339e:	f003 f925 	bl	4065ec <__sprint_r>
  4033a2:	2800      	cmp	r0, #0
  4033a4:	f47f ae04 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4033a8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033aa:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4033ac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4033b0:	e5c6      	b.n	402f40 <_vfprintf_r+0xaa4>
  4033b2:	bf00      	nop
  4033b4:	00406f80 	.word	0x00406f80
  4033b8:	af30      	add	r7, sp, #192	; 0xc0
  4033ba:	f7ff b999 	b.w	4026f0 <_vfprintf_r+0x254>
  4033be:	aa23      	add	r2, sp, #140	; 0x8c
  4033c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4033c2:	9808      	ldr	r0, [sp, #32]
  4033c4:	f003 f912 	bl	4065ec <__sprint_r>
  4033c8:	2800      	cmp	r0, #0
  4033ca:	f47f adf1 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4033ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033d0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4033d4:	f7ff ba11 	b.w	4027fa <_vfprintf_r+0x35e>
  4033d8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4033dc:	4264      	negs	r4, r4
  4033de:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4033e2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4033e6:	2301      	movs	r3, #1
  4033e8:	f7ff b968 	b.w	4026bc <_vfprintf_r+0x220>
  4033ec:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4033ee:	4622      	mov	r2, r4
  4033f0:	4620      	mov	r0, r4
  4033f2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4033f4:	4623      	mov	r3, r4
  4033f6:	4621      	mov	r1, r4
  4033f8:	f003 fb84 	bl	406b04 <__aeabi_dcmpun>
  4033fc:	2800      	cmp	r0, #0
  4033fe:	f040 828c 	bne.w	40391a <_vfprintf_r+0x147e>
  403402:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403404:	3301      	adds	r3, #1
  403406:	f026 0320 	bic.w	r3, r6, #32
  40340a:	930d      	str	r3, [sp, #52]	; 0x34
  40340c:	f000 8091 	beq.w	403532 <_vfprintf_r+0x1096>
  403410:	2b47      	cmp	r3, #71	; 0x47
  403412:	d104      	bne.n	40341e <_vfprintf_r+0xf82>
  403414:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403416:	2b00      	cmp	r3, #0
  403418:	bf08      	it	eq
  40341a:	2301      	moveq	r3, #1
  40341c:	9309      	str	r3, [sp, #36]	; 0x24
  40341e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403422:	9306      	str	r3, [sp, #24]
  403424:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403426:	f1b3 0a00 	subs.w	sl, r3, #0
  40342a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40342c:	9307      	str	r3, [sp, #28]
  40342e:	bfbb      	ittet	lt
  403430:	4653      	movlt	r3, sl
  403432:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  403436:	2300      	movge	r3, #0
  403438:	232d      	movlt	r3, #45	; 0x2d
  40343a:	2e66      	cmp	r6, #102	; 0x66
  40343c:	930f      	str	r3, [sp, #60]	; 0x3c
  40343e:	f000 817f 	beq.w	403740 <_vfprintf_r+0x12a4>
  403442:	2e46      	cmp	r6, #70	; 0x46
  403444:	f000 81d4 	beq.w	4037f0 <_vfprintf_r+0x1354>
  403448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40344a:	9a07      	ldr	r2, [sp, #28]
  40344c:	2b45      	cmp	r3, #69	; 0x45
  40344e:	bf0c      	ite	eq
  403450:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  403452:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  403454:	a821      	add	r0, sp, #132	; 0x84
  403456:	a91e      	add	r1, sp, #120	; 0x78
  403458:	bf08      	it	eq
  40345a:	1c5d      	addeq	r5, r3, #1
  40345c:	9004      	str	r0, [sp, #16]
  40345e:	9103      	str	r1, [sp, #12]
  403460:	a81d      	add	r0, sp, #116	; 0x74
  403462:	2102      	movs	r1, #2
  403464:	9002      	str	r0, [sp, #8]
  403466:	4653      	mov	r3, sl
  403468:	9501      	str	r5, [sp, #4]
  40346a:	9100      	str	r1, [sp, #0]
  40346c:	9808      	ldr	r0, [sp, #32]
  40346e:	f000 fc0b 	bl	403c88 <_dtoa_r>
  403472:	2e67      	cmp	r6, #103	; 0x67
  403474:	4607      	mov	r7, r0
  403476:	f040 81af 	bne.w	4037d8 <_vfprintf_r+0x133c>
  40347a:	f01b 0f01 	tst.w	fp, #1
  40347e:	f000 8213 	beq.w	4038a8 <_vfprintf_r+0x140c>
  403482:	197c      	adds	r4, r7, r5
  403484:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403486:	9807      	ldr	r0, [sp, #28]
  403488:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40348a:	4651      	mov	r1, sl
  40348c:	f7fe fd12 	bl	401eb4 <__aeabi_dcmpeq>
  403490:	2800      	cmp	r0, #0
  403492:	f040 8132 	bne.w	4036fa <_vfprintf_r+0x125e>
  403496:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403498:	42a3      	cmp	r3, r4
  40349a:	d206      	bcs.n	4034aa <_vfprintf_r+0x100e>
  40349c:	2130      	movs	r1, #48	; 0x30
  40349e:	1c5a      	adds	r2, r3, #1
  4034a0:	9221      	str	r2, [sp, #132]	; 0x84
  4034a2:	7019      	strb	r1, [r3, #0]
  4034a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4034a6:	429c      	cmp	r4, r3
  4034a8:	d8f9      	bhi.n	40349e <_vfprintf_r+0x1002>
  4034aa:	1bdb      	subs	r3, r3, r7
  4034ac:	9311      	str	r3, [sp, #68]	; 0x44
  4034ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034b0:	2b47      	cmp	r3, #71	; 0x47
  4034b2:	f000 80b9 	beq.w	403628 <_vfprintf_r+0x118c>
  4034b6:	2e65      	cmp	r6, #101	; 0x65
  4034b8:	f340 8276 	ble.w	4039a8 <_vfprintf_r+0x150c>
  4034bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4034be:	9310      	str	r3, [sp, #64]	; 0x40
  4034c0:	2e66      	cmp	r6, #102	; 0x66
  4034c2:	f000 8162 	beq.w	40378a <_vfprintf_r+0x12ee>
  4034c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4034ca:	4619      	mov	r1, r3
  4034cc:	4291      	cmp	r1, r2
  4034ce:	f300 814f 	bgt.w	403770 <_vfprintf_r+0x12d4>
  4034d2:	f01b 0f01 	tst.w	fp, #1
  4034d6:	f040 8209 	bne.w	4038ec <_vfprintf_r+0x1450>
  4034da:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4034de:	9307      	str	r3, [sp, #28]
  4034e0:	920d      	str	r2, [sp, #52]	; 0x34
  4034e2:	2667      	movs	r6, #103	; 0x67
  4034e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4034e6:	2b00      	cmp	r3, #0
  4034e8:	f040 8096 	bne.w	403618 <_vfprintf_r+0x117c>
  4034ec:	9309      	str	r3, [sp, #36]	; 0x24
  4034ee:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4034f2:	f7ff b905 	b.w	402700 <_vfprintf_r+0x264>
  4034f6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4034fa:	f001 ff33 	bl	405364 <__retarget_lock_release_recursive>
  4034fe:	f04f 33ff 	mov.w	r3, #4294967295
  403502:	930b      	str	r3, [sp, #44]	; 0x2c
  403504:	f7ff ba30 	b.w	402968 <_vfprintf_r+0x4cc>
  403508:	9a06      	ldr	r2, [sp, #24]
  40350a:	07d5      	lsls	r5, r2, #31
  40350c:	f57f aeb4 	bpl.w	403278 <_vfprintf_r+0xddc>
  403510:	e6a2      	b.n	403258 <_vfprintf_r+0xdbc>
  403512:	f108 0808 	add.w	r8, r8, #8
  403516:	e69a      	b.n	40324e <_vfprintf_r+0xdb2>
  403518:	aa23      	add	r2, sp, #140	; 0x8c
  40351a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40351c:	9808      	ldr	r0, [sp, #32]
  40351e:	f003 f865 	bl	4065ec <__sprint_r>
  403522:	2800      	cmp	r0, #0
  403524:	f47f ad44 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403528:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40352a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40352c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403530:	e6a2      	b.n	403278 <_vfprintf_r+0xddc>
  403532:	2306      	movs	r3, #6
  403534:	9309      	str	r3, [sp, #36]	; 0x24
  403536:	e772      	b.n	40341e <_vfprintf_r+0xf82>
  403538:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40353c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  403540:	f7ff bbc7 	b.w	402cd2 <_vfprintf_r+0x836>
  403544:	aa23      	add	r2, sp, #140	; 0x8c
  403546:	990a      	ldr	r1, [sp, #40]	; 0x28
  403548:	9808      	ldr	r0, [sp, #32]
  40354a:	f003 f84f 	bl	4065ec <__sprint_r>
  40354e:	2800      	cmp	r0, #0
  403550:	f47f ad2e 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403554:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403558:	e437      	b.n	402dca <_vfprintf_r+0x92e>
  40355a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40355c:	4ab4      	ldr	r2, [pc, #720]	; (403830 <_vfprintf_r+0x1394>)
  40355e:	f8c8 2000 	str.w	r2, [r8]
  403562:	3301      	adds	r3, #1
  403564:	3401      	adds	r4, #1
  403566:	2201      	movs	r2, #1
  403568:	2b07      	cmp	r3, #7
  40356a:	9425      	str	r4, [sp, #148]	; 0x94
  40356c:	9324      	str	r3, [sp, #144]	; 0x90
  40356e:	f8c8 2004 	str.w	r2, [r8, #4]
  403572:	f300 8124 	bgt.w	4037be <_vfprintf_r+0x1322>
  403576:	f108 0808 	add.w	r8, r8, #8
  40357a:	b929      	cbnz	r1, 403588 <_vfprintf_r+0x10ec>
  40357c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40357e:	b91b      	cbnz	r3, 403588 <_vfprintf_r+0x10ec>
  403580:	9b06      	ldr	r3, [sp, #24]
  403582:	07de      	lsls	r6, r3, #31
  403584:	f57f a98f 	bpl.w	4028a6 <_vfprintf_r+0x40a>
  403588:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40358a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40358c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40358e:	f8c8 2000 	str.w	r2, [r8]
  403592:	3301      	adds	r3, #1
  403594:	4602      	mov	r2, r0
  403596:	4422      	add	r2, r4
  403598:	2b07      	cmp	r3, #7
  40359a:	9225      	str	r2, [sp, #148]	; 0x94
  40359c:	f8c8 0004 	str.w	r0, [r8, #4]
  4035a0:	9324      	str	r3, [sp, #144]	; 0x90
  4035a2:	f300 8169 	bgt.w	403878 <_vfprintf_r+0x13dc>
  4035a6:	f108 0808 	add.w	r8, r8, #8
  4035aa:	2900      	cmp	r1, #0
  4035ac:	f2c0 8136 	blt.w	40381c <_vfprintf_r+0x1380>
  4035b0:	9911      	ldr	r1, [sp, #68]	; 0x44
  4035b2:	f8c8 7000 	str.w	r7, [r8]
  4035b6:	3301      	adds	r3, #1
  4035b8:	188c      	adds	r4, r1, r2
  4035ba:	2b07      	cmp	r3, #7
  4035bc:	9425      	str	r4, [sp, #148]	; 0x94
  4035be:	9324      	str	r3, [sp, #144]	; 0x90
  4035c0:	f8c8 1004 	str.w	r1, [r8, #4]
  4035c4:	f77f a96d 	ble.w	4028a2 <_vfprintf_r+0x406>
  4035c8:	e4e0      	b.n	402f8c <_vfprintf_r+0xaf0>
  4035ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4035cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ce:	6813      	ldr	r3, [r2, #0]
  4035d0:	17cd      	asrs	r5, r1, #31
  4035d2:	4608      	mov	r0, r1
  4035d4:	3204      	adds	r2, #4
  4035d6:	4629      	mov	r1, r5
  4035d8:	920e      	str	r2, [sp, #56]	; 0x38
  4035da:	e9c3 0100 	strd	r0, r1, [r3]
  4035de:	f7fe bfa9 	b.w	402534 <_vfprintf_r+0x98>
  4035e2:	46da      	mov	sl, fp
  4035e4:	f7ff bbc4 	b.w	402d70 <_vfprintf_r+0x8d4>
  4035e8:	aa23      	add	r2, sp, #140	; 0x8c
  4035ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4035ec:	9808      	ldr	r0, [sp, #32]
  4035ee:	f002 fffd 	bl	4065ec <__sprint_r>
  4035f2:	2800      	cmp	r0, #0
  4035f4:	f47f acdc 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4035f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4035fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4035fe:	f7ff bbfd 	b.w	402dfc <_vfprintf_r+0x960>
  403602:	4638      	mov	r0, r7
  403604:	9409      	str	r4, [sp, #36]	; 0x24
  403606:	f7fe fedb 	bl	4023c0 <strlen>
  40360a:	950e      	str	r5, [sp, #56]	; 0x38
  40360c:	900d      	str	r0, [sp, #52]	; 0x34
  40360e:	f8cd b018 	str.w	fp, [sp, #24]
  403612:	4603      	mov	r3, r0
  403614:	f7ff ba36 	b.w	402a84 <_vfprintf_r+0x5e8>
  403618:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40361c:	2300      	movs	r3, #0
  40361e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  403622:	9309      	str	r3, [sp, #36]	; 0x24
  403624:	f7ff b86f 	b.w	402706 <_vfprintf_r+0x26a>
  403628:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40362a:	9310      	str	r3, [sp, #64]	; 0x40
  40362c:	461a      	mov	r2, r3
  40362e:	3303      	adds	r3, #3
  403630:	db04      	blt.n	40363c <_vfprintf_r+0x11a0>
  403632:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403634:	4619      	mov	r1, r3
  403636:	4291      	cmp	r1, r2
  403638:	f6bf af45 	bge.w	4034c6 <_vfprintf_r+0x102a>
  40363c:	3e02      	subs	r6, #2
  40363e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403640:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  403644:	3b01      	subs	r3, #1
  403646:	2b00      	cmp	r3, #0
  403648:	931d      	str	r3, [sp, #116]	; 0x74
  40364a:	bfbd      	ittte	lt
  40364c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40364e:	f1c3 0301 	rsblt	r3, r3, #1
  403652:	222d      	movlt	r2, #45	; 0x2d
  403654:	222b      	movge	r2, #43	; 0x2b
  403656:	2b09      	cmp	r3, #9
  403658:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40365c:	f340 813e 	ble.w	4038dc <_vfprintf_r+0x1440>
  403660:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  403664:	4620      	mov	r0, r4
  403666:	4d73      	ldr	r5, [pc, #460]	; (403834 <_vfprintf_r+0x1398>)
  403668:	e000      	b.n	40366c <_vfprintf_r+0x11d0>
  40366a:	4610      	mov	r0, r2
  40366c:	fb85 1203 	smull	r1, r2, r5, r3
  403670:	17d9      	asrs	r1, r3, #31
  403672:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403676:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40367a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40367e:	3230      	adds	r2, #48	; 0x30
  403680:	2909      	cmp	r1, #9
  403682:	f800 2c01 	strb.w	r2, [r0, #-1]
  403686:	460b      	mov	r3, r1
  403688:	f100 32ff 	add.w	r2, r0, #4294967295
  40368c:	dced      	bgt.n	40366a <_vfprintf_r+0x11ce>
  40368e:	3330      	adds	r3, #48	; 0x30
  403690:	3802      	subs	r0, #2
  403692:	b2d9      	uxtb	r1, r3
  403694:	4284      	cmp	r4, r0
  403696:	f802 1c01 	strb.w	r1, [r2, #-1]
  40369a:	f240 8190 	bls.w	4039be <_vfprintf_r+0x1522>
  40369e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4036a2:	4613      	mov	r3, r2
  4036a4:	e001      	b.n	4036aa <_vfprintf_r+0x120e>
  4036a6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4036aa:	f800 1b01 	strb.w	r1, [r0], #1
  4036ae:	42a3      	cmp	r3, r4
  4036b0:	d1f9      	bne.n	4036a6 <_vfprintf_r+0x120a>
  4036b2:	3301      	adds	r3, #1
  4036b4:	1a9b      	subs	r3, r3, r2
  4036b6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4036ba:	4413      	add	r3, r2
  4036bc:	aa1f      	add	r2, sp, #124	; 0x7c
  4036be:	1a9b      	subs	r3, r3, r2
  4036c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036c2:	9319      	str	r3, [sp, #100]	; 0x64
  4036c4:	2a01      	cmp	r2, #1
  4036c6:	4413      	add	r3, r2
  4036c8:	930d      	str	r3, [sp, #52]	; 0x34
  4036ca:	f340 8145 	ble.w	403958 <_vfprintf_r+0x14bc>
  4036ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4036d2:	4413      	add	r3, r2
  4036d4:	930d      	str	r3, [sp, #52]	; 0x34
  4036d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036da:	9307      	str	r3, [sp, #28]
  4036dc:	2300      	movs	r3, #0
  4036de:	9310      	str	r3, [sp, #64]	; 0x40
  4036e0:	e700      	b.n	4034e4 <_vfprintf_r+0x1048>
  4036e2:	aa23      	add	r2, sp, #140	; 0x8c
  4036e4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4036e6:	9808      	ldr	r0, [sp, #32]
  4036e8:	f002 ff80 	bl	4065ec <__sprint_r>
  4036ec:	2800      	cmp	r0, #0
  4036ee:	f47f ac5f 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4036f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4036f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4036f8:	e4d1      	b.n	40309e <_vfprintf_r+0xc02>
  4036fa:	4623      	mov	r3, r4
  4036fc:	e6d5      	b.n	4034aa <_vfprintf_r+0x100e>
  4036fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403700:	9710      	str	r7, [sp, #64]	; 0x40
  403702:	2b06      	cmp	r3, #6
  403704:	bf28      	it	cs
  403706:	2306      	movcs	r3, #6
  403708:	9709      	str	r7, [sp, #36]	; 0x24
  40370a:	46ba      	mov	sl, r7
  40370c:	9307      	str	r3, [sp, #28]
  40370e:	950e      	str	r5, [sp, #56]	; 0x38
  403710:	f8cd b018 	str.w	fp, [sp, #24]
  403714:	930d      	str	r3, [sp, #52]	; 0x34
  403716:	4f48      	ldr	r7, [pc, #288]	; (403838 <_vfprintf_r+0x139c>)
  403718:	f7fe bff2 	b.w	402700 <_vfprintf_r+0x264>
  40371c:	aa23      	add	r2, sp, #140	; 0x8c
  40371e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403720:	9808      	ldr	r0, [sp, #32]
  403722:	f002 ff63 	bl	4065ec <__sprint_r>
  403726:	2800      	cmp	r0, #0
  403728:	f47f ac42 	bne.w	402fb0 <_vfprintf_r+0xb14>
  40372c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40372e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403730:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403732:	1ad3      	subs	r3, r2, r3
  403734:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403738:	e5b6      	b.n	4032a8 <_vfprintf_r+0xe0c>
  40373a:	46a2      	mov	sl, r4
  40373c:	f7ff bb18 	b.w	402d70 <_vfprintf_r+0x8d4>
  403740:	a821      	add	r0, sp, #132	; 0x84
  403742:	a91e      	add	r1, sp, #120	; 0x78
  403744:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403746:	9004      	str	r0, [sp, #16]
  403748:	9103      	str	r1, [sp, #12]
  40374a:	a81d      	add	r0, sp, #116	; 0x74
  40374c:	2103      	movs	r1, #3
  40374e:	9002      	str	r0, [sp, #8]
  403750:	9a07      	ldr	r2, [sp, #28]
  403752:	9501      	str	r5, [sp, #4]
  403754:	4653      	mov	r3, sl
  403756:	9100      	str	r1, [sp, #0]
  403758:	9808      	ldr	r0, [sp, #32]
  40375a:	f000 fa95 	bl	403c88 <_dtoa_r>
  40375e:	4607      	mov	r7, r0
  403760:	1944      	adds	r4, r0, r5
  403762:	783b      	ldrb	r3, [r7, #0]
  403764:	2b30      	cmp	r3, #48	; 0x30
  403766:	f000 80ca 	beq.w	4038fe <_vfprintf_r+0x1462>
  40376a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40376c:	442c      	add	r4, r5
  40376e:	e689      	b.n	403484 <_vfprintf_r+0xfe8>
  403770:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403772:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403774:	4413      	add	r3, r2
  403776:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403778:	930d      	str	r3, [sp, #52]	; 0x34
  40377a:	2a00      	cmp	r2, #0
  40377c:	f340 80e4 	ble.w	403948 <_vfprintf_r+0x14ac>
  403780:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403784:	9307      	str	r3, [sp, #28]
  403786:	2667      	movs	r6, #103	; 0x67
  403788:	e6ac      	b.n	4034e4 <_vfprintf_r+0x1048>
  40378a:	2b00      	cmp	r3, #0
  40378c:	f340 80fb 	ble.w	403986 <_vfprintf_r+0x14ea>
  403790:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403792:	2a00      	cmp	r2, #0
  403794:	f040 80ce 	bne.w	403934 <_vfprintf_r+0x1498>
  403798:	f01b 0f01 	tst.w	fp, #1
  40379c:	f040 80ca 	bne.w	403934 <_vfprintf_r+0x1498>
  4037a0:	9307      	str	r3, [sp, #28]
  4037a2:	930d      	str	r3, [sp, #52]	; 0x34
  4037a4:	e69e      	b.n	4034e4 <_vfprintf_r+0x1048>
  4037a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4037a8:	9307      	str	r3, [sp, #28]
  4037aa:	930d      	str	r3, [sp, #52]	; 0x34
  4037ac:	9009      	str	r0, [sp, #36]	; 0x24
  4037ae:	950e      	str	r5, [sp, #56]	; 0x38
  4037b0:	f8cd b018 	str.w	fp, [sp, #24]
  4037b4:	9010      	str	r0, [sp, #64]	; 0x40
  4037b6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4037ba:	f7fe bfa1 	b.w	402700 <_vfprintf_r+0x264>
  4037be:	aa23      	add	r2, sp, #140	; 0x8c
  4037c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4037c2:	9808      	ldr	r0, [sp, #32]
  4037c4:	f002 ff12 	bl	4065ec <__sprint_r>
  4037c8:	2800      	cmp	r0, #0
  4037ca:	f47f abf1 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4037ce:	991d      	ldr	r1, [sp, #116]	; 0x74
  4037d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4037d2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4037d6:	e6d0      	b.n	40357a <_vfprintf_r+0x10de>
  4037d8:	2e47      	cmp	r6, #71	; 0x47
  4037da:	f47f ae52 	bne.w	403482 <_vfprintf_r+0xfe6>
  4037de:	f01b 0f01 	tst.w	fp, #1
  4037e2:	f000 80da 	beq.w	40399a <_vfprintf_r+0x14fe>
  4037e6:	2e46      	cmp	r6, #70	; 0x46
  4037e8:	eb07 0405 	add.w	r4, r7, r5
  4037ec:	d0b9      	beq.n	403762 <_vfprintf_r+0x12c6>
  4037ee:	e649      	b.n	403484 <_vfprintf_r+0xfe8>
  4037f0:	a821      	add	r0, sp, #132	; 0x84
  4037f2:	a91e      	add	r1, sp, #120	; 0x78
  4037f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4037f6:	9004      	str	r0, [sp, #16]
  4037f8:	9103      	str	r1, [sp, #12]
  4037fa:	a81d      	add	r0, sp, #116	; 0x74
  4037fc:	2103      	movs	r1, #3
  4037fe:	9002      	str	r0, [sp, #8]
  403800:	9a07      	ldr	r2, [sp, #28]
  403802:	9401      	str	r4, [sp, #4]
  403804:	4653      	mov	r3, sl
  403806:	9100      	str	r1, [sp, #0]
  403808:	9808      	ldr	r0, [sp, #32]
  40380a:	f000 fa3d 	bl	403c88 <_dtoa_r>
  40380e:	4625      	mov	r5, r4
  403810:	4607      	mov	r7, r0
  403812:	e7e8      	b.n	4037e6 <_vfprintf_r+0x134a>
  403814:	2300      	movs	r3, #0
  403816:	9309      	str	r3, [sp, #36]	; 0x24
  403818:	f7fe bec1 	b.w	40259e <_vfprintf_r+0x102>
  40381c:	424e      	negs	r6, r1
  40381e:	3110      	adds	r1, #16
  403820:	4d06      	ldr	r5, [pc, #24]	; (40383c <_vfprintf_r+0x13a0>)
  403822:	da43      	bge.n	4038ac <_vfprintf_r+0x1410>
  403824:	2410      	movs	r4, #16
  403826:	f8dd a020 	ldr.w	sl, [sp, #32]
  40382a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40382e:	e00c      	b.n	40384a <_vfprintf_r+0x13ae>
  403830:	00406f6c 	.word	0x00406f6c
  403834:	66666667 	.word	0x66666667
  403838:	00406f64 	.word	0x00406f64
  40383c:	00406f80 	.word	0x00406f80
  403840:	f108 0808 	add.w	r8, r8, #8
  403844:	3e10      	subs	r6, #16
  403846:	2e10      	cmp	r6, #16
  403848:	dd30      	ble.n	4038ac <_vfprintf_r+0x1410>
  40384a:	3301      	adds	r3, #1
  40384c:	3210      	adds	r2, #16
  40384e:	2b07      	cmp	r3, #7
  403850:	9225      	str	r2, [sp, #148]	; 0x94
  403852:	9324      	str	r3, [sp, #144]	; 0x90
  403854:	f8c8 5000 	str.w	r5, [r8]
  403858:	f8c8 4004 	str.w	r4, [r8, #4]
  40385c:	ddf0      	ble.n	403840 <_vfprintf_r+0x13a4>
  40385e:	aa23      	add	r2, sp, #140	; 0x8c
  403860:	4659      	mov	r1, fp
  403862:	4650      	mov	r0, sl
  403864:	f002 fec2 	bl	4065ec <__sprint_r>
  403868:	2800      	cmp	r0, #0
  40386a:	f47f aeba 	bne.w	4035e2 <_vfprintf_r+0x1146>
  40386e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403870:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403872:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403876:	e7e5      	b.n	403844 <_vfprintf_r+0x13a8>
  403878:	aa23      	add	r2, sp, #140	; 0x8c
  40387a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40387c:	9808      	ldr	r0, [sp, #32]
  40387e:	f002 feb5 	bl	4065ec <__sprint_r>
  403882:	2800      	cmp	r0, #0
  403884:	f47f ab94 	bne.w	402fb0 <_vfprintf_r+0xb14>
  403888:	991d      	ldr	r1, [sp, #116]	; 0x74
  40388a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40388c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40388e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403892:	e68a      	b.n	4035aa <_vfprintf_r+0x110e>
  403894:	9808      	ldr	r0, [sp, #32]
  403896:	aa23      	add	r2, sp, #140	; 0x8c
  403898:	4651      	mov	r1, sl
  40389a:	f002 fea7 	bl	4065ec <__sprint_r>
  40389e:	2800      	cmp	r0, #0
  4038a0:	f43f aa64 	beq.w	402d6c <_vfprintf_r+0x8d0>
  4038a4:	f7ff ba64 	b.w	402d70 <_vfprintf_r+0x8d4>
  4038a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4038aa:	e5fe      	b.n	4034aa <_vfprintf_r+0x100e>
  4038ac:	3301      	adds	r3, #1
  4038ae:	4432      	add	r2, r6
  4038b0:	2b07      	cmp	r3, #7
  4038b2:	e888 0060 	stmia.w	r8, {r5, r6}
  4038b6:	9225      	str	r2, [sp, #148]	; 0x94
  4038b8:	9324      	str	r3, [sp, #144]	; 0x90
  4038ba:	f108 0808 	add.w	r8, r8, #8
  4038be:	f77f ae77 	ble.w	4035b0 <_vfprintf_r+0x1114>
  4038c2:	aa23      	add	r2, sp, #140	; 0x8c
  4038c4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4038c6:	9808      	ldr	r0, [sp, #32]
  4038c8:	f002 fe90 	bl	4065ec <__sprint_r>
  4038cc:	2800      	cmp	r0, #0
  4038ce:	f47f ab6f 	bne.w	402fb0 <_vfprintf_r+0xb14>
  4038d2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4038d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038d6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4038da:	e669      	b.n	4035b0 <_vfprintf_r+0x1114>
  4038dc:	3330      	adds	r3, #48	; 0x30
  4038de:	2230      	movs	r2, #48	; 0x30
  4038e0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4038e4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4038e8:	ab20      	add	r3, sp, #128	; 0x80
  4038ea:	e6e7      	b.n	4036bc <_vfprintf_r+0x1220>
  4038ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4038ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4038f0:	4413      	add	r3, r2
  4038f2:	930d      	str	r3, [sp, #52]	; 0x34
  4038f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038f8:	9307      	str	r3, [sp, #28]
  4038fa:	2667      	movs	r6, #103	; 0x67
  4038fc:	e5f2      	b.n	4034e4 <_vfprintf_r+0x1048>
  4038fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403900:	9807      	ldr	r0, [sp, #28]
  403902:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403904:	4651      	mov	r1, sl
  403906:	f7fe fad5 	bl	401eb4 <__aeabi_dcmpeq>
  40390a:	2800      	cmp	r0, #0
  40390c:	f47f af2d 	bne.w	40376a <_vfprintf_r+0x12ce>
  403910:	f1c5 0501 	rsb	r5, r5, #1
  403914:	951d      	str	r5, [sp, #116]	; 0x74
  403916:	442c      	add	r4, r5
  403918:	e5b4      	b.n	403484 <_vfprintf_r+0xfe8>
  40391a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40391c:	4f33      	ldr	r7, [pc, #204]	; (4039ec <_vfprintf_r+0x1550>)
  40391e:	2b00      	cmp	r3, #0
  403920:	bfb6      	itet	lt
  403922:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  403926:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  40392a:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  40392e:	4b30      	ldr	r3, [pc, #192]	; (4039f0 <_vfprintf_r+0x1554>)
  403930:	f7ff b9d1 	b.w	402cd6 <_vfprintf_r+0x83a>
  403934:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403936:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403938:	4413      	add	r3, r2
  40393a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40393c:	441a      	add	r2, r3
  40393e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403942:	920d      	str	r2, [sp, #52]	; 0x34
  403944:	9307      	str	r3, [sp, #28]
  403946:	e5cd      	b.n	4034e4 <_vfprintf_r+0x1048>
  403948:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40394a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40394c:	f1c3 0301 	rsb	r3, r3, #1
  403950:	441a      	add	r2, r3
  403952:	4613      	mov	r3, r2
  403954:	920d      	str	r2, [sp, #52]	; 0x34
  403956:	e713      	b.n	403780 <_vfprintf_r+0x12e4>
  403958:	f01b 0301 	ands.w	r3, fp, #1
  40395c:	9310      	str	r3, [sp, #64]	; 0x40
  40395e:	f47f aeb6 	bne.w	4036ce <_vfprintf_r+0x1232>
  403962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403964:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403968:	9307      	str	r3, [sp, #28]
  40396a:	e5bb      	b.n	4034e4 <_vfprintf_r+0x1048>
  40396c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40396e:	f899 6001 	ldrb.w	r6, [r9, #1]
  403972:	6823      	ldr	r3, [r4, #0]
  403974:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  403978:	9309      	str	r3, [sp, #36]	; 0x24
  40397a:	4623      	mov	r3, r4
  40397c:	3304      	adds	r3, #4
  40397e:	4681      	mov	r9, r0
  403980:	930e      	str	r3, [sp, #56]	; 0x38
  403982:	f7fe be0a 	b.w	40259a <_vfprintf_r+0xfe>
  403986:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403988:	b913      	cbnz	r3, 403990 <_vfprintf_r+0x14f4>
  40398a:	f01b 0f01 	tst.w	fp, #1
  40398e:	d002      	beq.n	403996 <_vfprintf_r+0x14fa>
  403990:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403992:	3301      	adds	r3, #1
  403994:	e7d1      	b.n	40393a <_vfprintf_r+0x149e>
  403996:	2301      	movs	r3, #1
  403998:	e702      	b.n	4037a0 <_vfprintf_r+0x1304>
  40399a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40399c:	1bdb      	subs	r3, r3, r7
  40399e:	9311      	str	r3, [sp, #68]	; 0x44
  4039a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039a2:	2b47      	cmp	r3, #71	; 0x47
  4039a4:	f43f ae40 	beq.w	403628 <_vfprintf_r+0x118c>
  4039a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4039aa:	9310      	str	r3, [sp, #64]	; 0x40
  4039ac:	e647      	b.n	40363e <_vfprintf_r+0x11a2>
  4039ae:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039b2:	f7ff b81d 	b.w	4029f0 <_vfprintf_r+0x554>
  4039b6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039ba:	f7ff b918 	b.w	402bee <_vfprintf_r+0x752>
  4039be:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4039c2:	e67b      	b.n	4036bc <_vfprintf_r+0x1220>
  4039c4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039c8:	f7ff b866 	b.w	402a98 <_vfprintf_r+0x5fc>
  4039cc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039d0:	f7ff b9ac 	b.w	402d2c <_vfprintf_r+0x890>
  4039d4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039d8:	f7ff b934 	b.w	402c44 <_vfprintf_r+0x7a8>
  4039dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039e0:	f7ff b8b0 	b.w	402b44 <_vfprintf_r+0x6a8>
  4039e4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4039e8:	f7ff b945 	b.w	402c76 <_vfprintf_r+0x7da>
  4039ec:	00406f38 	.word	0x00406f38
  4039f0:	00406f34 	.word	0x00406f34

004039f4 <__sbprintf>:
  4039f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039f8:	460c      	mov	r4, r1
  4039fa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4039fe:	8989      	ldrh	r1, [r1, #12]
  403a00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403a02:	89e5      	ldrh	r5, [r4, #14]
  403a04:	9619      	str	r6, [sp, #100]	; 0x64
  403a06:	f021 0102 	bic.w	r1, r1, #2
  403a0a:	4606      	mov	r6, r0
  403a0c:	69e0      	ldr	r0, [r4, #28]
  403a0e:	f8ad 100c 	strh.w	r1, [sp, #12]
  403a12:	4617      	mov	r7, r2
  403a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403a18:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403a1a:	f8ad 500e 	strh.w	r5, [sp, #14]
  403a1e:	4698      	mov	r8, r3
  403a20:	ad1a      	add	r5, sp, #104	; 0x68
  403a22:	2300      	movs	r3, #0
  403a24:	9007      	str	r0, [sp, #28]
  403a26:	a816      	add	r0, sp, #88	; 0x58
  403a28:	9209      	str	r2, [sp, #36]	; 0x24
  403a2a:	9306      	str	r3, [sp, #24]
  403a2c:	9500      	str	r5, [sp, #0]
  403a2e:	9504      	str	r5, [sp, #16]
  403a30:	9102      	str	r1, [sp, #8]
  403a32:	9105      	str	r1, [sp, #20]
  403a34:	f001 fc90 	bl	405358 <__retarget_lock_init_recursive>
  403a38:	4643      	mov	r3, r8
  403a3a:	463a      	mov	r2, r7
  403a3c:	4669      	mov	r1, sp
  403a3e:	4630      	mov	r0, r6
  403a40:	f7fe fd2c 	bl	40249c <_vfprintf_r>
  403a44:	1e05      	subs	r5, r0, #0
  403a46:	db07      	blt.n	403a58 <__sbprintf+0x64>
  403a48:	4630      	mov	r0, r6
  403a4a:	4669      	mov	r1, sp
  403a4c:	f001 f8e6 	bl	404c1c <_fflush_r>
  403a50:	2800      	cmp	r0, #0
  403a52:	bf18      	it	ne
  403a54:	f04f 35ff 	movne.w	r5, #4294967295
  403a58:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403a5c:	065b      	lsls	r3, r3, #25
  403a5e:	d503      	bpl.n	403a68 <__sbprintf+0x74>
  403a60:	89a3      	ldrh	r3, [r4, #12]
  403a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403a66:	81a3      	strh	r3, [r4, #12]
  403a68:	9816      	ldr	r0, [sp, #88]	; 0x58
  403a6a:	f001 fc77 	bl	40535c <__retarget_lock_close_recursive>
  403a6e:	4628      	mov	r0, r5
  403a70:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403a78 <__swsetup_r>:
  403a78:	b538      	push	{r3, r4, r5, lr}
  403a7a:	4b30      	ldr	r3, [pc, #192]	; (403b3c <__swsetup_r+0xc4>)
  403a7c:	681b      	ldr	r3, [r3, #0]
  403a7e:	4605      	mov	r5, r0
  403a80:	460c      	mov	r4, r1
  403a82:	b113      	cbz	r3, 403a8a <__swsetup_r+0x12>
  403a84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403a86:	2a00      	cmp	r2, #0
  403a88:	d038      	beq.n	403afc <__swsetup_r+0x84>
  403a8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a8e:	b293      	uxth	r3, r2
  403a90:	0718      	lsls	r0, r3, #28
  403a92:	d50c      	bpl.n	403aae <__swsetup_r+0x36>
  403a94:	6920      	ldr	r0, [r4, #16]
  403a96:	b1a8      	cbz	r0, 403ac4 <__swsetup_r+0x4c>
  403a98:	f013 0201 	ands.w	r2, r3, #1
  403a9c:	d01e      	beq.n	403adc <__swsetup_r+0x64>
  403a9e:	6963      	ldr	r3, [r4, #20]
  403aa0:	2200      	movs	r2, #0
  403aa2:	425b      	negs	r3, r3
  403aa4:	61a3      	str	r3, [r4, #24]
  403aa6:	60a2      	str	r2, [r4, #8]
  403aa8:	b1f0      	cbz	r0, 403ae8 <__swsetup_r+0x70>
  403aaa:	2000      	movs	r0, #0
  403aac:	bd38      	pop	{r3, r4, r5, pc}
  403aae:	06d9      	lsls	r1, r3, #27
  403ab0:	d53c      	bpl.n	403b2c <__swsetup_r+0xb4>
  403ab2:	0758      	lsls	r0, r3, #29
  403ab4:	d426      	bmi.n	403b04 <__swsetup_r+0x8c>
  403ab6:	6920      	ldr	r0, [r4, #16]
  403ab8:	f042 0308 	orr.w	r3, r2, #8
  403abc:	81a3      	strh	r3, [r4, #12]
  403abe:	b29b      	uxth	r3, r3
  403ac0:	2800      	cmp	r0, #0
  403ac2:	d1e9      	bne.n	403a98 <__swsetup_r+0x20>
  403ac4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403ac8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403acc:	d0e4      	beq.n	403a98 <__swsetup_r+0x20>
  403ace:	4628      	mov	r0, r5
  403ad0:	4621      	mov	r1, r4
  403ad2:	f001 fc77 	bl	4053c4 <__smakebuf_r>
  403ad6:	89a3      	ldrh	r3, [r4, #12]
  403ad8:	6920      	ldr	r0, [r4, #16]
  403ada:	e7dd      	b.n	403a98 <__swsetup_r+0x20>
  403adc:	0799      	lsls	r1, r3, #30
  403ade:	bf58      	it	pl
  403ae0:	6962      	ldrpl	r2, [r4, #20]
  403ae2:	60a2      	str	r2, [r4, #8]
  403ae4:	2800      	cmp	r0, #0
  403ae6:	d1e0      	bne.n	403aaa <__swsetup_r+0x32>
  403ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403aec:	061a      	lsls	r2, r3, #24
  403aee:	d5dd      	bpl.n	403aac <__swsetup_r+0x34>
  403af0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403af4:	81a3      	strh	r3, [r4, #12]
  403af6:	f04f 30ff 	mov.w	r0, #4294967295
  403afa:	bd38      	pop	{r3, r4, r5, pc}
  403afc:	4618      	mov	r0, r3
  403afe:	f001 f8e5 	bl	404ccc <__sinit>
  403b02:	e7c2      	b.n	403a8a <__swsetup_r+0x12>
  403b04:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403b06:	b151      	cbz	r1, 403b1e <__swsetup_r+0xa6>
  403b08:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403b0c:	4299      	cmp	r1, r3
  403b0e:	d004      	beq.n	403b1a <__swsetup_r+0xa2>
  403b10:	4628      	mov	r0, r5
  403b12:	f001 f97d 	bl	404e10 <_free_r>
  403b16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b1a:	2300      	movs	r3, #0
  403b1c:	6323      	str	r3, [r4, #48]	; 0x30
  403b1e:	2300      	movs	r3, #0
  403b20:	6920      	ldr	r0, [r4, #16]
  403b22:	6063      	str	r3, [r4, #4]
  403b24:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403b28:	6020      	str	r0, [r4, #0]
  403b2a:	e7c5      	b.n	403ab8 <__swsetup_r+0x40>
  403b2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403b30:	2309      	movs	r3, #9
  403b32:	602b      	str	r3, [r5, #0]
  403b34:	f04f 30ff 	mov.w	r0, #4294967295
  403b38:	81a2      	strh	r2, [r4, #12]
  403b3a:	bd38      	pop	{r3, r4, r5, pc}
  403b3c:	20400010 	.word	0x20400010

00403b40 <register_fini>:
  403b40:	4b02      	ldr	r3, [pc, #8]	; (403b4c <register_fini+0xc>)
  403b42:	b113      	cbz	r3, 403b4a <register_fini+0xa>
  403b44:	4802      	ldr	r0, [pc, #8]	; (403b50 <register_fini+0x10>)
  403b46:	f000 b805 	b.w	403b54 <atexit>
  403b4a:	4770      	bx	lr
  403b4c:	00000000 	.word	0x00000000
  403b50:	00404d3d 	.word	0x00404d3d

00403b54 <atexit>:
  403b54:	2300      	movs	r3, #0
  403b56:	4601      	mov	r1, r0
  403b58:	461a      	mov	r2, r3
  403b5a:	4618      	mov	r0, r3
  403b5c:	f002 bdcc 	b.w	4066f8 <__register_exitproc>

00403b60 <quorem>:
  403b60:	6902      	ldr	r2, [r0, #16]
  403b62:	690b      	ldr	r3, [r1, #16]
  403b64:	4293      	cmp	r3, r2
  403b66:	f300 808d 	bgt.w	403c84 <quorem+0x124>
  403b6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b6e:	f103 38ff 	add.w	r8, r3, #4294967295
  403b72:	f101 0714 	add.w	r7, r1, #20
  403b76:	f100 0b14 	add.w	fp, r0, #20
  403b7a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403b7e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403b82:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403b86:	b083      	sub	sp, #12
  403b88:	3201      	adds	r2, #1
  403b8a:	fbb3 f9f2 	udiv	r9, r3, r2
  403b8e:	eb0b 0304 	add.w	r3, fp, r4
  403b92:	9400      	str	r4, [sp, #0]
  403b94:	eb07 0a04 	add.w	sl, r7, r4
  403b98:	9301      	str	r3, [sp, #4]
  403b9a:	f1b9 0f00 	cmp.w	r9, #0
  403b9e:	d039      	beq.n	403c14 <quorem+0xb4>
  403ba0:	2500      	movs	r5, #0
  403ba2:	462e      	mov	r6, r5
  403ba4:	46bc      	mov	ip, r7
  403ba6:	46de      	mov	lr, fp
  403ba8:	f85c 4b04 	ldr.w	r4, [ip], #4
  403bac:	f8de 3000 	ldr.w	r3, [lr]
  403bb0:	b2a2      	uxth	r2, r4
  403bb2:	fb09 5502 	mla	r5, r9, r2, r5
  403bb6:	0c22      	lsrs	r2, r4, #16
  403bb8:	0c2c      	lsrs	r4, r5, #16
  403bba:	fb09 4202 	mla	r2, r9, r2, r4
  403bbe:	b2ad      	uxth	r5, r5
  403bc0:	1b75      	subs	r5, r6, r5
  403bc2:	b296      	uxth	r6, r2
  403bc4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403bc8:	fa15 f383 	uxtah	r3, r5, r3
  403bcc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403bd0:	b29b      	uxth	r3, r3
  403bd2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403bd6:	45e2      	cmp	sl, ip
  403bd8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403bdc:	f84e 3b04 	str.w	r3, [lr], #4
  403be0:	ea4f 4626 	mov.w	r6, r6, asr #16
  403be4:	d2e0      	bcs.n	403ba8 <quorem+0x48>
  403be6:	9b00      	ldr	r3, [sp, #0]
  403be8:	f85b 3003 	ldr.w	r3, [fp, r3]
  403bec:	b993      	cbnz	r3, 403c14 <quorem+0xb4>
  403bee:	9c01      	ldr	r4, [sp, #4]
  403bf0:	1f23      	subs	r3, r4, #4
  403bf2:	459b      	cmp	fp, r3
  403bf4:	d20c      	bcs.n	403c10 <quorem+0xb0>
  403bf6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403bfa:	b94b      	cbnz	r3, 403c10 <quorem+0xb0>
  403bfc:	f1a4 0308 	sub.w	r3, r4, #8
  403c00:	e002      	b.n	403c08 <quorem+0xa8>
  403c02:	681a      	ldr	r2, [r3, #0]
  403c04:	3b04      	subs	r3, #4
  403c06:	b91a      	cbnz	r2, 403c10 <quorem+0xb0>
  403c08:	459b      	cmp	fp, r3
  403c0a:	f108 38ff 	add.w	r8, r8, #4294967295
  403c0e:	d3f8      	bcc.n	403c02 <quorem+0xa2>
  403c10:	f8c0 8010 	str.w	r8, [r0, #16]
  403c14:	4604      	mov	r4, r0
  403c16:	f002 f9b1 	bl	405f7c <__mcmp>
  403c1a:	2800      	cmp	r0, #0
  403c1c:	db2e      	blt.n	403c7c <quorem+0x11c>
  403c1e:	f109 0901 	add.w	r9, r9, #1
  403c22:	465d      	mov	r5, fp
  403c24:	2300      	movs	r3, #0
  403c26:	f857 1b04 	ldr.w	r1, [r7], #4
  403c2a:	6828      	ldr	r0, [r5, #0]
  403c2c:	b28a      	uxth	r2, r1
  403c2e:	1a9a      	subs	r2, r3, r2
  403c30:	0c0b      	lsrs	r3, r1, #16
  403c32:	fa12 f280 	uxtah	r2, r2, r0
  403c36:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403c3a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403c3e:	b292      	uxth	r2, r2
  403c40:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403c44:	45ba      	cmp	sl, r7
  403c46:	f845 2b04 	str.w	r2, [r5], #4
  403c4a:	ea4f 4323 	mov.w	r3, r3, asr #16
  403c4e:	d2ea      	bcs.n	403c26 <quorem+0xc6>
  403c50:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403c54:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403c58:	b982      	cbnz	r2, 403c7c <quorem+0x11c>
  403c5a:	1f1a      	subs	r2, r3, #4
  403c5c:	4593      	cmp	fp, r2
  403c5e:	d20b      	bcs.n	403c78 <quorem+0x118>
  403c60:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403c64:	b942      	cbnz	r2, 403c78 <quorem+0x118>
  403c66:	3b08      	subs	r3, #8
  403c68:	e002      	b.n	403c70 <quorem+0x110>
  403c6a:	681a      	ldr	r2, [r3, #0]
  403c6c:	3b04      	subs	r3, #4
  403c6e:	b91a      	cbnz	r2, 403c78 <quorem+0x118>
  403c70:	459b      	cmp	fp, r3
  403c72:	f108 38ff 	add.w	r8, r8, #4294967295
  403c76:	d3f8      	bcc.n	403c6a <quorem+0x10a>
  403c78:	f8c4 8010 	str.w	r8, [r4, #16]
  403c7c:	4648      	mov	r0, r9
  403c7e:	b003      	add	sp, #12
  403c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c84:	2000      	movs	r0, #0
  403c86:	4770      	bx	lr

00403c88 <_dtoa_r>:
  403c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403c8e:	b09b      	sub	sp, #108	; 0x6c
  403c90:	4604      	mov	r4, r0
  403c92:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403c94:	4692      	mov	sl, r2
  403c96:	469b      	mov	fp, r3
  403c98:	b141      	cbz	r1, 403cac <_dtoa_r+0x24>
  403c9a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403c9c:	604a      	str	r2, [r1, #4]
  403c9e:	2301      	movs	r3, #1
  403ca0:	4093      	lsls	r3, r2
  403ca2:	608b      	str	r3, [r1, #8]
  403ca4:	f001 ff92 	bl	405bcc <_Bfree>
  403ca8:	2300      	movs	r3, #0
  403caa:	6423      	str	r3, [r4, #64]	; 0x40
  403cac:	f1bb 0f00 	cmp.w	fp, #0
  403cb0:	465d      	mov	r5, fp
  403cb2:	db35      	blt.n	403d20 <_dtoa_r+0x98>
  403cb4:	2300      	movs	r3, #0
  403cb6:	6033      	str	r3, [r6, #0]
  403cb8:	4b9d      	ldr	r3, [pc, #628]	; (403f30 <_dtoa_r+0x2a8>)
  403cba:	43ab      	bics	r3, r5
  403cbc:	d015      	beq.n	403cea <_dtoa_r+0x62>
  403cbe:	4650      	mov	r0, sl
  403cc0:	4659      	mov	r1, fp
  403cc2:	2200      	movs	r2, #0
  403cc4:	2300      	movs	r3, #0
  403cc6:	f7fe f8f5 	bl	401eb4 <__aeabi_dcmpeq>
  403cca:	4680      	mov	r8, r0
  403ccc:	2800      	cmp	r0, #0
  403cce:	d02d      	beq.n	403d2c <_dtoa_r+0xa4>
  403cd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cd2:	2301      	movs	r3, #1
  403cd4:	6013      	str	r3, [r2, #0]
  403cd6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403cd8:	2b00      	cmp	r3, #0
  403cda:	f000 80bd 	beq.w	403e58 <_dtoa_r+0x1d0>
  403cde:	4895      	ldr	r0, [pc, #596]	; (403f34 <_dtoa_r+0x2ac>)
  403ce0:	6018      	str	r0, [r3, #0]
  403ce2:	3801      	subs	r0, #1
  403ce4:	b01b      	add	sp, #108	; 0x6c
  403ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cea:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cec:	f242 730f 	movw	r3, #9999	; 0x270f
  403cf0:	6013      	str	r3, [r2, #0]
  403cf2:	f1ba 0f00 	cmp.w	sl, #0
  403cf6:	d10d      	bne.n	403d14 <_dtoa_r+0x8c>
  403cf8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403cfc:	b955      	cbnz	r5, 403d14 <_dtoa_r+0x8c>
  403cfe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d00:	488d      	ldr	r0, [pc, #564]	; (403f38 <_dtoa_r+0x2b0>)
  403d02:	2b00      	cmp	r3, #0
  403d04:	d0ee      	beq.n	403ce4 <_dtoa_r+0x5c>
  403d06:	f100 0308 	add.w	r3, r0, #8
  403d0a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403d0c:	6013      	str	r3, [r2, #0]
  403d0e:	b01b      	add	sp, #108	; 0x6c
  403d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d16:	4889      	ldr	r0, [pc, #548]	; (403f3c <_dtoa_r+0x2b4>)
  403d18:	2b00      	cmp	r3, #0
  403d1a:	d0e3      	beq.n	403ce4 <_dtoa_r+0x5c>
  403d1c:	1cc3      	adds	r3, r0, #3
  403d1e:	e7f4      	b.n	403d0a <_dtoa_r+0x82>
  403d20:	2301      	movs	r3, #1
  403d22:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403d26:	6033      	str	r3, [r6, #0]
  403d28:	46ab      	mov	fp, r5
  403d2a:	e7c5      	b.n	403cb8 <_dtoa_r+0x30>
  403d2c:	aa18      	add	r2, sp, #96	; 0x60
  403d2e:	ab19      	add	r3, sp, #100	; 0x64
  403d30:	9201      	str	r2, [sp, #4]
  403d32:	9300      	str	r3, [sp, #0]
  403d34:	4652      	mov	r2, sl
  403d36:	465b      	mov	r3, fp
  403d38:	4620      	mov	r0, r4
  403d3a:	f002 f9bf 	bl	4060bc <__d2b>
  403d3e:	0d2b      	lsrs	r3, r5, #20
  403d40:	4681      	mov	r9, r0
  403d42:	d071      	beq.n	403e28 <_dtoa_r+0x1a0>
  403d44:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403d48:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403d4c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403d4e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403d52:	4650      	mov	r0, sl
  403d54:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403d58:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403d5c:	2200      	movs	r2, #0
  403d5e:	4b78      	ldr	r3, [pc, #480]	; (403f40 <_dtoa_r+0x2b8>)
  403d60:	f7fd fc8c 	bl	40167c <__aeabi_dsub>
  403d64:	a36c      	add	r3, pc, #432	; (adr r3, 403f18 <_dtoa_r+0x290>)
  403d66:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d6a:	f7fd fe3b 	bl	4019e4 <__aeabi_dmul>
  403d6e:	a36c      	add	r3, pc, #432	; (adr r3, 403f20 <_dtoa_r+0x298>)
  403d70:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d74:	f7fd fc84 	bl	401680 <__adddf3>
  403d78:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d7c:	4630      	mov	r0, r6
  403d7e:	f7fd fdcb 	bl	401918 <__aeabi_i2d>
  403d82:	a369      	add	r3, pc, #420	; (adr r3, 403f28 <_dtoa_r+0x2a0>)
  403d84:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d88:	f7fd fe2c 	bl	4019e4 <__aeabi_dmul>
  403d8c:	4602      	mov	r2, r0
  403d8e:	460b      	mov	r3, r1
  403d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d94:	f7fd fc74 	bl	401680 <__adddf3>
  403d98:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403d9c:	f002 fec8 	bl	406b30 <__aeabi_d2iz>
  403da0:	2200      	movs	r2, #0
  403da2:	9002      	str	r0, [sp, #8]
  403da4:	2300      	movs	r3, #0
  403da6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403daa:	f7fe f88d 	bl	401ec8 <__aeabi_dcmplt>
  403dae:	2800      	cmp	r0, #0
  403db0:	f040 8173 	bne.w	40409a <_dtoa_r+0x412>
  403db4:	9d02      	ldr	r5, [sp, #8]
  403db6:	2d16      	cmp	r5, #22
  403db8:	f200 815d 	bhi.w	404076 <_dtoa_r+0x3ee>
  403dbc:	4b61      	ldr	r3, [pc, #388]	; (403f44 <_dtoa_r+0x2bc>)
  403dbe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403dc2:	e9d3 0100 	ldrd	r0, r1, [r3]
  403dc6:	4652      	mov	r2, sl
  403dc8:	465b      	mov	r3, fp
  403dca:	f7fe f89b 	bl	401f04 <__aeabi_dcmpgt>
  403dce:	2800      	cmp	r0, #0
  403dd0:	f000 81c5 	beq.w	40415e <_dtoa_r+0x4d6>
  403dd4:	1e6b      	subs	r3, r5, #1
  403dd6:	9302      	str	r3, [sp, #8]
  403dd8:	2300      	movs	r3, #0
  403dda:	930e      	str	r3, [sp, #56]	; 0x38
  403ddc:	1bbf      	subs	r7, r7, r6
  403dde:	1e7b      	subs	r3, r7, #1
  403de0:	9306      	str	r3, [sp, #24]
  403de2:	f100 8154 	bmi.w	40408e <_dtoa_r+0x406>
  403de6:	2300      	movs	r3, #0
  403de8:	9308      	str	r3, [sp, #32]
  403dea:	9b02      	ldr	r3, [sp, #8]
  403dec:	2b00      	cmp	r3, #0
  403dee:	f2c0 8145 	blt.w	40407c <_dtoa_r+0x3f4>
  403df2:	9a06      	ldr	r2, [sp, #24]
  403df4:	930d      	str	r3, [sp, #52]	; 0x34
  403df6:	4611      	mov	r1, r2
  403df8:	4419      	add	r1, r3
  403dfa:	2300      	movs	r3, #0
  403dfc:	9106      	str	r1, [sp, #24]
  403dfe:	930c      	str	r3, [sp, #48]	; 0x30
  403e00:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e02:	2b09      	cmp	r3, #9
  403e04:	d82a      	bhi.n	403e5c <_dtoa_r+0x1d4>
  403e06:	2b05      	cmp	r3, #5
  403e08:	f340 865b 	ble.w	404ac2 <_dtoa_r+0xe3a>
  403e0c:	3b04      	subs	r3, #4
  403e0e:	9324      	str	r3, [sp, #144]	; 0x90
  403e10:	2500      	movs	r5, #0
  403e12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e14:	3b02      	subs	r3, #2
  403e16:	2b03      	cmp	r3, #3
  403e18:	f200 8642 	bhi.w	404aa0 <_dtoa_r+0xe18>
  403e1c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403e20:	02c903d4 	.word	0x02c903d4
  403e24:	046103df 	.word	0x046103df
  403e28:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403e2a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403e2c:	443e      	add	r6, r7
  403e2e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403e32:	2b20      	cmp	r3, #32
  403e34:	f340 818e 	ble.w	404154 <_dtoa_r+0x4cc>
  403e38:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403e3c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403e40:	409d      	lsls	r5, r3
  403e42:	fa2a f000 	lsr.w	r0, sl, r0
  403e46:	4328      	orrs	r0, r5
  403e48:	f7fd fd56 	bl	4018f8 <__aeabi_ui2d>
  403e4c:	2301      	movs	r3, #1
  403e4e:	3e01      	subs	r6, #1
  403e50:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403e54:	9314      	str	r3, [sp, #80]	; 0x50
  403e56:	e781      	b.n	403d5c <_dtoa_r+0xd4>
  403e58:	483b      	ldr	r0, [pc, #236]	; (403f48 <_dtoa_r+0x2c0>)
  403e5a:	e743      	b.n	403ce4 <_dtoa_r+0x5c>
  403e5c:	2100      	movs	r1, #0
  403e5e:	6461      	str	r1, [r4, #68]	; 0x44
  403e60:	4620      	mov	r0, r4
  403e62:	9125      	str	r1, [sp, #148]	; 0x94
  403e64:	f001 fe8c 	bl	405b80 <_Balloc>
  403e68:	f04f 33ff 	mov.w	r3, #4294967295
  403e6c:	930a      	str	r3, [sp, #40]	; 0x28
  403e6e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403e70:	930f      	str	r3, [sp, #60]	; 0x3c
  403e72:	2301      	movs	r3, #1
  403e74:	9004      	str	r0, [sp, #16]
  403e76:	6420      	str	r0, [r4, #64]	; 0x40
  403e78:	9224      	str	r2, [sp, #144]	; 0x90
  403e7a:	930b      	str	r3, [sp, #44]	; 0x2c
  403e7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403e7e:	2b00      	cmp	r3, #0
  403e80:	f2c0 80d9 	blt.w	404036 <_dtoa_r+0x3ae>
  403e84:	9a02      	ldr	r2, [sp, #8]
  403e86:	2a0e      	cmp	r2, #14
  403e88:	f300 80d5 	bgt.w	404036 <_dtoa_r+0x3ae>
  403e8c:	4b2d      	ldr	r3, [pc, #180]	; (403f44 <_dtoa_r+0x2bc>)
  403e8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e92:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e96:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403e9a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e9c:	2b00      	cmp	r3, #0
  403e9e:	f2c0 83ba 	blt.w	404616 <_dtoa_r+0x98e>
  403ea2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403ea6:	4650      	mov	r0, sl
  403ea8:	462a      	mov	r2, r5
  403eaa:	4633      	mov	r3, r6
  403eac:	4659      	mov	r1, fp
  403eae:	f7fd fec3 	bl	401c38 <__aeabi_ddiv>
  403eb2:	f002 fe3d 	bl	406b30 <__aeabi_d2iz>
  403eb6:	4680      	mov	r8, r0
  403eb8:	f7fd fd2e 	bl	401918 <__aeabi_i2d>
  403ebc:	462a      	mov	r2, r5
  403ebe:	4633      	mov	r3, r6
  403ec0:	f7fd fd90 	bl	4019e4 <__aeabi_dmul>
  403ec4:	460b      	mov	r3, r1
  403ec6:	4602      	mov	r2, r0
  403ec8:	4659      	mov	r1, fp
  403eca:	4650      	mov	r0, sl
  403ecc:	f7fd fbd6 	bl	40167c <__aeabi_dsub>
  403ed0:	9d04      	ldr	r5, [sp, #16]
  403ed2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403ed6:	702b      	strb	r3, [r5, #0]
  403ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eda:	2b01      	cmp	r3, #1
  403edc:	4606      	mov	r6, r0
  403ede:	460f      	mov	r7, r1
  403ee0:	f105 0501 	add.w	r5, r5, #1
  403ee4:	d068      	beq.n	403fb8 <_dtoa_r+0x330>
  403ee6:	2200      	movs	r2, #0
  403ee8:	4b18      	ldr	r3, [pc, #96]	; (403f4c <_dtoa_r+0x2c4>)
  403eea:	f7fd fd7b 	bl	4019e4 <__aeabi_dmul>
  403eee:	2200      	movs	r2, #0
  403ef0:	2300      	movs	r3, #0
  403ef2:	4606      	mov	r6, r0
  403ef4:	460f      	mov	r7, r1
  403ef6:	f7fd ffdd 	bl	401eb4 <__aeabi_dcmpeq>
  403efa:	2800      	cmp	r0, #0
  403efc:	f040 8088 	bne.w	404010 <_dtoa_r+0x388>
  403f00:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403f04:	f04f 0a00 	mov.w	sl, #0
  403f08:	f8df b040 	ldr.w	fp, [pc, #64]	; 403f4c <_dtoa_r+0x2c4>
  403f0c:	940c      	str	r4, [sp, #48]	; 0x30
  403f0e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403f12:	e028      	b.n	403f66 <_dtoa_r+0x2de>
  403f14:	f3af 8000 	nop.w
  403f18:	636f4361 	.word	0x636f4361
  403f1c:	3fd287a7 	.word	0x3fd287a7
  403f20:	8b60c8b3 	.word	0x8b60c8b3
  403f24:	3fc68a28 	.word	0x3fc68a28
  403f28:	509f79fb 	.word	0x509f79fb
  403f2c:	3fd34413 	.word	0x3fd34413
  403f30:	7ff00000 	.word	0x7ff00000
  403f34:	00406f6d 	.word	0x00406f6d
  403f38:	00406f90 	.word	0x00406f90
  403f3c:	00406f9c 	.word	0x00406f9c
  403f40:	3ff80000 	.word	0x3ff80000
  403f44:	00406fd8 	.word	0x00406fd8
  403f48:	00406f6c 	.word	0x00406f6c
  403f4c:	40240000 	.word	0x40240000
  403f50:	f7fd fd48 	bl	4019e4 <__aeabi_dmul>
  403f54:	2200      	movs	r2, #0
  403f56:	2300      	movs	r3, #0
  403f58:	4606      	mov	r6, r0
  403f5a:	460f      	mov	r7, r1
  403f5c:	f7fd ffaa 	bl	401eb4 <__aeabi_dcmpeq>
  403f60:	2800      	cmp	r0, #0
  403f62:	f040 83c1 	bne.w	4046e8 <_dtoa_r+0xa60>
  403f66:	4642      	mov	r2, r8
  403f68:	464b      	mov	r3, r9
  403f6a:	4630      	mov	r0, r6
  403f6c:	4639      	mov	r1, r7
  403f6e:	f7fd fe63 	bl	401c38 <__aeabi_ddiv>
  403f72:	f002 fddd 	bl	406b30 <__aeabi_d2iz>
  403f76:	4604      	mov	r4, r0
  403f78:	f7fd fcce 	bl	401918 <__aeabi_i2d>
  403f7c:	4642      	mov	r2, r8
  403f7e:	464b      	mov	r3, r9
  403f80:	f7fd fd30 	bl	4019e4 <__aeabi_dmul>
  403f84:	4602      	mov	r2, r0
  403f86:	460b      	mov	r3, r1
  403f88:	4630      	mov	r0, r6
  403f8a:	4639      	mov	r1, r7
  403f8c:	f7fd fb76 	bl	40167c <__aeabi_dsub>
  403f90:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403f94:	9e04      	ldr	r6, [sp, #16]
  403f96:	f805 eb01 	strb.w	lr, [r5], #1
  403f9a:	eba5 0e06 	sub.w	lr, r5, r6
  403f9e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403fa0:	45b6      	cmp	lr, r6
  403fa2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403fa6:	4652      	mov	r2, sl
  403fa8:	465b      	mov	r3, fp
  403faa:	d1d1      	bne.n	403f50 <_dtoa_r+0x2c8>
  403fac:	46a0      	mov	r8, r4
  403fae:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403fb2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fb4:	4606      	mov	r6, r0
  403fb6:	460f      	mov	r7, r1
  403fb8:	4632      	mov	r2, r6
  403fba:	463b      	mov	r3, r7
  403fbc:	4630      	mov	r0, r6
  403fbe:	4639      	mov	r1, r7
  403fc0:	f7fd fb5e 	bl	401680 <__adddf3>
  403fc4:	4606      	mov	r6, r0
  403fc6:	460f      	mov	r7, r1
  403fc8:	4602      	mov	r2, r0
  403fca:	460b      	mov	r3, r1
  403fcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403fd0:	f7fd ff7a 	bl	401ec8 <__aeabi_dcmplt>
  403fd4:	b948      	cbnz	r0, 403fea <_dtoa_r+0x362>
  403fd6:	4632      	mov	r2, r6
  403fd8:	463b      	mov	r3, r7
  403fda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403fde:	f7fd ff69 	bl	401eb4 <__aeabi_dcmpeq>
  403fe2:	b1a8      	cbz	r0, 404010 <_dtoa_r+0x388>
  403fe4:	f018 0f01 	tst.w	r8, #1
  403fe8:	d012      	beq.n	404010 <_dtoa_r+0x388>
  403fea:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403fee:	9a04      	ldr	r2, [sp, #16]
  403ff0:	1e6b      	subs	r3, r5, #1
  403ff2:	e004      	b.n	403ffe <_dtoa_r+0x376>
  403ff4:	429a      	cmp	r2, r3
  403ff6:	f000 8401 	beq.w	4047fc <_dtoa_r+0xb74>
  403ffa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403ffe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404002:	f103 0501 	add.w	r5, r3, #1
  404006:	d0f5      	beq.n	403ff4 <_dtoa_r+0x36c>
  404008:	f108 0801 	add.w	r8, r8, #1
  40400c:	f883 8000 	strb.w	r8, [r3]
  404010:	4649      	mov	r1, r9
  404012:	4620      	mov	r0, r4
  404014:	f001 fdda 	bl	405bcc <_Bfree>
  404018:	2200      	movs	r2, #0
  40401a:	9b02      	ldr	r3, [sp, #8]
  40401c:	702a      	strb	r2, [r5, #0]
  40401e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404020:	3301      	adds	r3, #1
  404022:	6013      	str	r3, [r2, #0]
  404024:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404026:	2b00      	cmp	r3, #0
  404028:	f000 839e 	beq.w	404768 <_dtoa_r+0xae0>
  40402c:	9804      	ldr	r0, [sp, #16]
  40402e:	601d      	str	r5, [r3, #0]
  404030:	b01b      	add	sp, #108	; 0x6c
  404032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404036:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404038:	2a00      	cmp	r2, #0
  40403a:	d03e      	beq.n	4040ba <_dtoa_r+0x432>
  40403c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40403e:	2a01      	cmp	r2, #1
  404040:	f340 8311 	ble.w	404666 <_dtoa_r+0x9de>
  404044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404046:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404048:	1e5f      	subs	r7, r3, #1
  40404a:	42ba      	cmp	r2, r7
  40404c:	f2c0 838f 	blt.w	40476e <_dtoa_r+0xae6>
  404050:	1bd7      	subs	r7, r2, r7
  404052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404054:	2b00      	cmp	r3, #0
  404056:	f2c0 848b 	blt.w	404970 <_dtoa_r+0xce8>
  40405a:	9d08      	ldr	r5, [sp, #32]
  40405c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40405e:	9a08      	ldr	r2, [sp, #32]
  404060:	441a      	add	r2, r3
  404062:	9208      	str	r2, [sp, #32]
  404064:	9a06      	ldr	r2, [sp, #24]
  404066:	2101      	movs	r1, #1
  404068:	441a      	add	r2, r3
  40406a:	4620      	mov	r0, r4
  40406c:	9206      	str	r2, [sp, #24]
  40406e:	f001 fe47 	bl	405d00 <__i2b>
  404072:	4606      	mov	r6, r0
  404074:	e024      	b.n	4040c0 <_dtoa_r+0x438>
  404076:	2301      	movs	r3, #1
  404078:	930e      	str	r3, [sp, #56]	; 0x38
  40407a:	e6af      	b.n	403ddc <_dtoa_r+0x154>
  40407c:	9a08      	ldr	r2, [sp, #32]
  40407e:	9b02      	ldr	r3, [sp, #8]
  404080:	1ad2      	subs	r2, r2, r3
  404082:	425b      	negs	r3, r3
  404084:	930c      	str	r3, [sp, #48]	; 0x30
  404086:	2300      	movs	r3, #0
  404088:	9208      	str	r2, [sp, #32]
  40408a:	930d      	str	r3, [sp, #52]	; 0x34
  40408c:	e6b8      	b.n	403e00 <_dtoa_r+0x178>
  40408e:	f1c7 0301 	rsb	r3, r7, #1
  404092:	9308      	str	r3, [sp, #32]
  404094:	2300      	movs	r3, #0
  404096:	9306      	str	r3, [sp, #24]
  404098:	e6a7      	b.n	403dea <_dtoa_r+0x162>
  40409a:	9d02      	ldr	r5, [sp, #8]
  40409c:	4628      	mov	r0, r5
  40409e:	f7fd fc3b 	bl	401918 <__aeabi_i2d>
  4040a2:	4602      	mov	r2, r0
  4040a4:	460b      	mov	r3, r1
  4040a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4040aa:	f7fd ff03 	bl	401eb4 <__aeabi_dcmpeq>
  4040ae:	2800      	cmp	r0, #0
  4040b0:	f47f ae80 	bne.w	403db4 <_dtoa_r+0x12c>
  4040b4:	1e6b      	subs	r3, r5, #1
  4040b6:	9302      	str	r3, [sp, #8]
  4040b8:	e67c      	b.n	403db4 <_dtoa_r+0x12c>
  4040ba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040bc:	9d08      	ldr	r5, [sp, #32]
  4040be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4040c0:	2d00      	cmp	r5, #0
  4040c2:	dd0c      	ble.n	4040de <_dtoa_r+0x456>
  4040c4:	9906      	ldr	r1, [sp, #24]
  4040c6:	2900      	cmp	r1, #0
  4040c8:	460b      	mov	r3, r1
  4040ca:	dd08      	ble.n	4040de <_dtoa_r+0x456>
  4040cc:	42a9      	cmp	r1, r5
  4040ce:	9a08      	ldr	r2, [sp, #32]
  4040d0:	bfa8      	it	ge
  4040d2:	462b      	movge	r3, r5
  4040d4:	1ad2      	subs	r2, r2, r3
  4040d6:	1aed      	subs	r5, r5, r3
  4040d8:	1acb      	subs	r3, r1, r3
  4040da:	9208      	str	r2, [sp, #32]
  4040dc:	9306      	str	r3, [sp, #24]
  4040de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4040e0:	b1d3      	cbz	r3, 404118 <_dtoa_r+0x490>
  4040e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4040e4:	2b00      	cmp	r3, #0
  4040e6:	f000 82b7 	beq.w	404658 <_dtoa_r+0x9d0>
  4040ea:	2f00      	cmp	r7, #0
  4040ec:	dd10      	ble.n	404110 <_dtoa_r+0x488>
  4040ee:	4631      	mov	r1, r6
  4040f0:	463a      	mov	r2, r7
  4040f2:	4620      	mov	r0, r4
  4040f4:	f001 fea0 	bl	405e38 <__pow5mult>
  4040f8:	464a      	mov	r2, r9
  4040fa:	4601      	mov	r1, r0
  4040fc:	4606      	mov	r6, r0
  4040fe:	4620      	mov	r0, r4
  404100:	f001 fe08 	bl	405d14 <__multiply>
  404104:	4649      	mov	r1, r9
  404106:	4680      	mov	r8, r0
  404108:	4620      	mov	r0, r4
  40410a:	f001 fd5f 	bl	405bcc <_Bfree>
  40410e:	46c1      	mov	r9, r8
  404110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404112:	1bda      	subs	r2, r3, r7
  404114:	f040 82a1 	bne.w	40465a <_dtoa_r+0x9d2>
  404118:	2101      	movs	r1, #1
  40411a:	4620      	mov	r0, r4
  40411c:	f001 fdf0 	bl	405d00 <__i2b>
  404120:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404122:	2b00      	cmp	r3, #0
  404124:	4680      	mov	r8, r0
  404126:	dd1c      	ble.n	404162 <_dtoa_r+0x4da>
  404128:	4601      	mov	r1, r0
  40412a:	461a      	mov	r2, r3
  40412c:	4620      	mov	r0, r4
  40412e:	f001 fe83 	bl	405e38 <__pow5mult>
  404132:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404134:	2b01      	cmp	r3, #1
  404136:	4680      	mov	r8, r0
  404138:	f340 8254 	ble.w	4045e4 <_dtoa_r+0x95c>
  40413c:	2300      	movs	r3, #0
  40413e:	930c      	str	r3, [sp, #48]	; 0x30
  404140:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404144:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404148:	6918      	ldr	r0, [r3, #16]
  40414a:	f001 fd89 	bl	405c60 <__hi0bits>
  40414e:	f1c0 0020 	rsb	r0, r0, #32
  404152:	e010      	b.n	404176 <_dtoa_r+0x4ee>
  404154:	f1c3 0520 	rsb	r5, r3, #32
  404158:	fa0a f005 	lsl.w	r0, sl, r5
  40415c:	e674      	b.n	403e48 <_dtoa_r+0x1c0>
  40415e:	900e      	str	r0, [sp, #56]	; 0x38
  404160:	e63c      	b.n	403ddc <_dtoa_r+0x154>
  404162:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404164:	2b01      	cmp	r3, #1
  404166:	f340 8287 	ble.w	404678 <_dtoa_r+0x9f0>
  40416a:	2300      	movs	r3, #0
  40416c:	930c      	str	r3, [sp, #48]	; 0x30
  40416e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404170:	2001      	movs	r0, #1
  404172:	2b00      	cmp	r3, #0
  404174:	d1e4      	bne.n	404140 <_dtoa_r+0x4b8>
  404176:	9a06      	ldr	r2, [sp, #24]
  404178:	4410      	add	r0, r2
  40417a:	f010 001f 	ands.w	r0, r0, #31
  40417e:	f000 80a1 	beq.w	4042c4 <_dtoa_r+0x63c>
  404182:	f1c0 0320 	rsb	r3, r0, #32
  404186:	2b04      	cmp	r3, #4
  404188:	f340 849e 	ble.w	404ac8 <_dtoa_r+0xe40>
  40418c:	9b08      	ldr	r3, [sp, #32]
  40418e:	f1c0 001c 	rsb	r0, r0, #28
  404192:	4403      	add	r3, r0
  404194:	9308      	str	r3, [sp, #32]
  404196:	4613      	mov	r3, r2
  404198:	4403      	add	r3, r0
  40419a:	4405      	add	r5, r0
  40419c:	9306      	str	r3, [sp, #24]
  40419e:	9b08      	ldr	r3, [sp, #32]
  4041a0:	2b00      	cmp	r3, #0
  4041a2:	dd05      	ble.n	4041b0 <_dtoa_r+0x528>
  4041a4:	4649      	mov	r1, r9
  4041a6:	461a      	mov	r2, r3
  4041a8:	4620      	mov	r0, r4
  4041aa:	f001 fe95 	bl	405ed8 <__lshift>
  4041ae:	4681      	mov	r9, r0
  4041b0:	9b06      	ldr	r3, [sp, #24]
  4041b2:	2b00      	cmp	r3, #0
  4041b4:	dd05      	ble.n	4041c2 <_dtoa_r+0x53a>
  4041b6:	4641      	mov	r1, r8
  4041b8:	461a      	mov	r2, r3
  4041ba:	4620      	mov	r0, r4
  4041bc:	f001 fe8c 	bl	405ed8 <__lshift>
  4041c0:	4680      	mov	r8, r0
  4041c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	f040 8086 	bne.w	4042d6 <_dtoa_r+0x64e>
  4041ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041cc:	2b00      	cmp	r3, #0
  4041ce:	f340 8266 	ble.w	40469e <_dtoa_r+0xa16>
  4041d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041d4:	2b00      	cmp	r3, #0
  4041d6:	f000 8098 	beq.w	40430a <_dtoa_r+0x682>
  4041da:	2d00      	cmp	r5, #0
  4041dc:	dd05      	ble.n	4041ea <_dtoa_r+0x562>
  4041de:	4631      	mov	r1, r6
  4041e0:	462a      	mov	r2, r5
  4041e2:	4620      	mov	r0, r4
  4041e4:	f001 fe78 	bl	405ed8 <__lshift>
  4041e8:	4606      	mov	r6, r0
  4041ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4041ec:	2b00      	cmp	r3, #0
  4041ee:	f040 8337 	bne.w	404860 <_dtoa_r+0xbd8>
  4041f2:	9606      	str	r6, [sp, #24]
  4041f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041f6:	9a04      	ldr	r2, [sp, #16]
  4041f8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4041fc:	3b01      	subs	r3, #1
  4041fe:	18d3      	adds	r3, r2, r3
  404200:	930b      	str	r3, [sp, #44]	; 0x2c
  404202:	f00a 0301 	and.w	r3, sl, #1
  404206:	930c      	str	r3, [sp, #48]	; 0x30
  404208:	4617      	mov	r7, r2
  40420a:	46c2      	mov	sl, r8
  40420c:	4651      	mov	r1, sl
  40420e:	4648      	mov	r0, r9
  404210:	f7ff fca6 	bl	403b60 <quorem>
  404214:	4631      	mov	r1, r6
  404216:	4605      	mov	r5, r0
  404218:	4648      	mov	r0, r9
  40421a:	f001 feaf 	bl	405f7c <__mcmp>
  40421e:	465a      	mov	r2, fp
  404220:	900a      	str	r0, [sp, #40]	; 0x28
  404222:	4651      	mov	r1, sl
  404224:	4620      	mov	r0, r4
  404226:	f001 fec5 	bl	405fb4 <__mdiff>
  40422a:	68c2      	ldr	r2, [r0, #12]
  40422c:	4680      	mov	r8, r0
  40422e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404232:	2a00      	cmp	r2, #0
  404234:	f040 822b 	bne.w	40468e <_dtoa_r+0xa06>
  404238:	4601      	mov	r1, r0
  40423a:	4648      	mov	r0, r9
  40423c:	9308      	str	r3, [sp, #32]
  40423e:	f001 fe9d 	bl	405f7c <__mcmp>
  404242:	4641      	mov	r1, r8
  404244:	9006      	str	r0, [sp, #24]
  404246:	4620      	mov	r0, r4
  404248:	f001 fcc0 	bl	405bcc <_Bfree>
  40424c:	9a06      	ldr	r2, [sp, #24]
  40424e:	9b08      	ldr	r3, [sp, #32]
  404250:	b932      	cbnz	r2, 404260 <_dtoa_r+0x5d8>
  404252:	9924      	ldr	r1, [sp, #144]	; 0x90
  404254:	b921      	cbnz	r1, 404260 <_dtoa_r+0x5d8>
  404256:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404258:	2a00      	cmp	r2, #0
  40425a:	f000 83ef 	beq.w	404a3c <_dtoa_r+0xdb4>
  40425e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404260:	990a      	ldr	r1, [sp, #40]	; 0x28
  404262:	2900      	cmp	r1, #0
  404264:	f2c0 829f 	blt.w	4047a6 <_dtoa_r+0xb1e>
  404268:	d105      	bne.n	404276 <_dtoa_r+0x5ee>
  40426a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40426c:	b919      	cbnz	r1, 404276 <_dtoa_r+0x5ee>
  40426e:	990c      	ldr	r1, [sp, #48]	; 0x30
  404270:	2900      	cmp	r1, #0
  404272:	f000 8298 	beq.w	4047a6 <_dtoa_r+0xb1e>
  404276:	2a00      	cmp	r2, #0
  404278:	f300 8306 	bgt.w	404888 <_dtoa_r+0xc00>
  40427c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40427e:	703b      	strb	r3, [r7, #0]
  404280:	f107 0801 	add.w	r8, r7, #1
  404284:	4297      	cmp	r7, r2
  404286:	4645      	mov	r5, r8
  404288:	f000 830c 	beq.w	4048a4 <_dtoa_r+0xc1c>
  40428c:	4649      	mov	r1, r9
  40428e:	2300      	movs	r3, #0
  404290:	220a      	movs	r2, #10
  404292:	4620      	mov	r0, r4
  404294:	f001 fca4 	bl	405be0 <__multadd>
  404298:	455e      	cmp	r6, fp
  40429a:	4681      	mov	r9, r0
  40429c:	4631      	mov	r1, r6
  40429e:	f04f 0300 	mov.w	r3, #0
  4042a2:	f04f 020a 	mov.w	r2, #10
  4042a6:	4620      	mov	r0, r4
  4042a8:	f000 81eb 	beq.w	404682 <_dtoa_r+0x9fa>
  4042ac:	f001 fc98 	bl	405be0 <__multadd>
  4042b0:	4659      	mov	r1, fp
  4042b2:	4606      	mov	r6, r0
  4042b4:	2300      	movs	r3, #0
  4042b6:	220a      	movs	r2, #10
  4042b8:	4620      	mov	r0, r4
  4042ba:	f001 fc91 	bl	405be0 <__multadd>
  4042be:	4647      	mov	r7, r8
  4042c0:	4683      	mov	fp, r0
  4042c2:	e7a3      	b.n	40420c <_dtoa_r+0x584>
  4042c4:	201c      	movs	r0, #28
  4042c6:	9b08      	ldr	r3, [sp, #32]
  4042c8:	4403      	add	r3, r0
  4042ca:	9308      	str	r3, [sp, #32]
  4042cc:	9b06      	ldr	r3, [sp, #24]
  4042ce:	4403      	add	r3, r0
  4042d0:	4405      	add	r5, r0
  4042d2:	9306      	str	r3, [sp, #24]
  4042d4:	e763      	b.n	40419e <_dtoa_r+0x516>
  4042d6:	4641      	mov	r1, r8
  4042d8:	4648      	mov	r0, r9
  4042da:	f001 fe4f 	bl	405f7c <__mcmp>
  4042de:	2800      	cmp	r0, #0
  4042e0:	f6bf af73 	bge.w	4041ca <_dtoa_r+0x542>
  4042e4:	9f02      	ldr	r7, [sp, #8]
  4042e6:	4649      	mov	r1, r9
  4042e8:	2300      	movs	r3, #0
  4042ea:	220a      	movs	r2, #10
  4042ec:	4620      	mov	r0, r4
  4042ee:	3f01      	subs	r7, #1
  4042f0:	9702      	str	r7, [sp, #8]
  4042f2:	f001 fc75 	bl	405be0 <__multadd>
  4042f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042f8:	4681      	mov	r9, r0
  4042fa:	2b00      	cmp	r3, #0
  4042fc:	f040 83b6 	bne.w	404a6c <_dtoa_r+0xde4>
  404300:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404302:	2b00      	cmp	r3, #0
  404304:	f340 83bf 	ble.w	404a86 <_dtoa_r+0xdfe>
  404308:	930a      	str	r3, [sp, #40]	; 0x28
  40430a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40430e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404310:	465d      	mov	r5, fp
  404312:	e002      	b.n	40431a <_dtoa_r+0x692>
  404314:	f001 fc64 	bl	405be0 <__multadd>
  404318:	4681      	mov	r9, r0
  40431a:	4641      	mov	r1, r8
  40431c:	4648      	mov	r0, r9
  40431e:	f7ff fc1f 	bl	403b60 <quorem>
  404322:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404326:	f805 ab01 	strb.w	sl, [r5], #1
  40432a:	eba5 030b 	sub.w	r3, r5, fp
  40432e:	42bb      	cmp	r3, r7
  404330:	f04f 020a 	mov.w	r2, #10
  404334:	f04f 0300 	mov.w	r3, #0
  404338:	4649      	mov	r1, r9
  40433a:	4620      	mov	r0, r4
  40433c:	dbea      	blt.n	404314 <_dtoa_r+0x68c>
  40433e:	9b04      	ldr	r3, [sp, #16]
  404340:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404342:	2a01      	cmp	r2, #1
  404344:	bfac      	ite	ge
  404346:	189b      	addge	r3, r3, r2
  404348:	3301      	addlt	r3, #1
  40434a:	461d      	mov	r5, r3
  40434c:	f04f 0b00 	mov.w	fp, #0
  404350:	4649      	mov	r1, r9
  404352:	2201      	movs	r2, #1
  404354:	4620      	mov	r0, r4
  404356:	f001 fdbf 	bl	405ed8 <__lshift>
  40435a:	4641      	mov	r1, r8
  40435c:	4681      	mov	r9, r0
  40435e:	f001 fe0d 	bl	405f7c <__mcmp>
  404362:	2800      	cmp	r0, #0
  404364:	f340 823d 	ble.w	4047e2 <_dtoa_r+0xb5a>
  404368:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40436c:	9904      	ldr	r1, [sp, #16]
  40436e:	1e6b      	subs	r3, r5, #1
  404370:	e004      	b.n	40437c <_dtoa_r+0x6f4>
  404372:	428b      	cmp	r3, r1
  404374:	f000 81ae 	beq.w	4046d4 <_dtoa_r+0xa4c>
  404378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40437c:	2a39      	cmp	r2, #57	; 0x39
  40437e:	f103 0501 	add.w	r5, r3, #1
  404382:	d0f6      	beq.n	404372 <_dtoa_r+0x6ea>
  404384:	3201      	adds	r2, #1
  404386:	701a      	strb	r2, [r3, #0]
  404388:	4641      	mov	r1, r8
  40438a:	4620      	mov	r0, r4
  40438c:	f001 fc1e 	bl	405bcc <_Bfree>
  404390:	2e00      	cmp	r6, #0
  404392:	f43f ae3d 	beq.w	404010 <_dtoa_r+0x388>
  404396:	f1bb 0f00 	cmp.w	fp, #0
  40439a:	d005      	beq.n	4043a8 <_dtoa_r+0x720>
  40439c:	45b3      	cmp	fp, r6
  40439e:	d003      	beq.n	4043a8 <_dtoa_r+0x720>
  4043a0:	4659      	mov	r1, fp
  4043a2:	4620      	mov	r0, r4
  4043a4:	f001 fc12 	bl	405bcc <_Bfree>
  4043a8:	4631      	mov	r1, r6
  4043aa:	4620      	mov	r0, r4
  4043ac:	f001 fc0e 	bl	405bcc <_Bfree>
  4043b0:	e62e      	b.n	404010 <_dtoa_r+0x388>
  4043b2:	2300      	movs	r3, #0
  4043b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4043b6:	9b02      	ldr	r3, [sp, #8]
  4043b8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4043ba:	4413      	add	r3, r2
  4043bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4043be:	3301      	adds	r3, #1
  4043c0:	2b01      	cmp	r3, #1
  4043c2:	461f      	mov	r7, r3
  4043c4:	461e      	mov	r6, r3
  4043c6:	930a      	str	r3, [sp, #40]	; 0x28
  4043c8:	bfb8      	it	lt
  4043ca:	2701      	movlt	r7, #1
  4043cc:	2100      	movs	r1, #0
  4043ce:	2f17      	cmp	r7, #23
  4043d0:	6461      	str	r1, [r4, #68]	; 0x44
  4043d2:	d90a      	bls.n	4043ea <_dtoa_r+0x762>
  4043d4:	2201      	movs	r2, #1
  4043d6:	2304      	movs	r3, #4
  4043d8:	005b      	lsls	r3, r3, #1
  4043da:	f103 0014 	add.w	r0, r3, #20
  4043de:	4287      	cmp	r7, r0
  4043e0:	4611      	mov	r1, r2
  4043e2:	f102 0201 	add.w	r2, r2, #1
  4043e6:	d2f7      	bcs.n	4043d8 <_dtoa_r+0x750>
  4043e8:	6461      	str	r1, [r4, #68]	; 0x44
  4043ea:	4620      	mov	r0, r4
  4043ec:	f001 fbc8 	bl	405b80 <_Balloc>
  4043f0:	2e0e      	cmp	r6, #14
  4043f2:	9004      	str	r0, [sp, #16]
  4043f4:	6420      	str	r0, [r4, #64]	; 0x40
  4043f6:	f63f ad41 	bhi.w	403e7c <_dtoa_r+0x1f4>
  4043fa:	2d00      	cmp	r5, #0
  4043fc:	f43f ad3e 	beq.w	403e7c <_dtoa_r+0x1f4>
  404400:	9902      	ldr	r1, [sp, #8]
  404402:	2900      	cmp	r1, #0
  404404:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404408:	f340 8202 	ble.w	404810 <_dtoa_r+0xb88>
  40440c:	4bb8      	ldr	r3, [pc, #736]	; (4046f0 <_dtoa_r+0xa68>)
  40440e:	f001 020f 	and.w	r2, r1, #15
  404412:	110d      	asrs	r5, r1, #4
  404414:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404418:	06e9      	lsls	r1, r5, #27
  40441a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40441e:	f140 81ae 	bpl.w	40477e <_dtoa_r+0xaf6>
  404422:	4bb4      	ldr	r3, [pc, #720]	; (4046f4 <_dtoa_r+0xa6c>)
  404424:	4650      	mov	r0, sl
  404426:	4659      	mov	r1, fp
  404428:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40442c:	f7fd fc04 	bl	401c38 <__aeabi_ddiv>
  404430:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404434:	f005 050f 	and.w	r5, r5, #15
  404438:	f04f 0a03 	mov.w	sl, #3
  40443c:	b18d      	cbz	r5, 404462 <_dtoa_r+0x7da>
  40443e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4046f4 <_dtoa_r+0xa6c>
  404442:	07ea      	lsls	r2, r5, #31
  404444:	d509      	bpl.n	40445a <_dtoa_r+0x7d2>
  404446:	4630      	mov	r0, r6
  404448:	4639      	mov	r1, r7
  40444a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40444e:	f7fd fac9 	bl	4019e4 <__aeabi_dmul>
  404452:	f10a 0a01 	add.w	sl, sl, #1
  404456:	4606      	mov	r6, r0
  404458:	460f      	mov	r7, r1
  40445a:	106d      	asrs	r5, r5, #1
  40445c:	f108 0808 	add.w	r8, r8, #8
  404460:	d1ef      	bne.n	404442 <_dtoa_r+0x7ba>
  404462:	463b      	mov	r3, r7
  404464:	4632      	mov	r2, r6
  404466:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40446a:	f7fd fbe5 	bl	401c38 <__aeabi_ddiv>
  40446e:	4607      	mov	r7, r0
  404470:	4688      	mov	r8, r1
  404472:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404474:	b143      	cbz	r3, 404488 <_dtoa_r+0x800>
  404476:	2200      	movs	r2, #0
  404478:	4b9f      	ldr	r3, [pc, #636]	; (4046f8 <_dtoa_r+0xa70>)
  40447a:	4638      	mov	r0, r7
  40447c:	4641      	mov	r1, r8
  40447e:	f7fd fd23 	bl	401ec8 <__aeabi_dcmplt>
  404482:	2800      	cmp	r0, #0
  404484:	f040 8286 	bne.w	404994 <_dtoa_r+0xd0c>
  404488:	4650      	mov	r0, sl
  40448a:	f7fd fa45 	bl	401918 <__aeabi_i2d>
  40448e:	463a      	mov	r2, r7
  404490:	4643      	mov	r3, r8
  404492:	f7fd faa7 	bl	4019e4 <__aeabi_dmul>
  404496:	4b99      	ldr	r3, [pc, #612]	; (4046fc <_dtoa_r+0xa74>)
  404498:	2200      	movs	r2, #0
  40449a:	f7fd f8f1 	bl	401680 <__adddf3>
  40449e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044a0:	4605      	mov	r5, r0
  4044a2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4044a6:	2b00      	cmp	r3, #0
  4044a8:	f000 813e 	beq.w	404728 <_dtoa_r+0xaa0>
  4044ac:	9b02      	ldr	r3, [sp, #8]
  4044ae:	9315      	str	r3, [sp, #84]	; 0x54
  4044b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044b2:	9312      	str	r3, [sp, #72]	; 0x48
  4044b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4044b6:	2b00      	cmp	r3, #0
  4044b8:	f000 81fa 	beq.w	4048b0 <_dtoa_r+0xc28>
  4044bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4044be:	4b8c      	ldr	r3, [pc, #560]	; (4046f0 <_dtoa_r+0xa68>)
  4044c0:	498f      	ldr	r1, [pc, #572]	; (404700 <_dtoa_r+0xa78>)
  4044c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4044c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4044ca:	2000      	movs	r0, #0
  4044cc:	f7fd fbb4 	bl	401c38 <__aeabi_ddiv>
  4044d0:	462a      	mov	r2, r5
  4044d2:	4633      	mov	r3, r6
  4044d4:	f7fd f8d2 	bl	40167c <__aeabi_dsub>
  4044d8:	4682      	mov	sl, r0
  4044da:	468b      	mov	fp, r1
  4044dc:	4638      	mov	r0, r7
  4044de:	4641      	mov	r1, r8
  4044e0:	f002 fb26 	bl	406b30 <__aeabi_d2iz>
  4044e4:	4605      	mov	r5, r0
  4044e6:	f7fd fa17 	bl	401918 <__aeabi_i2d>
  4044ea:	4602      	mov	r2, r0
  4044ec:	460b      	mov	r3, r1
  4044ee:	4638      	mov	r0, r7
  4044f0:	4641      	mov	r1, r8
  4044f2:	f7fd f8c3 	bl	40167c <__aeabi_dsub>
  4044f6:	3530      	adds	r5, #48	; 0x30
  4044f8:	fa5f f885 	uxtb.w	r8, r5
  4044fc:	9d04      	ldr	r5, [sp, #16]
  4044fe:	4606      	mov	r6, r0
  404500:	460f      	mov	r7, r1
  404502:	f885 8000 	strb.w	r8, [r5]
  404506:	4602      	mov	r2, r0
  404508:	460b      	mov	r3, r1
  40450a:	4650      	mov	r0, sl
  40450c:	4659      	mov	r1, fp
  40450e:	3501      	adds	r5, #1
  404510:	f7fd fcf8 	bl	401f04 <__aeabi_dcmpgt>
  404514:	2800      	cmp	r0, #0
  404516:	d154      	bne.n	4045c2 <_dtoa_r+0x93a>
  404518:	4632      	mov	r2, r6
  40451a:	463b      	mov	r3, r7
  40451c:	2000      	movs	r0, #0
  40451e:	4976      	ldr	r1, [pc, #472]	; (4046f8 <_dtoa_r+0xa70>)
  404520:	f7fd f8ac 	bl	40167c <__aeabi_dsub>
  404524:	4602      	mov	r2, r0
  404526:	460b      	mov	r3, r1
  404528:	4650      	mov	r0, sl
  40452a:	4659      	mov	r1, fp
  40452c:	f7fd fcea 	bl	401f04 <__aeabi_dcmpgt>
  404530:	2800      	cmp	r0, #0
  404532:	f040 8270 	bne.w	404a16 <_dtoa_r+0xd8e>
  404536:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404538:	2a01      	cmp	r2, #1
  40453a:	f000 8111 	beq.w	404760 <_dtoa_r+0xad8>
  40453e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404540:	9a04      	ldr	r2, [sp, #16]
  404542:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404546:	4413      	add	r3, r2
  404548:	4699      	mov	r9, r3
  40454a:	e00d      	b.n	404568 <_dtoa_r+0x8e0>
  40454c:	2000      	movs	r0, #0
  40454e:	496a      	ldr	r1, [pc, #424]	; (4046f8 <_dtoa_r+0xa70>)
  404550:	f7fd f894 	bl	40167c <__aeabi_dsub>
  404554:	4652      	mov	r2, sl
  404556:	465b      	mov	r3, fp
  404558:	f7fd fcb6 	bl	401ec8 <__aeabi_dcmplt>
  40455c:	2800      	cmp	r0, #0
  40455e:	f040 8258 	bne.w	404a12 <_dtoa_r+0xd8a>
  404562:	454d      	cmp	r5, r9
  404564:	f000 80fa 	beq.w	40475c <_dtoa_r+0xad4>
  404568:	4650      	mov	r0, sl
  40456a:	4659      	mov	r1, fp
  40456c:	2200      	movs	r2, #0
  40456e:	4b65      	ldr	r3, [pc, #404]	; (404704 <_dtoa_r+0xa7c>)
  404570:	f7fd fa38 	bl	4019e4 <__aeabi_dmul>
  404574:	2200      	movs	r2, #0
  404576:	4b63      	ldr	r3, [pc, #396]	; (404704 <_dtoa_r+0xa7c>)
  404578:	4682      	mov	sl, r0
  40457a:	468b      	mov	fp, r1
  40457c:	4630      	mov	r0, r6
  40457e:	4639      	mov	r1, r7
  404580:	f7fd fa30 	bl	4019e4 <__aeabi_dmul>
  404584:	460f      	mov	r7, r1
  404586:	4606      	mov	r6, r0
  404588:	f002 fad2 	bl	406b30 <__aeabi_d2iz>
  40458c:	4680      	mov	r8, r0
  40458e:	f7fd f9c3 	bl	401918 <__aeabi_i2d>
  404592:	4602      	mov	r2, r0
  404594:	460b      	mov	r3, r1
  404596:	4630      	mov	r0, r6
  404598:	4639      	mov	r1, r7
  40459a:	f7fd f86f 	bl	40167c <__aeabi_dsub>
  40459e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4045a2:	fa5f f888 	uxtb.w	r8, r8
  4045a6:	4652      	mov	r2, sl
  4045a8:	465b      	mov	r3, fp
  4045aa:	f805 8b01 	strb.w	r8, [r5], #1
  4045ae:	4606      	mov	r6, r0
  4045b0:	460f      	mov	r7, r1
  4045b2:	f7fd fc89 	bl	401ec8 <__aeabi_dcmplt>
  4045b6:	4632      	mov	r2, r6
  4045b8:	463b      	mov	r3, r7
  4045ba:	2800      	cmp	r0, #0
  4045bc:	d0c6      	beq.n	40454c <_dtoa_r+0x8c4>
  4045be:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045c4:	9302      	str	r3, [sp, #8]
  4045c6:	e523      	b.n	404010 <_dtoa_r+0x388>
  4045c8:	2300      	movs	r3, #0
  4045ca:	930b      	str	r3, [sp, #44]	; 0x2c
  4045cc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4045ce:	2b00      	cmp	r3, #0
  4045d0:	f340 80dc 	ble.w	40478c <_dtoa_r+0xb04>
  4045d4:	461f      	mov	r7, r3
  4045d6:	461e      	mov	r6, r3
  4045d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4045da:	930a      	str	r3, [sp, #40]	; 0x28
  4045dc:	e6f6      	b.n	4043cc <_dtoa_r+0x744>
  4045de:	2301      	movs	r3, #1
  4045e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4045e2:	e7f3      	b.n	4045cc <_dtoa_r+0x944>
  4045e4:	f1ba 0f00 	cmp.w	sl, #0
  4045e8:	f47f ada8 	bne.w	40413c <_dtoa_r+0x4b4>
  4045ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4045f0:	2b00      	cmp	r3, #0
  4045f2:	f47f adba 	bne.w	40416a <_dtoa_r+0x4e2>
  4045f6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4045fa:	0d3f      	lsrs	r7, r7, #20
  4045fc:	053f      	lsls	r7, r7, #20
  4045fe:	2f00      	cmp	r7, #0
  404600:	f000 820d 	beq.w	404a1e <_dtoa_r+0xd96>
  404604:	9b08      	ldr	r3, [sp, #32]
  404606:	3301      	adds	r3, #1
  404608:	9308      	str	r3, [sp, #32]
  40460a:	9b06      	ldr	r3, [sp, #24]
  40460c:	3301      	adds	r3, #1
  40460e:	9306      	str	r3, [sp, #24]
  404610:	2301      	movs	r3, #1
  404612:	930c      	str	r3, [sp, #48]	; 0x30
  404614:	e5ab      	b.n	40416e <_dtoa_r+0x4e6>
  404616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404618:	2b00      	cmp	r3, #0
  40461a:	f73f ac42 	bgt.w	403ea2 <_dtoa_r+0x21a>
  40461e:	f040 8221 	bne.w	404a64 <_dtoa_r+0xddc>
  404622:	2200      	movs	r2, #0
  404624:	4b38      	ldr	r3, [pc, #224]	; (404708 <_dtoa_r+0xa80>)
  404626:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40462a:	f7fd f9db 	bl	4019e4 <__aeabi_dmul>
  40462e:	4652      	mov	r2, sl
  404630:	465b      	mov	r3, fp
  404632:	f7fd fc5d 	bl	401ef0 <__aeabi_dcmpge>
  404636:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40463a:	4646      	mov	r6, r8
  40463c:	2800      	cmp	r0, #0
  40463e:	d041      	beq.n	4046c4 <_dtoa_r+0xa3c>
  404640:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404642:	9d04      	ldr	r5, [sp, #16]
  404644:	43db      	mvns	r3, r3
  404646:	9302      	str	r3, [sp, #8]
  404648:	4641      	mov	r1, r8
  40464a:	4620      	mov	r0, r4
  40464c:	f001 fabe 	bl	405bcc <_Bfree>
  404650:	2e00      	cmp	r6, #0
  404652:	f43f acdd 	beq.w	404010 <_dtoa_r+0x388>
  404656:	e6a7      	b.n	4043a8 <_dtoa_r+0x720>
  404658:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40465a:	4649      	mov	r1, r9
  40465c:	4620      	mov	r0, r4
  40465e:	f001 fbeb 	bl	405e38 <__pow5mult>
  404662:	4681      	mov	r9, r0
  404664:	e558      	b.n	404118 <_dtoa_r+0x490>
  404666:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404668:	2a00      	cmp	r2, #0
  40466a:	f000 8187 	beq.w	40497c <_dtoa_r+0xcf4>
  40466e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404672:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404674:	9d08      	ldr	r5, [sp, #32]
  404676:	e4f2      	b.n	40405e <_dtoa_r+0x3d6>
  404678:	f1ba 0f00 	cmp.w	sl, #0
  40467c:	f47f ad75 	bne.w	40416a <_dtoa_r+0x4e2>
  404680:	e7b4      	b.n	4045ec <_dtoa_r+0x964>
  404682:	f001 faad 	bl	405be0 <__multadd>
  404686:	4647      	mov	r7, r8
  404688:	4606      	mov	r6, r0
  40468a:	4683      	mov	fp, r0
  40468c:	e5be      	b.n	40420c <_dtoa_r+0x584>
  40468e:	4601      	mov	r1, r0
  404690:	4620      	mov	r0, r4
  404692:	9306      	str	r3, [sp, #24]
  404694:	f001 fa9a 	bl	405bcc <_Bfree>
  404698:	2201      	movs	r2, #1
  40469a:	9b06      	ldr	r3, [sp, #24]
  40469c:	e5e0      	b.n	404260 <_dtoa_r+0x5d8>
  40469e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046a0:	2b02      	cmp	r3, #2
  4046a2:	f77f ad96 	ble.w	4041d2 <_dtoa_r+0x54a>
  4046a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046a8:	2b00      	cmp	r3, #0
  4046aa:	d1c9      	bne.n	404640 <_dtoa_r+0x9b8>
  4046ac:	4641      	mov	r1, r8
  4046ae:	2205      	movs	r2, #5
  4046b0:	4620      	mov	r0, r4
  4046b2:	f001 fa95 	bl	405be0 <__multadd>
  4046b6:	4601      	mov	r1, r0
  4046b8:	4680      	mov	r8, r0
  4046ba:	4648      	mov	r0, r9
  4046bc:	f001 fc5e 	bl	405f7c <__mcmp>
  4046c0:	2800      	cmp	r0, #0
  4046c2:	ddbd      	ble.n	404640 <_dtoa_r+0x9b8>
  4046c4:	9a02      	ldr	r2, [sp, #8]
  4046c6:	9904      	ldr	r1, [sp, #16]
  4046c8:	2331      	movs	r3, #49	; 0x31
  4046ca:	3201      	adds	r2, #1
  4046cc:	9202      	str	r2, [sp, #8]
  4046ce:	700b      	strb	r3, [r1, #0]
  4046d0:	1c4d      	adds	r5, r1, #1
  4046d2:	e7b9      	b.n	404648 <_dtoa_r+0x9c0>
  4046d4:	9a02      	ldr	r2, [sp, #8]
  4046d6:	3201      	adds	r2, #1
  4046d8:	9202      	str	r2, [sp, #8]
  4046da:	9a04      	ldr	r2, [sp, #16]
  4046dc:	2331      	movs	r3, #49	; 0x31
  4046de:	7013      	strb	r3, [r2, #0]
  4046e0:	e652      	b.n	404388 <_dtoa_r+0x700>
  4046e2:	2301      	movs	r3, #1
  4046e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4046e6:	e666      	b.n	4043b6 <_dtoa_r+0x72e>
  4046e8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4046ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4046ee:	e48f      	b.n	404010 <_dtoa_r+0x388>
  4046f0:	00406fd8 	.word	0x00406fd8
  4046f4:	00406fb0 	.word	0x00406fb0
  4046f8:	3ff00000 	.word	0x3ff00000
  4046fc:	401c0000 	.word	0x401c0000
  404700:	3fe00000 	.word	0x3fe00000
  404704:	40240000 	.word	0x40240000
  404708:	40140000 	.word	0x40140000
  40470c:	4650      	mov	r0, sl
  40470e:	f7fd f903 	bl	401918 <__aeabi_i2d>
  404712:	463a      	mov	r2, r7
  404714:	4643      	mov	r3, r8
  404716:	f7fd f965 	bl	4019e4 <__aeabi_dmul>
  40471a:	2200      	movs	r2, #0
  40471c:	4bc1      	ldr	r3, [pc, #772]	; (404a24 <_dtoa_r+0xd9c>)
  40471e:	f7fc ffaf 	bl	401680 <__adddf3>
  404722:	4605      	mov	r5, r0
  404724:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404728:	4641      	mov	r1, r8
  40472a:	2200      	movs	r2, #0
  40472c:	4bbe      	ldr	r3, [pc, #760]	; (404a28 <_dtoa_r+0xda0>)
  40472e:	4638      	mov	r0, r7
  404730:	f7fc ffa4 	bl	40167c <__aeabi_dsub>
  404734:	462a      	mov	r2, r5
  404736:	4633      	mov	r3, r6
  404738:	4682      	mov	sl, r0
  40473a:	468b      	mov	fp, r1
  40473c:	f7fd fbe2 	bl	401f04 <__aeabi_dcmpgt>
  404740:	4680      	mov	r8, r0
  404742:	2800      	cmp	r0, #0
  404744:	f040 8110 	bne.w	404968 <_dtoa_r+0xce0>
  404748:	462a      	mov	r2, r5
  40474a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40474e:	4650      	mov	r0, sl
  404750:	4659      	mov	r1, fp
  404752:	f7fd fbb9 	bl	401ec8 <__aeabi_dcmplt>
  404756:	b118      	cbz	r0, 404760 <_dtoa_r+0xad8>
  404758:	4646      	mov	r6, r8
  40475a:	e771      	b.n	404640 <_dtoa_r+0x9b8>
  40475c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404760:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404764:	f7ff bb8a 	b.w	403e7c <_dtoa_r+0x1f4>
  404768:	9804      	ldr	r0, [sp, #16]
  40476a:	f7ff babb 	b.w	403ce4 <_dtoa_r+0x5c>
  40476e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404770:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404772:	970c      	str	r7, [sp, #48]	; 0x30
  404774:	1afb      	subs	r3, r7, r3
  404776:	441a      	add	r2, r3
  404778:	920d      	str	r2, [sp, #52]	; 0x34
  40477a:	2700      	movs	r7, #0
  40477c:	e469      	b.n	404052 <_dtoa_r+0x3ca>
  40477e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404782:	f04f 0a02 	mov.w	sl, #2
  404786:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40478a:	e657      	b.n	40443c <_dtoa_r+0x7b4>
  40478c:	2100      	movs	r1, #0
  40478e:	2301      	movs	r3, #1
  404790:	6461      	str	r1, [r4, #68]	; 0x44
  404792:	4620      	mov	r0, r4
  404794:	9325      	str	r3, [sp, #148]	; 0x94
  404796:	f001 f9f3 	bl	405b80 <_Balloc>
  40479a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40479c:	9004      	str	r0, [sp, #16]
  40479e:	6420      	str	r0, [r4, #64]	; 0x40
  4047a0:	930a      	str	r3, [sp, #40]	; 0x28
  4047a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4047a4:	e629      	b.n	4043fa <_dtoa_r+0x772>
  4047a6:	2a00      	cmp	r2, #0
  4047a8:	46d0      	mov	r8, sl
  4047aa:	f8cd b018 	str.w	fp, [sp, #24]
  4047ae:	469a      	mov	sl, r3
  4047b0:	dd11      	ble.n	4047d6 <_dtoa_r+0xb4e>
  4047b2:	4649      	mov	r1, r9
  4047b4:	2201      	movs	r2, #1
  4047b6:	4620      	mov	r0, r4
  4047b8:	f001 fb8e 	bl	405ed8 <__lshift>
  4047bc:	4641      	mov	r1, r8
  4047be:	4681      	mov	r9, r0
  4047c0:	f001 fbdc 	bl	405f7c <__mcmp>
  4047c4:	2800      	cmp	r0, #0
  4047c6:	f340 8146 	ble.w	404a56 <_dtoa_r+0xdce>
  4047ca:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4047ce:	f000 8106 	beq.w	4049de <_dtoa_r+0xd56>
  4047d2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4047d6:	46b3      	mov	fp, r6
  4047d8:	f887 a000 	strb.w	sl, [r7]
  4047dc:	1c7d      	adds	r5, r7, #1
  4047de:	9e06      	ldr	r6, [sp, #24]
  4047e0:	e5d2      	b.n	404388 <_dtoa_r+0x700>
  4047e2:	d104      	bne.n	4047ee <_dtoa_r+0xb66>
  4047e4:	f01a 0f01 	tst.w	sl, #1
  4047e8:	d001      	beq.n	4047ee <_dtoa_r+0xb66>
  4047ea:	e5bd      	b.n	404368 <_dtoa_r+0x6e0>
  4047ec:	4615      	mov	r5, r2
  4047ee:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4047f2:	2b30      	cmp	r3, #48	; 0x30
  4047f4:	f105 32ff 	add.w	r2, r5, #4294967295
  4047f8:	d0f8      	beq.n	4047ec <_dtoa_r+0xb64>
  4047fa:	e5c5      	b.n	404388 <_dtoa_r+0x700>
  4047fc:	9904      	ldr	r1, [sp, #16]
  4047fe:	2230      	movs	r2, #48	; 0x30
  404800:	700a      	strb	r2, [r1, #0]
  404802:	9a02      	ldr	r2, [sp, #8]
  404804:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404808:	3201      	adds	r2, #1
  40480a:	9202      	str	r2, [sp, #8]
  40480c:	f7ff bbfc 	b.w	404008 <_dtoa_r+0x380>
  404810:	f000 80bb 	beq.w	40498a <_dtoa_r+0xd02>
  404814:	9b02      	ldr	r3, [sp, #8]
  404816:	425d      	negs	r5, r3
  404818:	4b84      	ldr	r3, [pc, #528]	; (404a2c <_dtoa_r+0xda4>)
  40481a:	f005 020f 	and.w	r2, r5, #15
  40481e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404822:	e9d3 2300 	ldrd	r2, r3, [r3]
  404826:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40482a:	f7fd f8db 	bl	4019e4 <__aeabi_dmul>
  40482e:	112d      	asrs	r5, r5, #4
  404830:	4607      	mov	r7, r0
  404832:	4688      	mov	r8, r1
  404834:	f000 812c 	beq.w	404a90 <_dtoa_r+0xe08>
  404838:	4e7d      	ldr	r6, [pc, #500]	; (404a30 <_dtoa_r+0xda8>)
  40483a:	f04f 0a02 	mov.w	sl, #2
  40483e:	07eb      	lsls	r3, r5, #31
  404840:	d509      	bpl.n	404856 <_dtoa_r+0xbce>
  404842:	4638      	mov	r0, r7
  404844:	4641      	mov	r1, r8
  404846:	e9d6 2300 	ldrd	r2, r3, [r6]
  40484a:	f7fd f8cb 	bl	4019e4 <__aeabi_dmul>
  40484e:	f10a 0a01 	add.w	sl, sl, #1
  404852:	4607      	mov	r7, r0
  404854:	4688      	mov	r8, r1
  404856:	106d      	asrs	r5, r5, #1
  404858:	f106 0608 	add.w	r6, r6, #8
  40485c:	d1ef      	bne.n	40483e <_dtoa_r+0xbb6>
  40485e:	e608      	b.n	404472 <_dtoa_r+0x7ea>
  404860:	6871      	ldr	r1, [r6, #4]
  404862:	4620      	mov	r0, r4
  404864:	f001 f98c 	bl	405b80 <_Balloc>
  404868:	6933      	ldr	r3, [r6, #16]
  40486a:	3302      	adds	r3, #2
  40486c:	009a      	lsls	r2, r3, #2
  40486e:	4605      	mov	r5, r0
  404870:	f106 010c 	add.w	r1, r6, #12
  404874:	300c      	adds	r0, #12
  404876:	f7fd fb77 	bl	401f68 <memcpy>
  40487a:	4629      	mov	r1, r5
  40487c:	2201      	movs	r2, #1
  40487e:	4620      	mov	r0, r4
  404880:	f001 fb2a 	bl	405ed8 <__lshift>
  404884:	9006      	str	r0, [sp, #24]
  404886:	e4b5      	b.n	4041f4 <_dtoa_r+0x56c>
  404888:	2b39      	cmp	r3, #57	; 0x39
  40488a:	f8cd b018 	str.w	fp, [sp, #24]
  40488e:	46d0      	mov	r8, sl
  404890:	f000 80a5 	beq.w	4049de <_dtoa_r+0xd56>
  404894:	f103 0a01 	add.w	sl, r3, #1
  404898:	46b3      	mov	fp, r6
  40489a:	f887 a000 	strb.w	sl, [r7]
  40489e:	1c7d      	adds	r5, r7, #1
  4048a0:	9e06      	ldr	r6, [sp, #24]
  4048a2:	e571      	b.n	404388 <_dtoa_r+0x700>
  4048a4:	465a      	mov	r2, fp
  4048a6:	46d0      	mov	r8, sl
  4048a8:	46b3      	mov	fp, r6
  4048aa:	469a      	mov	sl, r3
  4048ac:	4616      	mov	r6, r2
  4048ae:	e54f      	b.n	404350 <_dtoa_r+0x6c8>
  4048b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048b2:	495e      	ldr	r1, [pc, #376]	; (404a2c <_dtoa_r+0xda4>)
  4048b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4048b8:	462a      	mov	r2, r5
  4048ba:	4633      	mov	r3, r6
  4048bc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4048c0:	f7fd f890 	bl	4019e4 <__aeabi_dmul>
  4048c4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4048c8:	4638      	mov	r0, r7
  4048ca:	4641      	mov	r1, r8
  4048cc:	f002 f930 	bl	406b30 <__aeabi_d2iz>
  4048d0:	4605      	mov	r5, r0
  4048d2:	f7fd f821 	bl	401918 <__aeabi_i2d>
  4048d6:	460b      	mov	r3, r1
  4048d8:	4602      	mov	r2, r0
  4048da:	4641      	mov	r1, r8
  4048dc:	4638      	mov	r0, r7
  4048de:	f7fc fecd 	bl	40167c <__aeabi_dsub>
  4048e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048e4:	460f      	mov	r7, r1
  4048e6:	9904      	ldr	r1, [sp, #16]
  4048e8:	3530      	adds	r5, #48	; 0x30
  4048ea:	2b01      	cmp	r3, #1
  4048ec:	700d      	strb	r5, [r1, #0]
  4048ee:	4606      	mov	r6, r0
  4048f0:	f101 0501 	add.w	r5, r1, #1
  4048f4:	d026      	beq.n	404944 <_dtoa_r+0xcbc>
  4048f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048f8:	9a04      	ldr	r2, [sp, #16]
  4048fa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404a38 <_dtoa_r+0xdb0>
  4048fe:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404902:	4413      	add	r3, r2
  404904:	f04f 0a00 	mov.w	sl, #0
  404908:	4699      	mov	r9, r3
  40490a:	4652      	mov	r2, sl
  40490c:	465b      	mov	r3, fp
  40490e:	4630      	mov	r0, r6
  404910:	4639      	mov	r1, r7
  404912:	f7fd f867 	bl	4019e4 <__aeabi_dmul>
  404916:	460f      	mov	r7, r1
  404918:	4606      	mov	r6, r0
  40491a:	f002 f909 	bl	406b30 <__aeabi_d2iz>
  40491e:	4680      	mov	r8, r0
  404920:	f7fc fffa 	bl	401918 <__aeabi_i2d>
  404924:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404928:	4602      	mov	r2, r0
  40492a:	460b      	mov	r3, r1
  40492c:	4630      	mov	r0, r6
  40492e:	4639      	mov	r1, r7
  404930:	f7fc fea4 	bl	40167c <__aeabi_dsub>
  404934:	f805 8b01 	strb.w	r8, [r5], #1
  404938:	454d      	cmp	r5, r9
  40493a:	4606      	mov	r6, r0
  40493c:	460f      	mov	r7, r1
  40493e:	d1e4      	bne.n	40490a <_dtoa_r+0xc82>
  404940:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404944:	4b3b      	ldr	r3, [pc, #236]	; (404a34 <_dtoa_r+0xdac>)
  404946:	2200      	movs	r2, #0
  404948:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40494c:	f7fc fe98 	bl	401680 <__adddf3>
  404950:	4632      	mov	r2, r6
  404952:	463b      	mov	r3, r7
  404954:	f7fd fab8 	bl	401ec8 <__aeabi_dcmplt>
  404958:	2800      	cmp	r0, #0
  40495a:	d046      	beq.n	4049ea <_dtoa_r+0xd62>
  40495c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40495e:	9302      	str	r3, [sp, #8]
  404960:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404964:	f7ff bb43 	b.w	403fee <_dtoa_r+0x366>
  404968:	f04f 0800 	mov.w	r8, #0
  40496c:	4646      	mov	r6, r8
  40496e:	e6a9      	b.n	4046c4 <_dtoa_r+0xa3c>
  404970:	9b08      	ldr	r3, [sp, #32]
  404972:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404974:	1a9d      	subs	r5, r3, r2
  404976:	2300      	movs	r3, #0
  404978:	f7ff bb71 	b.w	40405e <_dtoa_r+0x3d6>
  40497c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40497e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404980:	9d08      	ldr	r5, [sp, #32]
  404982:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404986:	f7ff bb6a 	b.w	40405e <_dtoa_r+0x3d6>
  40498a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40498e:	f04f 0a02 	mov.w	sl, #2
  404992:	e56e      	b.n	404472 <_dtoa_r+0x7ea>
  404994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404996:	2b00      	cmp	r3, #0
  404998:	f43f aeb8 	beq.w	40470c <_dtoa_r+0xa84>
  40499c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40499e:	2b00      	cmp	r3, #0
  4049a0:	f77f aede 	ble.w	404760 <_dtoa_r+0xad8>
  4049a4:	2200      	movs	r2, #0
  4049a6:	4b24      	ldr	r3, [pc, #144]	; (404a38 <_dtoa_r+0xdb0>)
  4049a8:	4638      	mov	r0, r7
  4049aa:	4641      	mov	r1, r8
  4049ac:	f7fd f81a 	bl	4019e4 <__aeabi_dmul>
  4049b0:	4607      	mov	r7, r0
  4049b2:	4688      	mov	r8, r1
  4049b4:	f10a 0001 	add.w	r0, sl, #1
  4049b8:	f7fc ffae 	bl	401918 <__aeabi_i2d>
  4049bc:	463a      	mov	r2, r7
  4049be:	4643      	mov	r3, r8
  4049c0:	f7fd f810 	bl	4019e4 <__aeabi_dmul>
  4049c4:	2200      	movs	r2, #0
  4049c6:	4b17      	ldr	r3, [pc, #92]	; (404a24 <_dtoa_r+0xd9c>)
  4049c8:	f7fc fe5a 	bl	401680 <__adddf3>
  4049cc:	9a02      	ldr	r2, [sp, #8]
  4049ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4049d0:	9312      	str	r3, [sp, #72]	; 0x48
  4049d2:	3a01      	subs	r2, #1
  4049d4:	4605      	mov	r5, r0
  4049d6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4049da:	9215      	str	r2, [sp, #84]	; 0x54
  4049dc:	e56a      	b.n	4044b4 <_dtoa_r+0x82c>
  4049de:	2239      	movs	r2, #57	; 0x39
  4049e0:	46b3      	mov	fp, r6
  4049e2:	703a      	strb	r2, [r7, #0]
  4049e4:	9e06      	ldr	r6, [sp, #24]
  4049e6:	1c7d      	adds	r5, r7, #1
  4049e8:	e4c0      	b.n	40436c <_dtoa_r+0x6e4>
  4049ea:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4049ee:	2000      	movs	r0, #0
  4049f0:	4910      	ldr	r1, [pc, #64]	; (404a34 <_dtoa_r+0xdac>)
  4049f2:	f7fc fe43 	bl	40167c <__aeabi_dsub>
  4049f6:	4632      	mov	r2, r6
  4049f8:	463b      	mov	r3, r7
  4049fa:	f7fd fa83 	bl	401f04 <__aeabi_dcmpgt>
  4049fe:	b908      	cbnz	r0, 404a04 <_dtoa_r+0xd7c>
  404a00:	e6ae      	b.n	404760 <_dtoa_r+0xad8>
  404a02:	4615      	mov	r5, r2
  404a04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a08:	2b30      	cmp	r3, #48	; 0x30
  404a0a:	f105 32ff 	add.w	r2, r5, #4294967295
  404a0e:	d0f8      	beq.n	404a02 <_dtoa_r+0xd7a>
  404a10:	e5d7      	b.n	4045c2 <_dtoa_r+0x93a>
  404a12:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404a16:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404a18:	9302      	str	r3, [sp, #8]
  404a1a:	f7ff bae8 	b.w	403fee <_dtoa_r+0x366>
  404a1e:	970c      	str	r7, [sp, #48]	; 0x30
  404a20:	f7ff bba5 	b.w	40416e <_dtoa_r+0x4e6>
  404a24:	401c0000 	.word	0x401c0000
  404a28:	40140000 	.word	0x40140000
  404a2c:	00406fd8 	.word	0x00406fd8
  404a30:	00406fb0 	.word	0x00406fb0
  404a34:	3fe00000 	.word	0x3fe00000
  404a38:	40240000 	.word	0x40240000
  404a3c:	2b39      	cmp	r3, #57	; 0x39
  404a3e:	f8cd b018 	str.w	fp, [sp, #24]
  404a42:	46d0      	mov	r8, sl
  404a44:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404a48:	469a      	mov	sl, r3
  404a4a:	d0c8      	beq.n	4049de <_dtoa_r+0xd56>
  404a4c:	f1bb 0f00 	cmp.w	fp, #0
  404a50:	f73f aebf 	bgt.w	4047d2 <_dtoa_r+0xb4a>
  404a54:	e6bf      	b.n	4047d6 <_dtoa_r+0xb4e>
  404a56:	f47f aebe 	bne.w	4047d6 <_dtoa_r+0xb4e>
  404a5a:	f01a 0f01 	tst.w	sl, #1
  404a5e:	f43f aeba 	beq.w	4047d6 <_dtoa_r+0xb4e>
  404a62:	e6b2      	b.n	4047ca <_dtoa_r+0xb42>
  404a64:	f04f 0800 	mov.w	r8, #0
  404a68:	4646      	mov	r6, r8
  404a6a:	e5e9      	b.n	404640 <_dtoa_r+0x9b8>
  404a6c:	4631      	mov	r1, r6
  404a6e:	2300      	movs	r3, #0
  404a70:	220a      	movs	r2, #10
  404a72:	4620      	mov	r0, r4
  404a74:	f001 f8b4 	bl	405be0 <__multadd>
  404a78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a7a:	2b00      	cmp	r3, #0
  404a7c:	4606      	mov	r6, r0
  404a7e:	dd0a      	ble.n	404a96 <_dtoa_r+0xe0e>
  404a80:	930a      	str	r3, [sp, #40]	; 0x28
  404a82:	f7ff bbaa 	b.w	4041da <_dtoa_r+0x552>
  404a86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a88:	2b02      	cmp	r3, #2
  404a8a:	dc23      	bgt.n	404ad4 <_dtoa_r+0xe4c>
  404a8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a8e:	e43b      	b.n	404308 <_dtoa_r+0x680>
  404a90:	f04f 0a02 	mov.w	sl, #2
  404a94:	e4ed      	b.n	404472 <_dtoa_r+0x7ea>
  404a96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a98:	2b02      	cmp	r3, #2
  404a9a:	dc1b      	bgt.n	404ad4 <_dtoa_r+0xe4c>
  404a9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a9e:	e7ef      	b.n	404a80 <_dtoa_r+0xdf8>
  404aa0:	2500      	movs	r5, #0
  404aa2:	6465      	str	r5, [r4, #68]	; 0x44
  404aa4:	4629      	mov	r1, r5
  404aa6:	4620      	mov	r0, r4
  404aa8:	f001 f86a 	bl	405b80 <_Balloc>
  404aac:	f04f 33ff 	mov.w	r3, #4294967295
  404ab0:	930a      	str	r3, [sp, #40]	; 0x28
  404ab2:	930f      	str	r3, [sp, #60]	; 0x3c
  404ab4:	2301      	movs	r3, #1
  404ab6:	9004      	str	r0, [sp, #16]
  404ab8:	9525      	str	r5, [sp, #148]	; 0x94
  404aba:	6420      	str	r0, [r4, #64]	; 0x40
  404abc:	930b      	str	r3, [sp, #44]	; 0x2c
  404abe:	f7ff b9dd 	b.w	403e7c <_dtoa_r+0x1f4>
  404ac2:	2501      	movs	r5, #1
  404ac4:	f7ff b9a5 	b.w	403e12 <_dtoa_r+0x18a>
  404ac8:	f43f ab69 	beq.w	40419e <_dtoa_r+0x516>
  404acc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404ad0:	f7ff bbf9 	b.w	4042c6 <_dtoa_r+0x63e>
  404ad4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ad6:	930a      	str	r3, [sp, #40]	; 0x28
  404ad8:	e5e5      	b.n	4046a6 <_dtoa_r+0xa1e>
  404ada:	bf00      	nop

00404adc <__sflush_r>:
  404adc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404ae0:	b29a      	uxth	r2, r3
  404ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ae6:	460d      	mov	r5, r1
  404ae8:	0711      	lsls	r1, r2, #28
  404aea:	4680      	mov	r8, r0
  404aec:	d43a      	bmi.n	404b64 <__sflush_r+0x88>
  404aee:	686a      	ldr	r2, [r5, #4]
  404af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404af4:	2a00      	cmp	r2, #0
  404af6:	81ab      	strh	r3, [r5, #12]
  404af8:	dd6f      	ble.n	404bda <__sflush_r+0xfe>
  404afa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404afc:	2c00      	cmp	r4, #0
  404afe:	d049      	beq.n	404b94 <__sflush_r+0xb8>
  404b00:	2200      	movs	r2, #0
  404b02:	b29b      	uxth	r3, r3
  404b04:	f8d8 6000 	ldr.w	r6, [r8]
  404b08:	f8c8 2000 	str.w	r2, [r8]
  404b0c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404b10:	d067      	beq.n	404be2 <__sflush_r+0x106>
  404b12:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404b14:	075f      	lsls	r7, r3, #29
  404b16:	d505      	bpl.n	404b24 <__sflush_r+0x48>
  404b18:	6869      	ldr	r1, [r5, #4]
  404b1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404b1c:	1a52      	subs	r2, r2, r1
  404b1e:	b10b      	cbz	r3, 404b24 <__sflush_r+0x48>
  404b20:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404b22:	1ad2      	subs	r2, r2, r3
  404b24:	2300      	movs	r3, #0
  404b26:	69e9      	ldr	r1, [r5, #28]
  404b28:	4640      	mov	r0, r8
  404b2a:	47a0      	blx	r4
  404b2c:	1c44      	adds	r4, r0, #1
  404b2e:	d03c      	beq.n	404baa <__sflush_r+0xce>
  404b30:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404b34:	692a      	ldr	r2, [r5, #16]
  404b36:	602a      	str	r2, [r5, #0]
  404b38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404b3c:	2200      	movs	r2, #0
  404b3e:	81ab      	strh	r3, [r5, #12]
  404b40:	04db      	lsls	r3, r3, #19
  404b42:	606a      	str	r2, [r5, #4]
  404b44:	d447      	bmi.n	404bd6 <__sflush_r+0xfa>
  404b46:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404b48:	f8c8 6000 	str.w	r6, [r8]
  404b4c:	b311      	cbz	r1, 404b94 <__sflush_r+0xb8>
  404b4e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404b52:	4299      	cmp	r1, r3
  404b54:	d002      	beq.n	404b5c <__sflush_r+0x80>
  404b56:	4640      	mov	r0, r8
  404b58:	f000 f95a 	bl	404e10 <_free_r>
  404b5c:	2000      	movs	r0, #0
  404b5e:	6328      	str	r0, [r5, #48]	; 0x30
  404b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b64:	692e      	ldr	r6, [r5, #16]
  404b66:	b1ae      	cbz	r6, 404b94 <__sflush_r+0xb8>
  404b68:	682c      	ldr	r4, [r5, #0]
  404b6a:	602e      	str	r6, [r5, #0]
  404b6c:	0791      	lsls	r1, r2, #30
  404b6e:	bf0c      	ite	eq
  404b70:	696b      	ldreq	r3, [r5, #20]
  404b72:	2300      	movne	r3, #0
  404b74:	1ba4      	subs	r4, r4, r6
  404b76:	60ab      	str	r3, [r5, #8]
  404b78:	e00a      	b.n	404b90 <__sflush_r+0xb4>
  404b7a:	4623      	mov	r3, r4
  404b7c:	4632      	mov	r2, r6
  404b7e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404b80:	69e9      	ldr	r1, [r5, #28]
  404b82:	4640      	mov	r0, r8
  404b84:	47b8      	blx	r7
  404b86:	2800      	cmp	r0, #0
  404b88:	eba4 0400 	sub.w	r4, r4, r0
  404b8c:	4406      	add	r6, r0
  404b8e:	dd04      	ble.n	404b9a <__sflush_r+0xbe>
  404b90:	2c00      	cmp	r4, #0
  404b92:	dcf2      	bgt.n	404b7a <__sflush_r+0x9e>
  404b94:	2000      	movs	r0, #0
  404b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b9a:	89ab      	ldrh	r3, [r5, #12]
  404b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ba0:	81ab      	strh	r3, [r5, #12]
  404ba2:	f04f 30ff 	mov.w	r0, #4294967295
  404ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404baa:	f8d8 4000 	ldr.w	r4, [r8]
  404bae:	2c1d      	cmp	r4, #29
  404bb0:	d8f3      	bhi.n	404b9a <__sflush_r+0xbe>
  404bb2:	4b19      	ldr	r3, [pc, #100]	; (404c18 <__sflush_r+0x13c>)
  404bb4:	40e3      	lsrs	r3, r4
  404bb6:	43db      	mvns	r3, r3
  404bb8:	f013 0301 	ands.w	r3, r3, #1
  404bbc:	d1ed      	bne.n	404b9a <__sflush_r+0xbe>
  404bbe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404bc2:	606b      	str	r3, [r5, #4]
  404bc4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404bc8:	6929      	ldr	r1, [r5, #16]
  404bca:	81ab      	strh	r3, [r5, #12]
  404bcc:	04da      	lsls	r2, r3, #19
  404bce:	6029      	str	r1, [r5, #0]
  404bd0:	d5b9      	bpl.n	404b46 <__sflush_r+0x6a>
  404bd2:	2c00      	cmp	r4, #0
  404bd4:	d1b7      	bne.n	404b46 <__sflush_r+0x6a>
  404bd6:	6528      	str	r0, [r5, #80]	; 0x50
  404bd8:	e7b5      	b.n	404b46 <__sflush_r+0x6a>
  404bda:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404bdc:	2a00      	cmp	r2, #0
  404bde:	dc8c      	bgt.n	404afa <__sflush_r+0x1e>
  404be0:	e7d8      	b.n	404b94 <__sflush_r+0xb8>
  404be2:	2301      	movs	r3, #1
  404be4:	69e9      	ldr	r1, [r5, #28]
  404be6:	4640      	mov	r0, r8
  404be8:	47a0      	blx	r4
  404bea:	1c43      	adds	r3, r0, #1
  404bec:	4602      	mov	r2, r0
  404bee:	d002      	beq.n	404bf6 <__sflush_r+0x11a>
  404bf0:	89ab      	ldrh	r3, [r5, #12]
  404bf2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404bf4:	e78e      	b.n	404b14 <__sflush_r+0x38>
  404bf6:	f8d8 3000 	ldr.w	r3, [r8]
  404bfa:	2b00      	cmp	r3, #0
  404bfc:	d0f8      	beq.n	404bf0 <__sflush_r+0x114>
  404bfe:	2b1d      	cmp	r3, #29
  404c00:	d001      	beq.n	404c06 <__sflush_r+0x12a>
  404c02:	2b16      	cmp	r3, #22
  404c04:	d102      	bne.n	404c0c <__sflush_r+0x130>
  404c06:	f8c8 6000 	str.w	r6, [r8]
  404c0a:	e7c3      	b.n	404b94 <__sflush_r+0xb8>
  404c0c:	89ab      	ldrh	r3, [r5, #12]
  404c0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c12:	81ab      	strh	r3, [r5, #12]
  404c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c18:	20400001 	.word	0x20400001

00404c1c <_fflush_r>:
  404c1c:	b538      	push	{r3, r4, r5, lr}
  404c1e:	460d      	mov	r5, r1
  404c20:	4604      	mov	r4, r0
  404c22:	b108      	cbz	r0, 404c28 <_fflush_r+0xc>
  404c24:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c26:	b1bb      	cbz	r3, 404c58 <_fflush_r+0x3c>
  404c28:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404c2c:	b188      	cbz	r0, 404c52 <_fflush_r+0x36>
  404c2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c30:	07db      	lsls	r3, r3, #31
  404c32:	d401      	bmi.n	404c38 <_fflush_r+0x1c>
  404c34:	0581      	lsls	r1, r0, #22
  404c36:	d517      	bpl.n	404c68 <_fflush_r+0x4c>
  404c38:	4620      	mov	r0, r4
  404c3a:	4629      	mov	r1, r5
  404c3c:	f7ff ff4e 	bl	404adc <__sflush_r>
  404c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c42:	07da      	lsls	r2, r3, #31
  404c44:	4604      	mov	r4, r0
  404c46:	d402      	bmi.n	404c4e <_fflush_r+0x32>
  404c48:	89ab      	ldrh	r3, [r5, #12]
  404c4a:	059b      	lsls	r3, r3, #22
  404c4c:	d507      	bpl.n	404c5e <_fflush_r+0x42>
  404c4e:	4620      	mov	r0, r4
  404c50:	bd38      	pop	{r3, r4, r5, pc}
  404c52:	4604      	mov	r4, r0
  404c54:	4620      	mov	r0, r4
  404c56:	bd38      	pop	{r3, r4, r5, pc}
  404c58:	f000 f838 	bl	404ccc <__sinit>
  404c5c:	e7e4      	b.n	404c28 <_fflush_r+0xc>
  404c5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c60:	f000 fb80 	bl	405364 <__retarget_lock_release_recursive>
  404c64:	4620      	mov	r0, r4
  404c66:	bd38      	pop	{r3, r4, r5, pc}
  404c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c6a:	f000 fb79 	bl	405360 <__retarget_lock_acquire_recursive>
  404c6e:	e7e3      	b.n	404c38 <_fflush_r+0x1c>

00404c70 <_cleanup_r>:
  404c70:	4901      	ldr	r1, [pc, #4]	; (404c78 <_cleanup_r+0x8>)
  404c72:	f000 bb2b 	b.w	4052cc <_fwalk_reent>
  404c76:	bf00      	nop
  404c78:	00406841 	.word	0x00406841

00404c7c <std.isra.0>:
  404c7c:	b510      	push	{r4, lr}
  404c7e:	2300      	movs	r3, #0
  404c80:	4604      	mov	r4, r0
  404c82:	8181      	strh	r1, [r0, #12]
  404c84:	81c2      	strh	r2, [r0, #14]
  404c86:	6003      	str	r3, [r0, #0]
  404c88:	6043      	str	r3, [r0, #4]
  404c8a:	6083      	str	r3, [r0, #8]
  404c8c:	6643      	str	r3, [r0, #100]	; 0x64
  404c8e:	6103      	str	r3, [r0, #16]
  404c90:	6143      	str	r3, [r0, #20]
  404c92:	6183      	str	r3, [r0, #24]
  404c94:	4619      	mov	r1, r3
  404c96:	2208      	movs	r2, #8
  404c98:	305c      	adds	r0, #92	; 0x5c
  404c9a:	f7fd f9ff 	bl	40209c <memset>
  404c9e:	4807      	ldr	r0, [pc, #28]	; (404cbc <std.isra.0+0x40>)
  404ca0:	4907      	ldr	r1, [pc, #28]	; (404cc0 <std.isra.0+0x44>)
  404ca2:	4a08      	ldr	r2, [pc, #32]	; (404cc4 <std.isra.0+0x48>)
  404ca4:	4b08      	ldr	r3, [pc, #32]	; (404cc8 <std.isra.0+0x4c>)
  404ca6:	6220      	str	r0, [r4, #32]
  404ca8:	61e4      	str	r4, [r4, #28]
  404caa:	6261      	str	r1, [r4, #36]	; 0x24
  404cac:	62a2      	str	r2, [r4, #40]	; 0x28
  404cae:	62e3      	str	r3, [r4, #44]	; 0x2c
  404cb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cb8:	f000 bb4e 	b.w	405358 <__retarget_lock_init_recursive>
  404cbc:	004064e5 	.word	0x004064e5
  404cc0:	00406509 	.word	0x00406509
  404cc4:	00406545 	.word	0x00406545
  404cc8:	00406565 	.word	0x00406565

00404ccc <__sinit>:
  404ccc:	b510      	push	{r4, lr}
  404cce:	4604      	mov	r4, r0
  404cd0:	4812      	ldr	r0, [pc, #72]	; (404d1c <__sinit+0x50>)
  404cd2:	f000 fb45 	bl	405360 <__retarget_lock_acquire_recursive>
  404cd6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404cd8:	b9d2      	cbnz	r2, 404d10 <__sinit+0x44>
  404cda:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404cde:	4810      	ldr	r0, [pc, #64]	; (404d20 <__sinit+0x54>)
  404ce0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404ce4:	2103      	movs	r1, #3
  404ce6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404cea:	63e0      	str	r0, [r4, #60]	; 0x3c
  404cec:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404cf0:	6860      	ldr	r0, [r4, #4]
  404cf2:	2104      	movs	r1, #4
  404cf4:	f7ff ffc2 	bl	404c7c <std.isra.0>
  404cf8:	2201      	movs	r2, #1
  404cfa:	2109      	movs	r1, #9
  404cfc:	68a0      	ldr	r0, [r4, #8]
  404cfe:	f7ff ffbd 	bl	404c7c <std.isra.0>
  404d02:	2202      	movs	r2, #2
  404d04:	2112      	movs	r1, #18
  404d06:	68e0      	ldr	r0, [r4, #12]
  404d08:	f7ff ffb8 	bl	404c7c <std.isra.0>
  404d0c:	2301      	movs	r3, #1
  404d0e:	63a3      	str	r3, [r4, #56]	; 0x38
  404d10:	4802      	ldr	r0, [pc, #8]	; (404d1c <__sinit+0x50>)
  404d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404d16:	f000 bb25 	b.w	405364 <__retarget_lock_release_recursive>
  404d1a:	bf00      	nop
  404d1c:	20400bc0 	.word	0x20400bc0
  404d20:	00404c71 	.word	0x00404c71

00404d24 <__sfp_lock_acquire>:
  404d24:	4801      	ldr	r0, [pc, #4]	; (404d2c <__sfp_lock_acquire+0x8>)
  404d26:	f000 bb1b 	b.w	405360 <__retarget_lock_acquire_recursive>
  404d2a:	bf00      	nop
  404d2c:	20400bd4 	.word	0x20400bd4

00404d30 <__sfp_lock_release>:
  404d30:	4801      	ldr	r0, [pc, #4]	; (404d38 <__sfp_lock_release+0x8>)
  404d32:	f000 bb17 	b.w	405364 <__retarget_lock_release_recursive>
  404d36:	bf00      	nop
  404d38:	20400bd4 	.word	0x20400bd4

00404d3c <__libc_fini_array>:
  404d3c:	b538      	push	{r3, r4, r5, lr}
  404d3e:	4c0a      	ldr	r4, [pc, #40]	; (404d68 <__libc_fini_array+0x2c>)
  404d40:	4d0a      	ldr	r5, [pc, #40]	; (404d6c <__libc_fini_array+0x30>)
  404d42:	1b64      	subs	r4, r4, r5
  404d44:	10a4      	asrs	r4, r4, #2
  404d46:	d00a      	beq.n	404d5e <__libc_fini_array+0x22>
  404d48:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d4c:	3b01      	subs	r3, #1
  404d4e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d52:	3c01      	subs	r4, #1
  404d54:	f855 3904 	ldr.w	r3, [r5], #-4
  404d58:	4798      	blx	r3
  404d5a:	2c00      	cmp	r4, #0
  404d5c:	d1f9      	bne.n	404d52 <__libc_fini_array+0x16>
  404d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d62:	f002 ba2f 	b.w	4071c4 <_fini>
  404d66:	bf00      	nop
  404d68:	004071d4 	.word	0x004071d4
  404d6c:	004071d0 	.word	0x004071d0

00404d70 <_malloc_trim_r>:
  404d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d72:	4f24      	ldr	r7, [pc, #144]	; (404e04 <_malloc_trim_r+0x94>)
  404d74:	460c      	mov	r4, r1
  404d76:	4606      	mov	r6, r0
  404d78:	f000 fef6 	bl	405b68 <__malloc_lock>
  404d7c:	68bb      	ldr	r3, [r7, #8]
  404d7e:	685d      	ldr	r5, [r3, #4]
  404d80:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404d84:	310f      	adds	r1, #15
  404d86:	f025 0503 	bic.w	r5, r5, #3
  404d8a:	4429      	add	r1, r5
  404d8c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404d90:	f021 010f 	bic.w	r1, r1, #15
  404d94:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404d98:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404d9c:	db07      	blt.n	404dae <_malloc_trim_r+0x3e>
  404d9e:	2100      	movs	r1, #0
  404da0:	4630      	mov	r0, r6
  404da2:	f001 fb8d 	bl	4064c0 <_sbrk_r>
  404da6:	68bb      	ldr	r3, [r7, #8]
  404da8:	442b      	add	r3, r5
  404daa:	4298      	cmp	r0, r3
  404dac:	d004      	beq.n	404db8 <_malloc_trim_r+0x48>
  404dae:	4630      	mov	r0, r6
  404db0:	f000 fee0 	bl	405b74 <__malloc_unlock>
  404db4:	2000      	movs	r0, #0
  404db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404db8:	4261      	negs	r1, r4
  404dba:	4630      	mov	r0, r6
  404dbc:	f001 fb80 	bl	4064c0 <_sbrk_r>
  404dc0:	3001      	adds	r0, #1
  404dc2:	d00d      	beq.n	404de0 <_malloc_trim_r+0x70>
  404dc4:	4b10      	ldr	r3, [pc, #64]	; (404e08 <_malloc_trim_r+0x98>)
  404dc6:	68ba      	ldr	r2, [r7, #8]
  404dc8:	6819      	ldr	r1, [r3, #0]
  404dca:	1b2d      	subs	r5, r5, r4
  404dcc:	f045 0501 	orr.w	r5, r5, #1
  404dd0:	4630      	mov	r0, r6
  404dd2:	1b09      	subs	r1, r1, r4
  404dd4:	6055      	str	r5, [r2, #4]
  404dd6:	6019      	str	r1, [r3, #0]
  404dd8:	f000 fecc 	bl	405b74 <__malloc_unlock>
  404ddc:	2001      	movs	r0, #1
  404dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404de0:	2100      	movs	r1, #0
  404de2:	4630      	mov	r0, r6
  404de4:	f001 fb6c 	bl	4064c0 <_sbrk_r>
  404de8:	68ba      	ldr	r2, [r7, #8]
  404dea:	1a83      	subs	r3, r0, r2
  404dec:	2b0f      	cmp	r3, #15
  404dee:	ddde      	ble.n	404dae <_malloc_trim_r+0x3e>
  404df0:	4c06      	ldr	r4, [pc, #24]	; (404e0c <_malloc_trim_r+0x9c>)
  404df2:	4905      	ldr	r1, [pc, #20]	; (404e08 <_malloc_trim_r+0x98>)
  404df4:	6824      	ldr	r4, [r4, #0]
  404df6:	f043 0301 	orr.w	r3, r3, #1
  404dfa:	1b00      	subs	r0, r0, r4
  404dfc:	6053      	str	r3, [r2, #4]
  404dfe:	6008      	str	r0, [r1, #0]
  404e00:	e7d5      	b.n	404dae <_malloc_trim_r+0x3e>
  404e02:	bf00      	nop
  404e04:	204005b0 	.word	0x204005b0
  404e08:	20400ae8 	.word	0x20400ae8
  404e0c:	204009b8 	.word	0x204009b8

00404e10 <_free_r>:
  404e10:	2900      	cmp	r1, #0
  404e12:	d044      	beq.n	404e9e <_free_r+0x8e>
  404e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e18:	460d      	mov	r5, r1
  404e1a:	4680      	mov	r8, r0
  404e1c:	f000 fea4 	bl	405b68 <__malloc_lock>
  404e20:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404e24:	4969      	ldr	r1, [pc, #420]	; (404fcc <_free_r+0x1bc>)
  404e26:	f027 0301 	bic.w	r3, r7, #1
  404e2a:	f1a5 0408 	sub.w	r4, r5, #8
  404e2e:	18e2      	adds	r2, r4, r3
  404e30:	688e      	ldr	r6, [r1, #8]
  404e32:	6850      	ldr	r0, [r2, #4]
  404e34:	42b2      	cmp	r2, r6
  404e36:	f020 0003 	bic.w	r0, r0, #3
  404e3a:	d05e      	beq.n	404efa <_free_r+0xea>
  404e3c:	07fe      	lsls	r6, r7, #31
  404e3e:	6050      	str	r0, [r2, #4]
  404e40:	d40b      	bmi.n	404e5a <_free_r+0x4a>
  404e42:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404e46:	1be4      	subs	r4, r4, r7
  404e48:	f101 0e08 	add.w	lr, r1, #8
  404e4c:	68a5      	ldr	r5, [r4, #8]
  404e4e:	4575      	cmp	r5, lr
  404e50:	443b      	add	r3, r7
  404e52:	d06d      	beq.n	404f30 <_free_r+0x120>
  404e54:	68e7      	ldr	r7, [r4, #12]
  404e56:	60ef      	str	r7, [r5, #12]
  404e58:	60bd      	str	r5, [r7, #8]
  404e5a:	1815      	adds	r5, r2, r0
  404e5c:	686d      	ldr	r5, [r5, #4]
  404e5e:	07ed      	lsls	r5, r5, #31
  404e60:	d53e      	bpl.n	404ee0 <_free_r+0xd0>
  404e62:	f043 0201 	orr.w	r2, r3, #1
  404e66:	6062      	str	r2, [r4, #4]
  404e68:	50e3      	str	r3, [r4, r3]
  404e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404e6e:	d217      	bcs.n	404ea0 <_free_r+0x90>
  404e70:	08db      	lsrs	r3, r3, #3
  404e72:	1c58      	adds	r0, r3, #1
  404e74:	109a      	asrs	r2, r3, #2
  404e76:	684d      	ldr	r5, [r1, #4]
  404e78:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404e7c:	60a7      	str	r7, [r4, #8]
  404e7e:	2301      	movs	r3, #1
  404e80:	4093      	lsls	r3, r2
  404e82:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404e86:	432b      	orrs	r3, r5
  404e88:	3a08      	subs	r2, #8
  404e8a:	60e2      	str	r2, [r4, #12]
  404e8c:	604b      	str	r3, [r1, #4]
  404e8e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404e92:	60fc      	str	r4, [r7, #12]
  404e94:	4640      	mov	r0, r8
  404e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404e9a:	f000 be6b 	b.w	405b74 <__malloc_unlock>
  404e9e:	4770      	bx	lr
  404ea0:	0a5a      	lsrs	r2, r3, #9
  404ea2:	2a04      	cmp	r2, #4
  404ea4:	d852      	bhi.n	404f4c <_free_r+0x13c>
  404ea6:	099a      	lsrs	r2, r3, #6
  404ea8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404eac:	00ff      	lsls	r7, r7, #3
  404eae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404eb2:	19c8      	adds	r0, r1, r7
  404eb4:	59ca      	ldr	r2, [r1, r7]
  404eb6:	3808      	subs	r0, #8
  404eb8:	4290      	cmp	r0, r2
  404eba:	d04f      	beq.n	404f5c <_free_r+0x14c>
  404ebc:	6851      	ldr	r1, [r2, #4]
  404ebe:	f021 0103 	bic.w	r1, r1, #3
  404ec2:	428b      	cmp	r3, r1
  404ec4:	d232      	bcs.n	404f2c <_free_r+0x11c>
  404ec6:	6892      	ldr	r2, [r2, #8]
  404ec8:	4290      	cmp	r0, r2
  404eca:	d1f7      	bne.n	404ebc <_free_r+0xac>
  404ecc:	68c3      	ldr	r3, [r0, #12]
  404ece:	60a0      	str	r0, [r4, #8]
  404ed0:	60e3      	str	r3, [r4, #12]
  404ed2:	609c      	str	r4, [r3, #8]
  404ed4:	60c4      	str	r4, [r0, #12]
  404ed6:	4640      	mov	r0, r8
  404ed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404edc:	f000 be4a 	b.w	405b74 <__malloc_unlock>
  404ee0:	6895      	ldr	r5, [r2, #8]
  404ee2:	4f3b      	ldr	r7, [pc, #236]	; (404fd0 <_free_r+0x1c0>)
  404ee4:	42bd      	cmp	r5, r7
  404ee6:	4403      	add	r3, r0
  404ee8:	d040      	beq.n	404f6c <_free_r+0x15c>
  404eea:	68d0      	ldr	r0, [r2, #12]
  404eec:	60e8      	str	r0, [r5, #12]
  404eee:	f043 0201 	orr.w	r2, r3, #1
  404ef2:	6085      	str	r5, [r0, #8]
  404ef4:	6062      	str	r2, [r4, #4]
  404ef6:	50e3      	str	r3, [r4, r3]
  404ef8:	e7b7      	b.n	404e6a <_free_r+0x5a>
  404efa:	07ff      	lsls	r7, r7, #31
  404efc:	4403      	add	r3, r0
  404efe:	d407      	bmi.n	404f10 <_free_r+0x100>
  404f00:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404f04:	1aa4      	subs	r4, r4, r2
  404f06:	4413      	add	r3, r2
  404f08:	68a0      	ldr	r0, [r4, #8]
  404f0a:	68e2      	ldr	r2, [r4, #12]
  404f0c:	60c2      	str	r2, [r0, #12]
  404f0e:	6090      	str	r0, [r2, #8]
  404f10:	4a30      	ldr	r2, [pc, #192]	; (404fd4 <_free_r+0x1c4>)
  404f12:	6812      	ldr	r2, [r2, #0]
  404f14:	f043 0001 	orr.w	r0, r3, #1
  404f18:	4293      	cmp	r3, r2
  404f1a:	6060      	str	r0, [r4, #4]
  404f1c:	608c      	str	r4, [r1, #8]
  404f1e:	d3b9      	bcc.n	404e94 <_free_r+0x84>
  404f20:	4b2d      	ldr	r3, [pc, #180]	; (404fd8 <_free_r+0x1c8>)
  404f22:	4640      	mov	r0, r8
  404f24:	6819      	ldr	r1, [r3, #0]
  404f26:	f7ff ff23 	bl	404d70 <_malloc_trim_r>
  404f2a:	e7b3      	b.n	404e94 <_free_r+0x84>
  404f2c:	4610      	mov	r0, r2
  404f2e:	e7cd      	b.n	404ecc <_free_r+0xbc>
  404f30:	1811      	adds	r1, r2, r0
  404f32:	6849      	ldr	r1, [r1, #4]
  404f34:	07c9      	lsls	r1, r1, #31
  404f36:	d444      	bmi.n	404fc2 <_free_r+0x1b2>
  404f38:	6891      	ldr	r1, [r2, #8]
  404f3a:	68d2      	ldr	r2, [r2, #12]
  404f3c:	60ca      	str	r2, [r1, #12]
  404f3e:	4403      	add	r3, r0
  404f40:	f043 0001 	orr.w	r0, r3, #1
  404f44:	6091      	str	r1, [r2, #8]
  404f46:	6060      	str	r0, [r4, #4]
  404f48:	50e3      	str	r3, [r4, r3]
  404f4a:	e7a3      	b.n	404e94 <_free_r+0x84>
  404f4c:	2a14      	cmp	r2, #20
  404f4e:	d816      	bhi.n	404f7e <_free_r+0x16e>
  404f50:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404f54:	00ff      	lsls	r7, r7, #3
  404f56:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404f5a:	e7aa      	b.n	404eb2 <_free_r+0xa2>
  404f5c:	10aa      	asrs	r2, r5, #2
  404f5e:	2301      	movs	r3, #1
  404f60:	684d      	ldr	r5, [r1, #4]
  404f62:	4093      	lsls	r3, r2
  404f64:	432b      	orrs	r3, r5
  404f66:	604b      	str	r3, [r1, #4]
  404f68:	4603      	mov	r3, r0
  404f6a:	e7b0      	b.n	404ece <_free_r+0xbe>
  404f6c:	f043 0201 	orr.w	r2, r3, #1
  404f70:	614c      	str	r4, [r1, #20]
  404f72:	610c      	str	r4, [r1, #16]
  404f74:	60e5      	str	r5, [r4, #12]
  404f76:	60a5      	str	r5, [r4, #8]
  404f78:	6062      	str	r2, [r4, #4]
  404f7a:	50e3      	str	r3, [r4, r3]
  404f7c:	e78a      	b.n	404e94 <_free_r+0x84>
  404f7e:	2a54      	cmp	r2, #84	; 0x54
  404f80:	d806      	bhi.n	404f90 <_free_r+0x180>
  404f82:	0b1a      	lsrs	r2, r3, #12
  404f84:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404f88:	00ff      	lsls	r7, r7, #3
  404f8a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404f8e:	e790      	b.n	404eb2 <_free_r+0xa2>
  404f90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404f94:	d806      	bhi.n	404fa4 <_free_r+0x194>
  404f96:	0bda      	lsrs	r2, r3, #15
  404f98:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404f9c:	00ff      	lsls	r7, r7, #3
  404f9e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404fa2:	e786      	b.n	404eb2 <_free_r+0xa2>
  404fa4:	f240 5054 	movw	r0, #1364	; 0x554
  404fa8:	4282      	cmp	r2, r0
  404faa:	d806      	bhi.n	404fba <_free_r+0x1aa>
  404fac:	0c9a      	lsrs	r2, r3, #18
  404fae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404fb2:	00ff      	lsls	r7, r7, #3
  404fb4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404fb8:	e77b      	b.n	404eb2 <_free_r+0xa2>
  404fba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404fbe:	257e      	movs	r5, #126	; 0x7e
  404fc0:	e777      	b.n	404eb2 <_free_r+0xa2>
  404fc2:	f043 0101 	orr.w	r1, r3, #1
  404fc6:	6061      	str	r1, [r4, #4]
  404fc8:	6013      	str	r3, [r2, #0]
  404fca:	e763      	b.n	404e94 <_free_r+0x84>
  404fcc:	204005b0 	.word	0x204005b0
  404fd0:	204005b8 	.word	0x204005b8
  404fd4:	204009bc 	.word	0x204009bc
  404fd8:	20400b18 	.word	0x20400b18

00404fdc <__sfvwrite_r>:
  404fdc:	6893      	ldr	r3, [r2, #8]
  404fde:	2b00      	cmp	r3, #0
  404fe0:	d073      	beq.n	4050ca <__sfvwrite_r+0xee>
  404fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fe6:	898b      	ldrh	r3, [r1, #12]
  404fe8:	b083      	sub	sp, #12
  404fea:	460c      	mov	r4, r1
  404fec:	0719      	lsls	r1, r3, #28
  404fee:	9000      	str	r0, [sp, #0]
  404ff0:	4616      	mov	r6, r2
  404ff2:	d526      	bpl.n	405042 <__sfvwrite_r+0x66>
  404ff4:	6922      	ldr	r2, [r4, #16]
  404ff6:	b322      	cbz	r2, 405042 <__sfvwrite_r+0x66>
  404ff8:	f013 0002 	ands.w	r0, r3, #2
  404ffc:	6835      	ldr	r5, [r6, #0]
  404ffe:	d02c      	beq.n	40505a <__sfvwrite_r+0x7e>
  405000:	f04f 0900 	mov.w	r9, #0
  405004:	4fb0      	ldr	r7, [pc, #704]	; (4052c8 <__sfvwrite_r+0x2ec>)
  405006:	46c8      	mov	r8, r9
  405008:	46b2      	mov	sl, r6
  40500a:	45b8      	cmp	r8, r7
  40500c:	4643      	mov	r3, r8
  40500e:	464a      	mov	r2, r9
  405010:	bf28      	it	cs
  405012:	463b      	movcs	r3, r7
  405014:	9800      	ldr	r0, [sp, #0]
  405016:	f1b8 0f00 	cmp.w	r8, #0
  40501a:	d050      	beq.n	4050be <__sfvwrite_r+0xe2>
  40501c:	69e1      	ldr	r1, [r4, #28]
  40501e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405020:	47b0      	blx	r6
  405022:	2800      	cmp	r0, #0
  405024:	dd58      	ble.n	4050d8 <__sfvwrite_r+0xfc>
  405026:	f8da 3008 	ldr.w	r3, [sl, #8]
  40502a:	1a1b      	subs	r3, r3, r0
  40502c:	4481      	add	r9, r0
  40502e:	eba8 0800 	sub.w	r8, r8, r0
  405032:	f8ca 3008 	str.w	r3, [sl, #8]
  405036:	2b00      	cmp	r3, #0
  405038:	d1e7      	bne.n	40500a <__sfvwrite_r+0x2e>
  40503a:	2000      	movs	r0, #0
  40503c:	b003      	add	sp, #12
  40503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405042:	4621      	mov	r1, r4
  405044:	9800      	ldr	r0, [sp, #0]
  405046:	f7fe fd17 	bl	403a78 <__swsetup_r>
  40504a:	2800      	cmp	r0, #0
  40504c:	f040 8133 	bne.w	4052b6 <__sfvwrite_r+0x2da>
  405050:	89a3      	ldrh	r3, [r4, #12]
  405052:	6835      	ldr	r5, [r6, #0]
  405054:	f013 0002 	ands.w	r0, r3, #2
  405058:	d1d2      	bne.n	405000 <__sfvwrite_r+0x24>
  40505a:	f013 0901 	ands.w	r9, r3, #1
  40505e:	d145      	bne.n	4050ec <__sfvwrite_r+0x110>
  405060:	464f      	mov	r7, r9
  405062:	9601      	str	r6, [sp, #4]
  405064:	b337      	cbz	r7, 4050b4 <__sfvwrite_r+0xd8>
  405066:	059a      	lsls	r2, r3, #22
  405068:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40506c:	f140 8083 	bpl.w	405176 <__sfvwrite_r+0x19a>
  405070:	4547      	cmp	r7, r8
  405072:	46c3      	mov	fp, r8
  405074:	f0c0 80ab 	bcc.w	4051ce <__sfvwrite_r+0x1f2>
  405078:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40507c:	f040 80ac 	bne.w	4051d8 <__sfvwrite_r+0x1fc>
  405080:	6820      	ldr	r0, [r4, #0]
  405082:	46ba      	mov	sl, r7
  405084:	465a      	mov	r2, fp
  405086:	4649      	mov	r1, r9
  405088:	f000 fd0a 	bl	405aa0 <memmove>
  40508c:	68a2      	ldr	r2, [r4, #8]
  40508e:	6823      	ldr	r3, [r4, #0]
  405090:	eba2 0208 	sub.w	r2, r2, r8
  405094:	445b      	add	r3, fp
  405096:	60a2      	str	r2, [r4, #8]
  405098:	6023      	str	r3, [r4, #0]
  40509a:	9a01      	ldr	r2, [sp, #4]
  40509c:	6893      	ldr	r3, [r2, #8]
  40509e:	eba3 030a 	sub.w	r3, r3, sl
  4050a2:	44d1      	add	r9, sl
  4050a4:	eba7 070a 	sub.w	r7, r7, sl
  4050a8:	6093      	str	r3, [r2, #8]
  4050aa:	2b00      	cmp	r3, #0
  4050ac:	d0c5      	beq.n	40503a <__sfvwrite_r+0x5e>
  4050ae:	89a3      	ldrh	r3, [r4, #12]
  4050b0:	2f00      	cmp	r7, #0
  4050b2:	d1d8      	bne.n	405066 <__sfvwrite_r+0x8a>
  4050b4:	f8d5 9000 	ldr.w	r9, [r5]
  4050b8:	686f      	ldr	r7, [r5, #4]
  4050ba:	3508      	adds	r5, #8
  4050bc:	e7d2      	b.n	405064 <__sfvwrite_r+0x88>
  4050be:	f8d5 9000 	ldr.w	r9, [r5]
  4050c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4050c6:	3508      	adds	r5, #8
  4050c8:	e79f      	b.n	40500a <__sfvwrite_r+0x2e>
  4050ca:	2000      	movs	r0, #0
  4050cc:	4770      	bx	lr
  4050ce:	4621      	mov	r1, r4
  4050d0:	9800      	ldr	r0, [sp, #0]
  4050d2:	f7ff fda3 	bl	404c1c <_fflush_r>
  4050d6:	b370      	cbz	r0, 405136 <__sfvwrite_r+0x15a>
  4050d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050e0:	f04f 30ff 	mov.w	r0, #4294967295
  4050e4:	81a3      	strh	r3, [r4, #12]
  4050e6:	b003      	add	sp, #12
  4050e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050ec:	4681      	mov	r9, r0
  4050ee:	4633      	mov	r3, r6
  4050f0:	464e      	mov	r6, r9
  4050f2:	46a8      	mov	r8, r5
  4050f4:	469a      	mov	sl, r3
  4050f6:	464d      	mov	r5, r9
  4050f8:	b34e      	cbz	r6, 40514e <__sfvwrite_r+0x172>
  4050fa:	b380      	cbz	r0, 40515e <__sfvwrite_r+0x182>
  4050fc:	6820      	ldr	r0, [r4, #0]
  4050fe:	6923      	ldr	r3, [r4, #16]
  405100:	6962      	ldr	r2, [r4, #20]
  405102:	45b1      	cmp	r9, r6
  405104:	46cb      	mov	fp, r9
  405106:	bf28      	it	cs
  405108:	46b3      	movcs	fp, r6
  40510a:	4298      	cmp	r0, r3
  40510c:	465f      	mov	r7, fp
  40510e:	d904      	bls.n	40511a <__sfvwrite_r+0x13e>
  405110:	68a3      	ldr	r3, [r4, #8]
  405112:	4413      	add	r3, r2
  405114:	459b      	cmp	fp, r3
  405116:	f300 80a6 	bgt.w	405266 <__sfvwrite_r+0x28a>
  40511a:	4593      	cmp	fp, r2
  40511c:	db4b      	blt.n	4051b6 <__sfvwrite_r+0x1da>
  40511e:	4613      	mov	r3, r2
  405120:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405122:	69e1      	ldr	r1, [r4, #28]
  405124:	9800      	ldr	r0, [sp, #0]
  405126:	462a      	mov	r2, r5
  405128:	47b8      	blx	r7
  40512a:	1e07      	subs	r7, r0, #0
  40512c:	ddd4      	ble.n	4050d8 <__sfvwrite_r+0xfc>
  40512e:	ebb9 0907 	subs.w	r9, r9, r7
  405132:	d0cc      	beq.n	4050ce <__sfvwrite_r+0xf2>
  405134:	2001      	movs	r0, #1
  405136:	f8da 3008 	ldr.w	r3, [sl, #8]
  40513a:	1bdb      	subs	r3, r3, r7
  40513c:	443d      	add	r5, r7
  40513e:	1bf6      	subs	r6, r6, r7
  405140:	f8ca 3008 	str.w	r3, [sl, #8]
  405144:	2b00      	cmp	r3, #0
  405146:	f43f af78 	beq.w	40503a <__sfvwrite_r+0x5e>
  40514a:	2e00      	cmp	r6, #0
  40514c:	d1d5      	bne.n	4050fa <__sfvwrite_r+0x11e>
  40514e:	f108 0308 	add.w	r3, r8, #8
  405152:	e913 0060 	ldmdb	r3, {r5, r6}
  405156:	4698      	mov	r8, r3
  405158:	3308      	adds	r3, #8
  40515a:	2e00      	cmp	r6, #0
  40515c:	d0f9      	beq.n	405152 <__sfvwrite_r+0x176>
  40515e:	4632      	mov	r2, r6
  405160:	210a      	movs	r1, #10
  405162:	4628      	mov	r0, r5
  405164:	f000 fc4c 	bl	405a00 <memchr>
  405168:	2800      	cmp	r0, #0
  40516a:	f000 80a1 	beq.w	4052b0 <__sfvwrite_r+0x2d4>
  40516e:	3001      	adds	r0, #1
  405170:	eba0 0905 	sub.w	r9, r0, r5
  405174:	e7c2      	b.n	4050fc <__sfvwrite_r+0x120>
  405176:	6820      	ldr	r0, [r4, #0]
  405178:	6923      	ldr	r3, [r4, #16]
  40517a:	4298      	cmp	r0, r3
  40517c:	d802      	bhi.n	405184 <__sfvwrite_r+0x1a8>
  40517e:	6963      	ldr	r3, [r4, #20]
  405180:	429f      	cmp	r7, r3
  405182:	d25d      	bcs.n	405240 <__sfvwrite_r+0x264>
  405184:	45b8      	cmp	r8, r7
  405186:	bf28      	it	cs
  405188:	46b8      	movcs	r8, r7
  40518a:	4642      	mov	r2, r8
  40518c:	4649      	mov	r1, r9
  40518e:	f000 fc87 	bl	405aa0 <memmove>
  405192:	68a3      	ldr	r3, [r4, #8]
  405194:	6822      	ldr	r2, [r4, #0]
  405196:	eba3 0308 	sub.w	r3, r3, r8
  40519a:	4442      	add	r2, r8
  40519c:	60a3      	str	r3, [r4, #8]
  40519e:	6022      	str	r2, [r4, #0]
  4051a0:	b10b      	cbz	r3, 4051a6 <__sfvwrite_r+0x1ca>
  4051a2:	46c2      	mov	sl, r8
  4051a4:	e779      	b.n	40509a <__sfvwrite_r+0xbe>
  4051a6:	4621      	mov	r1, r4
  4051a8:	9800      	ldr	r0, [sp, #0]
  4051aa:	f7ff fd37 	bl	404c1c <_fflush_r>
  4051ae:	2800      	cmp	r0, #0
  4051b0:	d192      	bne.n	4050d8 <__sfvwrite_r+0xfc>
  4051b2:	46c2      	mov	sl, r8
  4051b4:	e771      	b.n	40509a <__sfvwrite_r+0xbe>
  4051b6:	465a      	mov	r2, fp
  4051b8:	4629      	mov	r1, r5
  4051ba:	f000 fc71 	bl	405aa0 <memmove>
  4051be:	68a2      	ldr	r2, [r4, #8]
  4051c0:	6823      	ldr	r3, [r4, #0]
  4051c2:	eba2 020b 	sub.w	r2, r2, fp
  4051c6:	445b      	add	r3, fp
  4051c8:	60a2      	str	r2, [r4, #8]
  4051ca:	6023      	str	r3, [r4, #0]
  4051cc:	e7af      	b.n	40512e <__sfvwrite_r+0x152>
  4051ce:	6820      	ldr	r0, [r4, #0]
  4051d0:	46b8      	mov	r8, r7
  4051d2:	46ba      	mov	sl, r7
  4051d4:	46bb      	mov	fp, r7
  4051d6:	e755      	b.n	405084 <__sfvwrite_r+0xa8>
  4051d8:	6962      	ldr	r2, [r4, #20]
  4051da:	6820      	ldr	r0, [r4, #0]
  4051dc:	6921      	ldr	r1, [r4, #16]
  4051de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4051e2:	eba0 0a01 	sub.w	sl, r0, r1
  4051e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4051ea:	f10a 0001 	add.w	r0, sl, #1
  4051ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  4051f2:	4438      	add	r0, r7
  4051f4:	4540      	cmp	r0, r8
  4051f6:	4642      	mov	r2, r8
  4051f8:	bf84      	itt	hi
  4051fa:	4680      	movhi	r8, r0
  4051fc:	4642      	movhi	r2, r8
  4051fe:	055b      	lsls	r3, r3, #21
  405200:	d544      	bpl.n	40528c <__sfvwrite_r+0x2b0>
  405202:	4611      	mov	r1, r2
  405204:	9800      	ldr	r0, [sp, #0]
  405206:	f000 f92f 	bl	405468 <_malloc_r>
  40520a:	4683      	mov	fp, r0
  40520c:	2800      	cmp	r0, #0
  40520e:	d055      	beq.n	4052bc <__sfvwrite_r+0x2e0>
  405210:	4652      	mov	r2, sl
  405212:	6921      	ldr	r1, [r4, #16]
  405214:	f7fc fea8 	bl	401f68 <memcpy>
  405218:	89a3      	ldrh	r3, [r4, #12]
  40521a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40521e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405222:	81a3      	strh	r3, [r4, #12]
  405224:	eb0b 000a 	add.w	r0, fp, sl
  405228:	eba8 030a 	sub.w	r3, r8, sl
  40522c:	f8c4 b010 	str.w	fp, [r4, #16]
  405230:	f8c4 8014 	str.w	r8, [r4, #20]
  405234:	6020      	str	r0, [r4, #0]
  405236:	60a3      	str	r3, [r4, #8]
  405238:	46b8      	mov	r8, r7
  40523a:	46ba      	mov	sl, r7
  40523c:	46bb      	mov	fp, r7
  40523e:	e721      	b.n	405084 <__sfvwrite_r+0xa8>
  405240:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405244:	42b9      	cmp	r1, r7
  405246:	bf28      	it	cs
  405248:	4639      	movcs	r1, r7
  40524a:	464a      	mov	r2, r9
  40524c:	fb91 f1f3 	sdiv	r1, r1, r3
  405250:	9800      	ldr	r0, [sp, #0]
  405252:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405254:	fb03 f301 	mul.w	r3, r3, r1
  405258:	69e1      	ldr	r1, [r4, #28]
  40525a:	47b0      	blx	r6
  40525c:	f1b0 0a00 	subs.w	sl, r0, #0
  405260:	f73f af1b 	bgt.w	40509a <__sfvwrite_r+0xbe>
  405264:	e738      	b.n	4050d8 <__sfvwrite_r+0xfc>
  405266:	461a      	mov	r2, r3
  405268:	4629      	mov	r1, r5
  40526a:	9301      	str	r3, [sp, #4]
  40526c:	f000 fc18 	bl	405aa0 <memmove>
  405270:	6822      	ldr	r2, [r4, #0]
  405272:	9b01      	ldr	r3, [sp, #4]
  405274:	9800      	ldr	r0, [sp, #0]
  405276:	441a      	add	r2, r3
  405278:	6022      	str	r2, [r4, #0]
  40527a:	4621      	mov	r1, r4
  40527c:	f7ff fcce 	bl	404c1c <_fflush_r>
  405280:	9b01      	ldr	r3, [sp, #4]
  405282:	2800      	cmp	r0, #0
  405284:	f47f af28 	bne.w	4050d8 <__sfvwrite_r+0xfc>
  405288:	461f      	mov	r7, r3
  40528a:	e750      	b.n	40512e <__sfvwrite_r+0x152>
  40528c:	9800      	ldr	r0, [sp, #0]
  40528e:	f000 ff71 	bl	406174 <_realloc_r>
  405292:	4683      	mov	fp, r0
  405294:	2800      	cmp	r0, #0
  405296:	d1c5      	bne.n	405224 <__sfvwrite_r+0x248>
  405298:	9d00      	ldr	r5, [sp, #0]
  40529a:	6921      	ldr	r1, [r4, #16]
  40529c:	4628      	mov	r0, r5
  40529e:	f7ff fdb7 	bl	404e10 <_free_r>
  4052a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4052a6:	220c      	movs	r2, #12
  4052a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4052ac:	602a      	str	r2, [r5, #0]
  4052ae:	e715      	b.n	4050dc <__sfvwrite_r+0x100>
  4052b0:	f106 0901 	add.w	r9, r6, #1
  4052b4:	e722      	b.n	4050fc <__sfvwrite_r+0x120>
  4052b6:	f04f 30ff 	mov.w	r0, #4294967295
  4052ba:	e6bf      	b.n	40503c <__sfvwrite_r+0x60>
  4052bc:	9a00      	ldr	r2, [sp, #0]
  4052be:	230c      	movs	r3, #12
  4052c0:	6013      	str	r3, [r2, #0]
  4052c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4052c6:	e709      	b.n	4050dc <__sfvwrite_r+0x100>
  4052c8:	7ffffc00 	.word	0x7ffffc00

004052cc <_fwalk_reent>:
  4052cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4052d4:	d01f      	beq.n	405316 <_fwalk_reent+0x4a>
  4052d6:	4688      	mov	r8, r1
  4052d8:	4606      	mov	r6, r0
  4052da:	f04f 0900 	mov.w	r9, #0
  4052de:	687d      	ldr	r5, [r7, #4]
  4052e0:	68bc      	ldr	r4, [r7, #8]
  4052e2:	3d01      	subs	r5, #1
  4052e4:	d411      	bmi.n	40530a <_fwalk_reent+0x3e>
  4052e6:	89a3      	ldrh	r3, [r4, #12]
  4052e8:	2b01      	cmp	r3, #1
  4052ea:	f105 35ff 	add.w	r5, r5, #4294967295
  4052ee:	d908      	bls.n	405302 <_fwalk_reent+0x36>
  4052f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4052f4:	3301      	adds	r3, #1
  4052f6:	4621      	mov	r1, r4
  4052f8:	4630      	mov	r0, r6
  4052fa:	d002      	beq.n	405302 <_fwalk_reent+0x36>
  4052fc:	47c0      	blx	r8
  4052fe:	ea49 0900 	orr.w	r9, r9, r0
  405302:	1c6b      	adds	r3, r5, #1
  405304:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405308:	d1ed      	bne.n	4052e6 <_fwalk_reent+0x1a>
  40530a:	683f      	ldr	r7, [r7, #0]
  40530c:	2f00      	cmp	r7, #0
  40530e:	d1e6      	bne.n	4052de <_fwalk_reent+0x12>
  405310:	4648      	mov	r0, r9
  405312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405316:	46b9      	mov	r9, r7
  405318:	4648      	mov	r0, r9
  40531a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40531e:	bf00      	nop

00405320 <__locale_mb_cur_max>:
  405320:	4b04      	ldr	r3, [pc, #16]	; (405334 <__locale_mb_cur_max+0x14>)
  405322:	4a05      	ldr	r2, [pc, #20]	; (405338 <__locale_mb_cur_max+0x18>)
  405324:	681b      	ldr	r3, [r3, #0]
  405326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405328:	2b00      	cmp	r3, #0
  40532a:	bf08      	it	eq
  40532c:	4613      	moveq	r3, r2
  40532e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405332:	4770      	bx	lr
  405334:	20400010 	.word	0x20400010
  405338:	20400444 	.word	0x20400444

0040533c <_localeconv_r>:
  40533c:	4a04      	ldr	r2, [pc, #16]	; (405350 <_localeconv_r+0x14>)
  40533e:	4b05      	ldr	r3, [pc, #20]	; (405354 <_localeconv_r+0x18>)
  405340:	6812      	ldr	r2, [r2, #0]
  405342:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405344:	2800      	cmp	r0, #0
  405346:	bf08      	it	eq
  405348:	4618      	moveq	r0, r3
  40534a:	30f0      	adds	r0, #240	; 0xf0
  40534c:	4770      	bx	lr
  40534e:	bf00      	nop
  405350:	20400010 	.word	0x20400010
  405354:	20400444 	.word	0x20400444

00405358 <__retarget_lock_init_recursive>:
  405358:	4770      	bx	lr
  40535a:	bf00      	nop

0040535c <__retarget_lock_close_recursive>:
  40535c:	4770      	bx	lr
  40535e:	bf00      	nop

00405360 <__retarget_lock_acquire_recursive>:
  405360:	4770      	bx	lr
  405362:	bf00      	nop

00405364 <__retarget_lock_release_recursive>:
  405364:	4770      	bx	lr
  405366:	bf00      	nop

00405368 <__swhatbuf_r>:
  405368:	b570      	push	{r4, r5, r6, lr}
  40536a:	460c      	mov	r4, r1
  40536c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405370:	2900      	cmp	r1, #0
  405372:	b090      	sub	sp, #64	; 0x40
  405374:	4615      	mov	r5, r2
  405376:	461e      	mov	r6, r3
  405378:	db14      	blt.n	4053a4 <__swhatbuf_r+0x3c>
  40537a:	aa01      	add	r2, sp, #4
  40537c:	f001 fb46 	bl	406a0c <_fstat_r>
  405380:	2800      	cmp	r0, #0
  405382:	db0f      	blt.n	4053a4 <__swhatbuf_r+0x3c>
  405384:	9a02      	ldr	r2, [sp, #8]
  405386:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40538a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40538e:	fab2 f282 	clz	r2, r2
  405392:	0952      	lsrs	r2, r2, #5
  405394:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405398:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40539c:	6032      	str	r2, [r6, #0]
  40539e:	602b      	str	r3, [r5, #0]
  4053a0:	b010      	add	sp, #64	; 0x40
  4053a2:	bd70      	pop	{r4, r5, r6, pc}
  4053a4:	89a2      	ldrh	r2, [r4, #12]
  4053a6:	2300      	movs	r3, #0
  4053a8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4053ac:	6033      	str	r3, [r6, #0]
  4053ae:	d004      	beq.n	4053ba <__swhatbuf_r+0x52>
  4053b0:	2240      	movs	r2, #64	; 0x40
  4053b2:	4618      	mov	r0, r3
  4053b4:	602a      	str	r2, [r5, #0]
  4053b6:	b010      	add	sp, #64	; 0x40
  4053b8:	bd70      	pop	{r4, r5, r6, pc}
  4053ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4053be:	602b      	str	r3, [r5, #0]
  4053c0:	b010      	add	sp, #64	; 0x40
  4053c2:	bd70      	pop	{r4, r5, r6, pc}

004053c4 <__smakebuf_r>:
  4053c4:	898a      	ldrh	r2, [r1, #12]
  4053c6:	0792      	lsls	r2, r2, #30
  4053c8:	460b      	mov	r3, r1
  4053ca:	d506      	bpl.n	4053da <__smakebuf_r+0x16>
  4053cc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4053d0:	2101      	movs	r1, #1
  4053d2:	601a      	str	r2, [r3, #0]
  4053d4:	611a      	str	r2, [r3, #16]
  4053d6:	6159      	str	r1, [r3, #20]
  4053d8:	4770      	bx	lr
  4053da:	b5f0      	push	{r4, r5, r6, r7, lr}
  4053dc:	b083      	sub	sp, #12
  4053de:	ab01      	add	r3, sp, #4
  4053e0:	466a      	mov	r2, sp
  4053e2:	460c      	mov	r4, r1
  4053e4:	4606      	mov	r6, r0
  4053e6:	f7ff ffbf 	bl	405368 <__swhatbuf_r>
  4053ea:	9900      	ldr	r1, [sp, #0]
  4053ec:	4605      	mov	r5, r0
  4053ee:	4630      	mov	r0, r6
  4053f0:	f000 f83a 	bl	405468 <_malloc_r>
  4053f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053f8:	b1d8      	cbz	r0, 405432 <__smakebuf_r+0x6e>
  4053fa:	9a01      	ldr	r2, [sp, #4]
  4053fc:	4f15      	ldr	r7, [pc, #84]	; (405454 <__smakebuf_r+0x90>)
  4053fe:	9900      	ldr	r1, [sp, #0]
  405400:	63f7      	str	r7, [r6, #60]	; 0x3c
  405402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405406:	81a3      	strh	r3, [r4, #12]
  405408:	6020      	str	r0, [r4, #0]
  40540a:	6120      	str	r0, [r4, #16]
  40540c:	6161      	str	r1, [r4, #20]
  40540e:	b91a      	cbnz	r2, 405418 <__smakebuf_r+0x54>
  405410:	432b      	orrs	r3, r5
  405412:	81a3      	strh	r3, [r4, #12]
  405414:	b003      	add	sp, #12
  405416:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405418:	4630      	mov	r0, r6
  40541a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40541e:	f001 fb09 	bl	406a34 <_isatty_r>
  405422:	b1a0      	cbz	r0, 40544e <__smakebuf_r+0x8a>
  405424:	89a3      	ldrh	r3, [r4, #12]
  405426:	f023 0303 	bic.w	r3, r3, #3
  40542a:	f043 0301 	orr.w	r3, r3, #1
  40542e:	b21b      	sxth	r3, r3
  405430:	e7ee      	b.n	405410 <__smakebuf_r+0x4c>
  405432:	059a      	lsls	r2, r3, #22
  405434:	d4ee      	bmi.n	405414 <__smakebuf_r+0x50>
  405436:	f023 0303 	bic.w	r3, r3, #3
  40543a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40543e:	f043 0302 	orr.w	r3, r3, #2
  405442:	2101      	movs	r1, #1
  405444:	81a3      	strh	r3, [r4, #12]
  405446:	6022      	str	r2, [r4, #0]
  405448:	6122      	str	r2, [r4, #16]
  40544a:	6161      	str	r1, [r4, #20]
  40544c:	e7e2      	b.n	405414 <__smakebuf_r+0x50>
  40544e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405452:	e7dd      	b.n	405410 <__smakebuf_r+0x4c>
  405454:	00404c71 	.word	0x00404c71

00405458 <malloc>:
  405458:	4b02      	ldr	r3, [pc, #8]	; (405464 <malloc+0xc>)
  40545a:	4601      	mov	r1, r0
  40545c:	6818      	ldr	r0, [r3, #0]
  40545e:	f000 b803 	b.w	405468 <_malloc_r>
  405462:	bf00      	nop
  405464:	20400010 	.word	0x20400010

00405468 <_malloc_r>:
  405468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40546c:	f101 060b 	add.w	r6, r1, #11
  405470:	2e16      	cmp	r6, #22
  405472:	b083      	sub	sp, #12
  405474:	4605      	mov	r5, r0
  405476:	f240 809e 	bls.w	4055b6 <_malloc_r+0x14e>
  40547a:	f036 0607 	bics.w	r6, r6, #7
  40547e:	f100 80bd 	bmi.w	4055fc <_malloc_r+0x194>
  405482:	42b1      	cmp	r1, r6
  405484:	f200 80ba 	bhi.w	4055fc <_malloc_r+0x194>
  405488:	f000 fb6e 	bl	405b68 <__malloc_lock>
  40548c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405490:	f0c0 8293 	bcc.w	4059ba <_malloc_r+0x552>
  405494:	0a73      	lsrs	r3, r6, #9
  405496:	f000 80b8 	beq.w	40560a <_malloc_r+0x1a2>
  40549a:	2b04      	cmp	r3, #4
  40549c:	f200 8179 	bhi.w	405792 <_malloc_r+0x32a>
  4054a0:	09b3      	lsrs	r3, r6, #6
  4054a2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4054a6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4054aa:	00c3      	lsls	r3, r0, #3
  4054ac:	4fbf      	ldr	r7, [pc, #764]	; (4057ac <_malloc_r+0x344>)
  4054ae:	443b      	add	r3, r7
  4054b0:	f1a3 0108 	sub.w	r1, r3, #8
  4054b4:	685c      	ldr	r4, [r3, #4]
  4054b6:	42a1      	cmp	r1, r4
  4054b8:	d106      	bne.n	4054c8 <_malloc_r+0x60>
  4054ba:	e00c      	b.n	4054d6 <_malloc_r+0x6e>
  4054bc:	2a00      	cmp	r2, #0
  4054be:	f280 80aa 	bge.w	405616 <_malloc_r+0x1ae>
  4054c2:	68e4      	ldr	r4, [r4, #12]
  4054c4:	42a1      	cmp	r1, r4
  4054c6:	d006      	beq.n	4054d6 <_malloc_r+0x6e>
  4054c8:	6863      	ldr	r3, [r4, #4]
  4054ca:	f023 0303 	bic.w	r3, r3, #3
  4054ce:	1b9a      	subs	r2, r3, r6
  4054d0:	2a0f      	cmp	r2, #15
  4054d2:	ddf3      	ble.n	4054bc <_malloc_r+0x54>
  4054d4:	4670      	mov	r0, lr
  4054d6:	693c      	ldr	r4, [r7, #16]
  4054d8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4057c0 <_malloc_r+0x358>
  4054dc:	4574      	cmp	r4, lr
  4054de:	f000 81ab 	beq.w	405838 <_malloc_r+0x3d0>
  4054e2:	6863      	ldr	r3, [r4, #4]
  4054e4:	f023 0303 	bic.w	r3, r3, #3
  4054e8:	1b9a      	subs	r2, r3, r6
  4054ea:	2a0f      	cmp	r2, #15
  4054ec:	f300 8190 	bgt.w	405810 <_malloc_r+0x3a8>
  4054f0:	2a00      	cmp	r2, #0
  4054f2:	f8c7 e014 	str.w	lr, [r7, #20]
  4054f6:	f8c7 e010 	str.w	lr, [r7, #16]
  4054fa:	f280 809d 	bge.w	405638 <_malloc_r+0x1d0>
  4054fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405502:	f080 8161 	bcs.w	4057c8 <_malloc_r+0x360>
  405506:	08db      	lsrs	r3, r3, #3
  405508:	f103 0c01 	add.w	ip, r3, #1
  40550c:	1099      	asrs	r1, r3, #2
  40550e:	687a      	ldr	r2, [r7, #4]
  405510:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405514:	f8c4 8008 	str.w	r8, [r4, #8]
  405518:	2301      	movs	r3, #1
  40551a:	408b      	lsls	r3, r1
  40551c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405520:	4313      	orrs	r3, r2
  405522:	3908      	subs	r1, #8
  405524:	60e1      	str	r1, [r4, #12]
  405526:	607b      	str	r3, [r7, #4]
  405528:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40552c:	f8c8 400c 	str.w	r4, [r8, #12]
  405530:	1082      	asrs	r2, r0, #2
  405532:	2401      	movs	r4, #1
  405534:	4094      	lsls	r4, r2
  405536:	429c      	cmp	r4, r3
  405538:	f200 808b 	bhi.w	405652 <_malloc_r+0x1ea>
  40553c:	421c      	tst	r4, r3
  40553e:	d106      	bne.n	40554e <_malloc_r+0xe6>
  405540:	f020 0003 	bic.w	r0, r0, #3
  405544:	0064      	lsls	r4, r4, #1
  405546:	421c      	tst	r4, r3
  405548:	f100 0004 	add.w	r0, r0, #4
  40554c:	d0fa      	beq.n	405544 <_malloc_r+0xdc>
  40554e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405552:	46cc      	mov	ip, r9
  405554:	4680      	mov	r8, r0
  405556:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40555a:	459c      	cmp	ip, r3
  40555c:	d107      	bne.n	40556e <_malloc_r+0x106>
  40555e:	e16d      	b.n	40583c <_malloc_r+0x3d4>
  405560:	2a00      	cmp	r2, #0
  405562:	f280 817b 	bge.w	40585c <_malloc_r+0x3f4>
  405566:	68db      	ldr	r3, [r3, #12]
  405568:	459c      	cmp	ip, r3
  40556a:	f000 8167 	beq.w	40583c <_malloc_r+0x3d4>
  40556e:	6859      	ldr	r1, [r3, #4]
  405570:	f021 0103 	bic.w	r1, r1, #3
  405574:	1b8a      	subs	r2, r1, r6
  405576:	2a0f      	cmp	r2, #15
  405578:	ddf2      	ble.n	405560 <_malloc_r+0xf8>
  40557a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40557e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405582:	9300      	str	r3, [sp, #0]
  405584:	199c      	adds	r4, r3, r6
  405586:	4628      	mov	r0, r5
  405588:	f046 0601 	orr.w	r6, r6, #1
  40558c:	f042 0501 	orr.w	r5, r2, #1
  405590:	605e      	str	r6, [r3, #4]
  405592:	f8c8 c00c 	str.w	ip, [r8, #12]
  405596:	f8cc 8008 	str.w	r8, [ip, #8]
  40559a:	617c      	str	r4, [r7, #20]
  40559c:	613c      	str	r4, [r7, #16]
  40559e:	f8c4 e00c 	str.w	lr, [r4, #12]
  4055a2:	f8c4 e008 	str.w	lr, [r4, #8]
  4055a6:	6065      	str	r5, [r4, #4]
  4055a8:	505a      	str	r2, [r3, r1]
  4055aa:	f000 fae3 	bl	405b74 <__malloc_unlock>
  4055ae:	9b00      	ldr	r3, [sp, #0]
  4055b0:	f103 0408 	add.w	r4, r3, #8
  4055b4:	e01e      	b.n	4055f4 <_malloc_r+0x18c>
  4055b6:	2910      	cmp	r1, #16
  4055b8:	d820      	bhi.n	4055fc <_malloc_r+0x194>
  4055ba:	f000 fad5 	bl	405b68 <__malloc_lock>
  4055be:	2610      	movs	r6, #16
  4055c0:	2318      	movs	r3, #24
  4055c2:	2002      	movs	r0, #2
  4055c4:	4f79      	ldr	r7, [pc, #484]	; (4057ac <_malloc_r+0x344>)
  4055c6:	443b      	add	r3, r7
  4055c8:	f1a3 0208 	sub.w	r2, r3, #8
  4055cc:	685c      	ldr	r4, [r3, #4]
  4055ce:	4294      	cmp	r4, r2
  4055d0:	f000 813d 	beq.w	40584e <_malloc_r+0x3e6>
  4055d4:	6863      	ldr	r3, [r4, #4]
  4055d6:	68e1      	ldr	r1, [r4, #12]
  4055d8:	68a6      	ldr	r6, [r4, #8]
  4055da:	f023 0303 	bic.w	r3, r3, #3
  4055de:	4423      	add	r3, r4
  4055e0:	4628      	mov	r0, r5
  4055e2:	685a      	ldr	r2, [r3, #4]
  4055e4:	60f1      	str	r1, [r6, #12]
  4055e6:	f042 0201 	orr.w	r2, r2, #1
  4055ea:	608e      	str	r6, [r1, #8]
  4055ec:	605a      	str	r2, [r3, #4]
  4055ee:	f000 fac1 	bl	405b74 <__malloc_unlock>
  4055f2:	3408      	adds	r4, #8
  4055f4:	4620      	mov	r0, r4
  4055f6:	b003      	add	sp, #12
  4055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055fc:	2400      	movs	r4, #0
  4055fe:	230c      	movs	r3, #12
  405600:	4620      	mov	r0, r4
  405602:	602b      	str	r3, [r5, #0]
  405604:	b003      	add	sp, #12
  405606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40560a:	2040      	movs	r0, #64	; 0x40
  40560c:	f44f 7300 	mov.w	r3, #512	; 0x200
  405610:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405614:	e74a      	b.n	4054ac <_malloc_r+0x44>
  405616:	4423      	add	r3, r4
  405618:	68e1      	ldr	r1, [r4, #12]
  40561a:	685a      	ldr	r2, [r3, #4]
  40561c:	68a6      	ldr	r6, [r4, #8]
  40561e:	f042 0201 	orr.w	r2, r2, #1
  405622:	60f1      	str	r1, [r6, #12]
  405624:	4628      	mov	r0, r5
  405626:	608e      	str	r6, [r1, #8]
  405628:	605a      	str	r2, [r3, #4]
  40562a:	f000 faa3 	bl	405b74 <__malloc_unlock>
  40562e:	3408      	adds	r4, #8
  405630:	4620      	mov	r0, r4
  405632:	b003      	add	sp, #12
  405634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405638:	4423      	add	r3, r4
  40563a:	4628      	mov	r0, r5
  40563c:	685a      	ldr	r2, [r3, #4]
  40563e:	f042 0201 	orr.w	r2, r2, #1
  405642:	605a      	str	r2, [r3, #4]
  405644:	f000 fa96 	bl	405b74 <__malloc_unlock>
  405648:	3408      	adds	r4, #8
  40564a:	4620      	mov	r0, r4
  40564c:	b003      	add	sp, #12
  40564e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405652:	68bc      	ldr	r4, [r7, #8]
  405654:	6863      	ldr	r3, [r4, #4]
  405656:	f023 0803 	bic.w	r8, r3, #3
  40565a:	45b0      	cmp	r8, r6
  40565c:	d304      	bcc.n	405668 <_malloc_r+0x200>
  40565e:	eba8 0306 	sub.w	r3, r8, r6
  405662:	2b0f      	cmp	r3, #15
  405664:	f300 8085 	bgt.w	405772 <_malloc_r+0x30a>
  405668:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4057c4 <_malloc_r+0x35c>
  40566c:	4b50      	ldr	r3, [pc, #320]	; (4057b0 <_malloc_r+0x348>)
  40566e:	f8d9 2000 	ldr.w	r2, [r9]
  405672:	681b      	ldr	r3, [r3, #0]
  405674:	3201      	adds	r2, #1
  405676:	4433      	add	r3, r6
  405678:	eb04 0a08 	add.w	sl, r4, r8
  40567c:	f000 8155 	beq.w	40592a <_malloc_r+0x4c2>
  405680:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405684:	330f      	adds	r3, #15
  405686:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40568a:	f02b 0b0f 	bic.w	fp, fp, #15
  40568e:	4659      	mov	r1, fp
  405690:	4628      	mov	r0, r5
  405692:	f000 ff15 	bl	4064c0 <_sbrk_r>
  405696:	1c41      	adds	r1, r0, #1
  405698:	4602      	mov	r2, r0
  40569a:	f000 80fc 	beq.w	405896 <_malloc_r+0x42e>
  40569e:	4582      	cmp	sl, r0
  4056a0:	f200 80f7 	bhi.w	405892 <_malloc_r+0x42a>
  4056a4:	4b43      	ldr	r3, [pc, #268]	; (4057b4 <_malloc_r+0x34c>)
  4056a6:	6819      	ldr	r1, [r3, #0]
  4056a8:	4459      	add	r1, fp
  4056aa:	6019      	str	r1, [r3, #0]
  4056ac:	f000 814d 	beq.w	40594a <_malloc_r+0x4e2>
  4056b0:	f8d9 0000 	ldr.w	r0, [r9]
  4056b4:	3001      	adds	r0, #1
  4056b6:	bf1b      	ittet	ne
  4056b8:	eba2 0a0a 	subne.w	sl, r2, sl
  4056bc:	4451      	addne	r1, sl
  4056be:	f8c9 2000 	streq.w	r2, [r9]
  4056c2:	6019      	strne	r1, [r3, #0]
  4056c4:	f012 0107 	ands.w	r1, r2, #7
  4056c8:	f000 8115 	beq.w	4058f6 <_malloc_r+0x48e>
  4056cc:	f1c1 0008 	rsb	r0, r1, #8
  4056d0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4056d4:	4402      	add	r2, r0
  4056d6:	3108      	adds	r1, #8
  4056d8:	eb02 090b 	add.w	r9, r2, fp
  4056dc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4056e0:	eba1 0909 	sub.w	r9, r1, r9
  4056e4:	4649      	mov	r1, r9
  4056e6:	4628      	mov	r0, r5
  4056e8:	9301      	str	r3, [sp, #4]
  4056ea:	9200      	str	r2, [sp, #0]
  4056ec:	f000 fee8 	bl	4064c0 <_sbrk_r>
  4056f0:	1c43      	adds	r3, r0, #1
  4056f2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4056f6:	f000 8143 	beq.w	405980 <_malloc_r+0x518>
  4056fa:	1a80      	subs	r0, r0, r2
  4056fc:	4448      	add	r0, r9
  4056fe:	f040 0001 	orr.w	r0, r0, #1
  405702:	6819      	ldr	r1, [r3, #0]
  405704:	60ba      	str	r2, [r7, #8]
  405706:	4449      	add	r1, r9
  405708:	42bc      	cmp	r4, r7
  40570a:	6050      	str	r0, [r2, #4]
  40570c:	6019      	str	r1, [r3, #0]
  40570e:	d017      	beq.n	405740 <_malloc_r+0x2d8>
  405710:	f1b8 0f0f 	cmp.w	r8, #15
  405714:	f240 80fb 	bls.w	40590e <_malloc_r+0x4a6>
  405718:	6860      	ldr	r0, [r4, #4]
  40571a:	f1a8 020c 	sub.w	r2, r8, #12
  40571e:	f022 0207 	bic.w	r2, r2, #7
  405722:	eb04 0e02 	add.w	lr, r4, r2
  405726:	f000 0001 	and.w	r0, r0, #1
  40572a:	f04f 0c05 	mov.w	ip, #5
  40572e:	4310      	orrs	r0, r2
  405730:	2a0f      	cmp	r2, #15
  405732:	6060      	str	r0, [r4, #4]
  405734:	f8ce c004 	str.w	ip, [lr, #4]
  405738:	f8ce c008 	str.w	ip, [lr, #8]
  40573c:	f200 8117 	bhi.w	40596e <_malloc_r+0x506>
  405740:	4b1d      	ldr	r3, [pc, #116]	; (4057b8 <_malloc_r+0x350>)
  405742:	68bc      	ldr	r4, [r7, #8]
  405744:	681a      	ldr	r2, [r3, #0]
  405746:	4291      	cmp	r1, r2
  405748:	bf88      	it	hi
  40574a:	6019      	strhi	r1, [r3, #0]
  40574c:	4b1b      	ldr	r3, [pc, #108]	; (4057bc <_malloc_r+0x354>)
  40574e:	681a      	ldr	r2, [r3, #0]
  405750:	4291      	cmp	r1, r2
  405752:	6862      	ldr	r2, [r4, #4]
  405754:	bf88      	it	hi
  405756:	6019      	strhi	r1, [r3, #0]
  405758:	f022 0203 	bic.w	r2, r2, #3
  40575c:	4296      	cmp	r6, r2
  40575e:	eba2 0306 	sub.w	r3, r2, r6
  405762:	d801      	bhi.n	405768 <_malloc_r+0x300>
  405764:	2b0f      	cmp	r3, #15
  405766:	dc04      	bgt.n	405772 <_malloc_r+0x30a>
  405768:	4628      	mov	r0, r5
  40576a:	f000 fa03 	bl	405b74 <__malloc_unlock>
  40576e:	2400      	movs	r4, #0
  405770:	e740      	b.n	4055f4 <_malloc_r+0x18c>
  405772:	19a2      	adds	r2, r4, r6
  405774:	f043 0301 	orr.w	r3, r3, #1
  405778:	f046 0601 	orr.w	r6, r6, #1
  40577c:	6066      	str	r6, [r4, #4]
  40577e:	4628      	mov	r0, r5
  405780:	60ba      	str	r2, [r7, #8]
  405782:	6053      	str	r3, [r2, #4]
  405784:	f000 f9f6 	bl	405b74 <__malloc_unlock>
  405788:	3408      	adds	r4, #8
  40578a:	4620      	mov	r0, r4
  40578c:	b003      	add	sp, #12
  40578e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405792:	2b14      	cmp	r3, #20
  405794:	d971      	bls.n	40587a <_malloc_r+0x412>
  405796:	2b54      	cmp	r3, #84	; 0x54
  405798:	f200 80a3 	bhi.w	4058e2 <_malloc_r+0x47a>
  40579c:	0b33      	lsrs	r3, r6, #12
  40579e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4057a2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4057a6:	00c3      	lsls	r3, r0, #3
  4057a8:	e680      	b.n	4054ac <_malloc_r+0x44>
  4057aa:	bf00      	nop
  4057ac:	204005b0 	.word	0x204005b0
  4057b0:	20400b18 	.word	0x20400b18
  4057b4:	20400ae8 	.word	0x20400ae8
  4057b8:	20400b10 	.word	0x20400b10
  4057bc:	20400b14 	.word	0x20400b14
  4057c0:	204005b8 	.word	0x204005b8
  4057c4:	204009b8 	.word	0x204009b8
  4057c8:	0a5a      	lsrs	r2, r3, #9
  4057ca:	2a04      	cmp	r2, #4
  4057cc:	d95b      	bls.n	405886 <_malloc_r+0x41e>
  4057ce:	2a14      	cmp	r2, #20
  4057d0:	f200 80ae 	bhi.w	405930 <_malloc_r+0x4c8>
  4057d4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4057d8:	00c9      	lsls	r1, r1, #3
  4057da:	325b      	adds	r2, #91	; 0x5b
  4057dc:	eb07 0c01 	add.w	ip, r7, r1
  4057e0:	5879      	ldr	r1, [r7, r1]
  4057e2:	f1ac 0c08 	sub.w	ip, ip, #8
  4057e6:	458c      	cmp	ip, r1
  4057e8:	f000 8088 	beq.w	4058fc <_malloc_r+0x494>
  4057ec:	684a      	ldr	r2, [r1, #4]
  4057ee:	f022 0203 	bic.w	r2, r2, #3
  4057f2:	4293      	cmp	r3, r2
  4057f4:	d273      	bcs.n	4058de <_malloc_r+0x476>
  4057f6:	6889      	ldr	r1, [r1, #8]
  4057f8:	458c      	cmp	ip, r1
  4057fa:	d1f7      	bne.n	4057ec <_malloc_r+0x384>
  4057fc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405800:	687b      	ldr	r3, [r7, #4]
  405802:	60e2      	str	r2, [r4, #12]
  405804:	f8c4 c008 	str.w	ip, [r4, #8]
  405808:	6094      	str	r4, [r2, #8]
  40580a:	f8cc 400c 	str.w	r4, [ip, #12]
  40580e:	e68f      	b.n	405530 <_malloc_r+0xc8>
  405810:	19a1      	adds	r1, r4, r6
  405812:	f046 0c01 	orr.w	ip, r6, #1
  405816:	f042 0601 	orr.w	r6, r2, #1
  40581a:	f8c4 c004 	str.w	ip, [r4, #4]
  40581e:	4628      	mov	r0, r5
  405820:	6179      	str	r1, [r7, #20]
  405822:	6139      	str	r1, [r7, #16]
  405824:	f8c1 e00c 	str.w	lr, [r1, #12]
  405828:	f8c1 e008 	str.w	lr, [r1, #8]
  40582c:	604e      	str	r6, [r1, #4]
  40582e:	50e2      	str	r2, [r4, r3]
  405830:	f000 f9a0 	bl	405b74 <__malloc_unlock>
  405834:	3408      	adds	r4, #8
  405836:	e6dd      	b.n	4055f4 <_malloc_r+0x18c>
  405838:	687b      	ldr	r3, [r7, #4]
  40583a:	e679      	b.n	405530 <_malloc_r+0xc8>
  40583c:	f108 0801 	add.w	r8, r8, #1
  405840:	f018 0f03 	tst.w	r8, #3
  405844:	f10c 0c08 	add.w	ip, ip, #8
  405848:	f47f ae85 	bne.w	405556 <_malloc_r+0xee>
  40584c:	e02d      	b.n	4058aa <_malloc_r+0x442>
  40584e:	68dc      	ldr	r4, [r3, #12]
  405850:	42a3      	cmp	r3, r4
  405852:	bf08      	it	eq
  405854:	3002      	addeq	r0, #2
  405856:	f43f ae3e 	beq.w	4054d6 <_malloc_r+0x6e>
  40585a:	e6bb      	b.n	4055d4 <_malloc_r+0x16c>
  40585c:	4419      	add	r1, r3
  40585e:	461c      	mov	r4, r3
  405860:	684a      	ldr	r2, [r1, #4]
  405862:	68db      	ldr	r3, [r3, #12]
  405864:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405868:	f042 0201 	orr.w	r2, r2, #1
  40586c:	604a      	str	r2, [r1, #4]
  40586e:	4628      	mov	r0, r5
  405870:	60f3      	str	r3, [r6, #12]
  405872:	609e      	str	r6, [r3, #8]
  405874:	f000 f97e 	bl	405b74 <__malloc_unlock>
  405878:	e6bc      	b.n	4055f4 <_malloc_r+0x18c>
  40587a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40587e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405882:	00c3      	lsls	r3, r0, #3
  405884:	e612      	b.n	4054ac <_malloc_r+0x44>
  405886:	099a      	lsrs	r2, r3, #6
  405888:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40588c:	00c9      	lsls	r1, r1, #3
  40588e:	3238      	adds	r2, #56	; 0x38
  405890:	e7a4      	b.n	4057dc <_malloc_r+0x374>
  405892:	42bc      	cmp	r4, r7
  405894:	d054      	beq.n	405940 <_malloc_r+0x4d8>
  405896:	68bc      	ldr	r4, [r7, #8]
  405898:	6862      	ldr	r2, [r4, #4]
  40589a:	f022 0203 	bic.w	r2, r2, #3
  40589e:	e75d      	b.n	40575c <_malloc_r+0x2f4>
  4058a0:	f859 3908 	ldr.w	r3, [r9], #-8
  4058a4:	4599      	cmp	r9, r3
  4058a6:	f040 8086 	bne.w	4059b6 <_malloc_r+0x54e>
  4058aa:	f010 0f03 	tst.w	r0, #3
  4058ae:	f100 30ff 	add.w	r0, r0, #4294967295
  4058b2:	d1f5      	bne.n	4058a0 <_malloc_r+0x438>
  4058b4:	687b      	ldr	r3, [r7, #4]
  4058b6:	ea23 0304 	bic.w	r3, r3, r4
  4058ba:	607b      	str	r3, [r7, #4]
  4058bc:	0064      	lsls	r4, r4, #1
  4058be:	429c      	cmp	r4, r3
  4058c0:	f63f aec7 	bhi.w	405652 <_malloc_r+0x1ea>
  4058c4:	2c00      	cmp	r4, #0
  4058c6:	f43f aec4 	beq.w	405652 <_malloc_r+0x1ea>
  4058ca:	421c      	tst	r4, r3
  4058cc:	4640      	mov	r0, r8
  4058ce:	f47f ae3e 	bne.w	40554e <_malloc_r+0xe6>
  4058d2:	0064      	lsls	r4, r4, #1
  4058d4:	421c      	tst	r4, r3
  4058d6:	f100 0004 	add.w	r0, r0, #4
  4058da:	d0fa      	beq.n	4058d2 <_malloc_r+0x46a>
  4058dc:	e637      	b.n	40554e <_malloc_r+0xe6>
  4058de:	468c      	mov	ip, r1
  4058e0:	e78c      	b.n	4057fc <_malloc_r+0x394>
  4058e2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4058e6:	d815      	bhi.n	405914 <_malloc_r+0x4ac>
  4058e8:	0bf3      	lsrs	r3, r6, #15
  4058ea:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4058ee:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4058f2:	00c3      	lsls	r3, r0, #3
  4058f4:	e5da      	b.n	4054ac <_malloc_r+0x44>
  4058f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4058fa:	e6ed      	b.n	4056d8 <_malloc_r+0x270>
  4058fc:	687b      	ldr	r3, [r7, #4]
  4058fe:	1092      	asrs	r2, r2, #2
  405900:	2101      	movs	r1, #1
  405902:	fa01 f202 	lsl.w	r2, r1, r2
  405906:	4313      	orrs	r3, r2
  405908:	607b      	str	r3, [r7, #4]
  40590a:	4662      	mov	r2, ip
  40590c:	e779      	b.n	405802 <_malloc_r+0x39a>
  40590e:	2301      	movs	r3, #1
  405910:	6053      	str	r3, [r2, #4]
  405912:	e729      	b.n	405768 <_malloc_r+0x300>
  405914:	f240 5254 	movw	r2, #1364	; 0x554
  405918:	4293      	cmp	r3, r2
  40591a:	d822      	bhi.n	405962 <_malloc_r+0x4fa>
  40591c:	0cb3      	lsrs	r3, r6, #18
  40591e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405922:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405926:	00c3      	lsls	r3, r0, #3
  405928:	e5c0      	b.n	4054ac <_malloc_r+0x44>
  40592a:	f103 0b10 	add.w	fp, r3, #16
  40592e:	e6ae      	b.n	40568e <_malloc_r+0x226>
  405930:	2a54      	cmp	r2, #84	; 0x54
  405932:	d829      	bhi.n	405988 <_malloc_r+0x520>
  405934:	0b1a      	lsrs	r2, r3, #12
  405936:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40593a:	00c9      	lsls	r1, r1, #3
  40593c:	326e      	adds	r2, #110	; 0x6e
  40593e:	e74d      	b.n	4057dc <_malloc_r+0x374>
  405940:	4b20      	ldr	r3, [pc, #128]	; (4059c4 <_malloc_r+0x55c>)
  405942:	6819      	ldr	r1, [r3, #0]
  405944:	4459      	add	r1, fp
  405946:	6019      	str	r1, [r3, #0]
  405948:	e6b2      	b.n	4056b0 <_malloc_r+0x248>
  40594a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40594e:	2800      	cmp	r0, #0
  405950:	f47f aeae 	bne.w	4056b0 <_malloc_r+0x248>
  405954:	eb08 030b 	add.w	r3, r8, fp
  405958:	68ba      	ldr	r2, [r7, #8]
  40595a:	f043 0301 	orr.w	r3, r3, #1
  40595e:	6053      	str	r3, [r2, #4]
  405960:	e6ee      	b.n	405740 <_malloc_r+0x2d8>
  405962:	207f      	movs	r0, #127	; 0x7f
  405964:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405968:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40596c:	e59e      	b.n	4054ac <_malloc_r+0x44>
  40596e:	f104 0108 	add.w	r1, r4, #8
  405972:	4628      	mov	r0, r5
  405974:	9300      	str	r3, [sp, #0]
  405976:	f7ff fa4b 	bl	404e10 <_free_r>
  40597a:	9b00      	ldr	r3, [sp, #0]
  40597c:	6819      	ldr	r1, [r3, #0]
  40597e:	e6df      	b.n	405740 <_malloc_r+0x2d8>
  405980:	2001      	movs	r0, #1
  405982:	f04f 0900 	mov.w	r9, #0
  405986:	e6bc      	b.n	405702 <_malloc_r+0x29a>
  405988:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40598c:	d805      	bhi.n	40599a <_malloc_r+0x532>
  40598e:	0bda      	lsrs	r2, r3, #15
  405990:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405994:	00c9      	lsls	r1, r1, #3
  405996:	3277      	adds	r2, #119	; 0x77
  405998:	e720      	b.n	4057dc <_malloc_r+0x374>
  40599a:	f240 5154 	movw	r1, #1364	; 0x554
  40599e:	428a      	cmp	r2, r1
  4059a0:	d805      	bhi.n	4059ae <_malloc_r+0x546>
  4059a2:	0c9a      	lsrs	r2, r3, #18
  4059a4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4059a8:	00c9      	lsls	r1, r1, #3
  4059aa:	327c      	adds	r2, #124	; 0x7c
  4059ac:	e716      	b.n	4057dc <_malloc_r+0x374>
  4059ae:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4059b2:	227e      	movs	r2, #126	; 0x7e
  4059b4:	e712      	b.n	4057dc <_malloc_r+0x374>
  4059b6:	687b      	ldr	r3, [r7, #4]
  4059b8:	e780      	b.n	4058bc <_malloc_r+0x454>
  4059ba:	08f0      	lsrs	r0, r6, #3
  4059bc:	f106 0308 	add.w	r3, r6, #8
  4059c0:	e600      	b.n	4055c4 <_malloc_r+0x15c>
  4059c2:	bf00      	nop
  4059c4:	20400ae8 	.word	0x20400ae8

004059c8 <__ascii_mbtowc>:
  4059c8:	b082      	sub	sp, #8
  4059ca:	b149      	cbz	r1, 4059e0 <__ascii_mbtowc+0x18>
  4059cc:	b15a      	cbz	r2, 4059e6 <__ascii_mbtowc+0x1e>
  4059ce:	b16b      	cbz	r3, 4059ec <__ascii_mbtowc+0x24>
  4059d0:	7813      	ldrb	r3, [r2, #0]
  4059d2:	600b      	str	r3, [r1, #0]
  4059d4:	7812      	ldrb	r2, [r2, #0]
  4059d6:	1c10      	adds	r0, r2, #0
  4059d8:	bf18      	it	ne
  4059da:	2001      	movne	r0, #1
  4059dc:	b002      	add	sp, #8
  4059de:	4770      	bx	lr
  4059e0:	a901      	add	r1, sp, #4
  4059e2:	2a00      	cmp	r2, #0
  4059e4:	d1f3      	bne.n	4059ce <__ascii_mbtowc+0x6>
  4059e6:	4610      	mov	r0, r2
  4059e8:	b002      	add	sp, #8
  4059ea:	4770      	bx	lr
  4059ec:	f06f 0001 	mvn.w	r0, #1
  4059f0:	e7f4      	b.n	4059dc <__ascii_mbtowc+0x14>
  4059f2:	bf00      	nop
	...

00405a00 <memchr>:
  405a00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405a04:	2a10      	cmp	r2, #16
  405a06:	db2b      	blt.n	405a60 <memchr+0x60>
  405a08:	f010 0f07 	tst.w	r0, #7
  405a0c:	d008      	beq.n	405a20 <memchr+0x20>
  405a0e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405a12:	3a01      	subs	r2, #1
  405a14:	428b      	cmp	r3, r1
  405a16:	d02d      	beq.n	405a74 <memchr+0x74>
  405a18:	f010 0f07 	tst.w	r0, #7
  405a1c:	b342      	cbz	r2, 405a70 <memchr+0x70>
  405a1e:	d1f6      	bne.n	405a0e <memchr+0xe>
  405a20:	b4f0      	push	{r4, r5, r6, r7}
  405a22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405a26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405a2a:	f022 0407 	bic.w	r4, r2, #7
  405a2e:	f07f 0700 	mvns.w	r7, #0
  405a32:	2300      	movs	r3, #0
  405a34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405a38:	3c08      	subs	r4, #8
  405a3a:	ea85 0501 	eor.w	r5, r5, r1
  405a3e:	ea86 0601 	eor.w	r6, r6, r1
  405a42:	fa85 f547 	uadd8	r5, r5, r7
  405a46:	faa3 f587 	sel	r5, r3, r7
  405a4a:	fa86 f647 	uadd8	r6, r6, r7
  405a4e:	faa5 f687 	sel	r6, r5, r7
  405a52:	b98e      	cbnz	r6, 405a78 <memchr+0x78>
  405a54:	d1ee      	bne.n	405a34 <memchr+0x34>
  405a56:	bcf0      	pop	{r4, r5, r6, r7}
  405a58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405a5c:	f002 0207 	and.w	r2, r2, #7
  405a60:	b132      	cbz	r2, 405a70 <memchr+0x70>
  405a62:	f810 3b01 	ldrb.w	r3, [r0], #1
  405a66:	3a01      	subs	r2, #1
  405a68:	ea83 0301 	eor.w	r3, r3, r1
  405a6c:	b113      	cbz	r3, 405a74 <memchr+0x74>
  405a6e:	d1f8      	bne.n	405a62 <memchr+0x62>
  405a70:	2000      	movs	r0, #0
  405a72:	4770      	bx	lr
  405a74:	3801      	subs	r0, #1
  405a76:	4770      	bx	lr
  405a78:	2d00      	cmp	r5, #0
  405a7a:	bf06      	itte	eq
  405a7c:	4635      	moveq	r5, r6
  405a7e:	3803      	subeq	r0, #3
  405a80:	3807      	subne	r0, #7
  405a82:	f015 0f01 	tst.w	r5, #1
  405a86:	d107      	bne.n	405a98 <memchr+0x98>
  405a88:	3001      	adds	r0, #1
  405a8a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405a8e:	bf02      	ittt	eq
  405a90:	3001      	addeq	r0, #1
  405a92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405a96:	3001      	addeq	r0, #1
  405a98:	bcf0      	pop	{r4, r5, r6, r7}
  405a9a:	3801      	subs	r0, #1
  405a9c:	4770      	bx	lr
  405a9e:	bf00      	nop

00405aa0 <memmove>:
  405aa0:	4288      	cmp	r0, r1
  405aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405aa4:	d90d      	bls.n	405ac2 <memmove+0x22>
  405aa6:	188b      	adds	r3, r1, r2
  405aa8:	4298      	cmp	r0, r3
  405aaa:	d20a      	bcs.n	405ac2 <memmove+0x22>
  405aac:	1884      	adds	r4, r0, r2
  405aae:	2a00      	cmp	r2, #0
  405ab0:	d051      	beq.n	405b56 <memmove+0xb6>
  405ab2:	4622      	mov	r2, r4
  405ab4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405ab8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405abc:	4299      	cmp	r1, r3
  405abe:	d1f9      	bne.n	405ab4 <memmove+0x14>
  405ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ac2:	2a0f      	cmp	r2, #15
  405ac4:	d948      	bls.n	405b58 <memmove+0xb8>
  405ac6:	ea41 0300 	orr.w	r3, r1, r0
  405aca:	079b      	lsls	r3, r3, #30
  405acc:	d146      	bne.n	405b5c <memmove+0xbc>
  405ace:	f100 0410 	add.w	r4, r0, #16
  405ad2:	f101 0310 	add.w	r3, r1, #16
  405ad6:	4615      	mov	r5, r2
  405ad8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405adc:	f844 6c10 	str.w	r6, [r4, #-16]
  405ae0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405ae4:	f844 6c0c 	str.w	r6, [r4, #-12]
  405ae8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405aec:	f844 6c08 	str.w	r6, [r4, #-8]
  405af0:	3d10      	subs	r5, #16
  405af2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405af6:	f844 6c04 	str.w	r6, [r4, #-4]
  405afa:	2d0f      	cmp	r5, #15
  405afc:	f103 0310 	add.w	r3, r3, #16
  405b00:	f104 0410 	add.w	r4, r4, #16
  405b04:	d8e8      	bhi.n	405ad8 <memmove+0x38>
  405b06:	f1a2 0310 	sub.w	r3, r2, #16
  405b0a:	f023 030f 	bic.w	r3, r3, #15
  405b0e:	f002 0e0f 	and.w	lr, r2, #15
  405b12:	3310      	adds	r3, #16
  405b14:	f1be 0f03 	cmp.w	lr, #3
  405b18:	4419      	add	r1, r3
  405b1a:	4403      	add	r3, r0
  405b1c:	d921      	bls.n	405b62 <memmove+0xc2>
  405b1e:	1f1e      	subs	r6, r3, #4
  405b20:	460d      	mov	r5, r1
  405b22:	4674      	mov	r4, lr
  405b24:	3c04      	subs	r4, #4
  405b26:	f855 7b04 	ldr.w	r7, [r5], #4
  405b2a:	f846 7f04 	str.w	r7, [r6, #4]!
  405b2e:	2c03      	cmp	r4, #3
  405b30:	d8f8      	bhi.n	405b24 <memmove+0x84>
  405b32:	f1ae 0404 	sub.w	r4, lr, #4
  405b36:	f024 0403 	bic.w	r4, r4, #3
  405b3a:	3404      	adds	r4, #4
  405b3c:	4421      	add	r1, r4
  405b3e:	4423      	add	r3, r4
  405b40:	f002 0203 	and.w	r2, r2, #3
  405b44:	b162      	cbz	r2, 405b60 <memmove+0xc0>
  405b46:	3b01      	subs	r3, #1
  405b48:	440a      	add	r2, r1
  405b4a:	f811 4b01 	ldrb.w	r4, [r1], #1
  405b4e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405b52:	428a      	cmp	r2, r1
  405b54:	d1f9      	bne.n	405b4a <memmove+0xaa>
  405b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b58:	4603      	mov	r3, r0
  405b5a:	e7f3      	b.n	405b44 <memmove+0xa4>
  405b5c:	4603      	mov	r3, r0
  405b5e:	e7f2      	b.n	405b46 <memmove+0xa6>
  405b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b62:	4672      	mov	r2, lr
  405b64:	e7ee      	b.n	405b44 <memmove+0xa4>
  405b66:	bf00      	nop

00405b68 <__malloc_lock>:
  405b68:	4801      	ldr	r0, [pc, #4]	; (405b70 <__malloc_lock+0x8>)
  405b6a:	f7ff bbf9 	b.w	405360 <__retarget_lock_acquire_recursive>
  405b6e:	bf00      	nop
  405b70:	20400bc4 	.word	0x20400bc4

00405b74 <__malloc_unlock>:
  405b74:	4801      	ldr	r0, [pc, #4]	; (405b7c <__malloc_unlock+0x8>)
  405b76:	f7ff bbf5 	b.w	405364 <__retarget_lock_release_recursive>
  405b7a:	bf00      	nop
  405b7c:	20400bc4 	.word	0x20400bc4

00405b80 <_Balloc>:
  405b80:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405b82:	b570      	push	{r4, r5, r6, lr}
  405b84:	4605      	mov	r5, r0
  405b86:	460c      	mov	r4, r1
  405b88:	b14b      	cbz	r3, 405b9e <_Balloc+0x1e>
  405b8a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405b8e:	b180      	cbz	r0, 405bb2 <_Balloc+0x32>
  405b90:	6802      	ldr	r2, [r0, #0]
  405b92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405b96:	2300      	movs	r3, #0
  405b98:	6103      	str	r3, [r0, #16]
  405b9a:	60c3      	str	r3, [r0, #12]
  405b9c:	bd70      	pop	{r4, r5, r6, pc}
  405b9e:	2221      	movs	r2, #33	; 0x21
  405ba0:	2104      	movs	r1, #4
  405ba2:	f000 fe0b 	bl	4067bc <_calloc_r>
  405ba6:	64e8      	str	r0, [r5, #76]	; 0x4c
  405ba8:	4603      	mov	r3, r0
  405baa:	2800      	cmp	r0, #0
  405bac:	d1ed      	bne.n	405b8a <_Balloc+0xa>
  405bae:	2000      	movs	r0, #0
  405bb0:	bd70      	pop	{r4, r5, r6, pc}
  405bb2:	2101      	movs	r1, #1
  405bb4:	fa01 f604 	lsl.w	r6, r1, r4
  405bb8:	1d72      	adds	r2, r6, #5
  405bba:	4628      	mov	r0, r5
  405bbc:	0092      	lsls	r2, r2, #2
  405bbe:	f000 fdfd 	bl	4067bc <_calloc_r>
  405bc2:	2800      	cmp	r0, #0
  405bc4:	d0f3      	beq.n	405bae <_Balloc+0x2e>
  405bc6:	6044      	str	r4, [r0, #4]
  405bc8:	6086      	str	r6, [r0, #8]
  405bca:	e7e4      	b.n	405b96 <_Balloc+0x16>

00405bcc <_Bfree>:
  405bcc:	b131      	cbz	r1, 405bdc <_Bfree+0x10>
  405bce:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405bd0:	684a      	ldr	r2, [r1, #4]
  405bd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405bd6:	6008      	str	r0, [r1, #0]
  405bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405bdc:	4770      	bx	lr
  405bde:	bf00      	nop

00405be0 <__multadd>:
  405be0:	b5f0      	push	{r4, r5, r6, r7, lr}
  405be2:	690c      	ldr	r4, [r1, #16]
  405be4:	b083      	sub	sp, #12
  405be6:	460d      	mov	r5, r1
  405be8:	4606      	mov	r6, r0
  405bea:	f101 0e14 	add.w	lr, r1, #20
  405bee:	2700      	movs	r7, #0
  405bf0:	f8de 0000 	ldr.w	r0, [lr]
  405bf4:	b281      	uxth	r1, r0
  405bf6:	fb02 3301 	mla	r3, r2, r1, r3
  405bfa:	0c01      	lsrs	r1, r0, #16
  405bfc:	0c18      	lsrs	r0, r3, #16
  405bfe:	fb02 0101 	mla	r1, r2, r1, r0
  405c02:	b29b      	uxth	r3, r3
  405c04:	3701      	adds	r7, #1
  405c06:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405c0a:	42bc      	cmp	r4, r7
  405c0c:	f84e 3b04 	str.w	r3, [lr], #4
  405c10:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405c14:	dcec      	bgt.n	405bf0 <__multadd+0x10>
  405c16:	b13b      	cbz	r3, 405c28 <__multadd+0x48>
  405c18:	68aa      	ldr	r2, [r5, #8]
  405c1a:	4294      	cmp	r4, r2
  405c1c:	da07      	bge.n	405c2e <__multadd+0x4e>
  405c1e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405c22:	3401      	adds	r4, #1
  405c24:	6153      	str	r3, [r2, #20]
  405c26:	612c      	str	r4, [r5, #16]
  405c28:	4628      	mov	r0, r5
  405c2a:	b003      	add	sp, #12
  405c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c2e:	6869      	ldr	r1, [r5, #4]
  405c30:	9301      	str	r3, [sp, #4]
  405c32:	3101      	adds	r1, #1
  405c34:	4630      	mov	r0, r6
  405c36:	f7ff ffa3 	bl	405b80 <_Balloc>
  405c3a:	692a      	ldr	r2, [r5, #16]
  405c3c:	3202      	adds	r2, #2
  405c3e:	f105 010c 	add.w	r1, r5, #12
  405c42:	4607      	mov	r7, r0
  405c44:	0092      	lsls	r2, r2, #2
  405c46:	300c      	adds	r0, #12
  405c48:	f7fc f98e 	bl	401f68 <memcpy>
  405c4c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405c4e:	6869      	ldr	r1, [r5, #4]
  405c50:	9b01      	ldr	r3, [sp, #4]
  405c52:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405c56:	6028      	str	r0, [r5, #0]
  405c58:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405c5c:	463d      	mov	r5, r7
  405c5e:	e7de      	b.n	405c1e <__multadd+0x3e>

00405c60 <__hi0bits>:
  405c60:	0c02      	lsrs	r2, r0, #16
  405c62:	0412      	lsls	r2, r2, #16
  405c64:	4603      	mov	r3, r0
  405c66:	b9b2      	cbnz	r2, 405c96 <__hi0bits+0x36>
  405c68:	0403      	lsls	r3, r0, #16
  405c6a:	2010      	movs	r0, #16
  405c6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405c70:	bf04      	itt	eq
  405c72:	021b      	lsleq	r3, r3, #8
  405c74:	3008      	addeq	r0, #8
  405c76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405c7a:	bf04      	itt	eq
  405c7c:	011b      	lsleq	r3, r3, #4
  405c7e:	3004      	addeq	r0, #4
  405c80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405c84:	bf04      	itt	eq
  405c86:	009b      	lsleq	r3, r3, #2
  405c88:	3002      	addeq	r0, #2
  405c8a:	2b00      	cmp	r3, #0
  405c8c:	db02      	blt.n	405c94 <__hi0bits+0x34>
  405c8e:	005b      	lsls	r3, r3, #1
  405c90:	d403      	bmi.n	405c9a <__hi0bits+0x3a>
  405c92:	2020      	movs	r0, #32
  405c94:	4770      	bx	lr
  405c96:	2000      	movs	r0, #0
  405c98:	e7e8      	b.n	405c6c <__hi0bits+0xc>
  405c9a:	3001      	adds	r0, #1
  405c9c:	4770      	bx	lr
  405c9e:	bf00      	nop

00405ca0 <__lo0bits>:
  405ca0:	6803      	ldr	r3, [r0, #0]
  405ca2:	f013 0207 	ands.w	r2, r3, #7
  405ca6:	4601      	mov	r1, r0
  405ca8:	d007      	beq.n	405cba <__lo0bits+0x1a>
  405caa:	07da      	lsls	r2, r3, #31
  405cac:	d421      	bmi.n	405cf2 <__lo0bits+0x52>
  405cae:	0798      	lsls	r0, r3, #30
  405cb0:	d421      	bmi.n	405cf6 <__lo0bits+0x56>
  405cb2:	089b      	lsrs	r3, r3, #2
  405cb4:	600b      	str	r3, [r1, #0]
  405cb6:	2002      	movs	r0, #2
  405cb8:	4770      	bx	lr
  405cba:	b298      	uxth	r0, r3
  405cbc:	b198      	cbz	r0, 405ce6 <__lo0bits+0x46>
  405cbe:	4610      	mov	r0, r2
  405cc0:	f013 0fff 	tst.w	r3, #255	; 0xff
  405cc4:	bf04      	itt	eq
  405cc6:	0a1b      	lsreq	r3, r3, #8
  405cc8:	3008      	addeq	r0, #8
  405cca:	071a      	lsls	r2, r3, #28
  405ccc:	bf04      	itt	eq
  405cce:	091b      	lsreq	r3, r3, #4
  405cd0:	3004      	addeq	r0, #4
  405cd2:	079a      	lsls	r2, r3, #30
  405cd4:	bf04      	itt	eq
  405cd6:	089b      	lsreq	r3, r3, #2
  405cd8:	3002      	addeq	r0, #2
  405cda:	07da      	lsls	r2, r3, #31
  405cdc:	d407      	bmi.n	405cee <__lo0bits+0x4e>
  405cde:	085b      	lsrs	r3, r3, #1
  405ce0:	d104      	bne.n	405cec <__lo0bits+0x4c>
  405ce2:	2020      	movs	r0, #32
  405ce4:	4770      	bx	lr
  405ce6:	0c1b      	lsrs	r3, r3, #16
  405ce8:	2010      	movs	r0, #16
  405cea:	e7e9      	b.n	405cc0 <__lo0bits+0x20>
  405cec:	3001      	adds	r0, #1
  405cee:	600b      	str	r3, [r1, #0]
  405cf0:	4770      	bx	lr
  405cf2:	2000      	movs	r0, #0
  405cf4:	4770      	bx	lr
  405cf6:	085b      	lsrs	r3, r3, #1
  405cf8:	600b      	str	r3, [r1, #0]
  405cfa:	2001      	movs	r0, #1
  405cfc:	4770      	bx	lr
  405cfe:	bf00      	nop

00405d00 <__i2b>:
  405d00:	b510      	push	{r4, lr}
  405d02:	460c      	mov	r4, r1
  405d04:	2101      	movs	r1, #1
  405d06:	f7ff ff3b 	bl	405b80 <_Balloc>
  405d0a:	2201      	movs	r2, #1
  405d0c:	6144      	str	r4, [r0, #20]
  405d0e:	6102      	str	r2, [r0, #16]
  405d10:	bd10      	pop	{r4, pc}
  405d12:	bf00      	nop

00405d14 <__multiply>:
  405d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d18:	690c      	ldr	r4, [r1, #16]
  405d1a:	6915      	ldr	r5, [r2, #16]
  405d1c:	42ac      	cmp	r4, r5
  405d1e:	b083      	sub	sp, #12
  405d20:	468b      	mov	fp, r1
  405d22:	4616      	mov	r6, r2
  405d24:	da04      	bge.n	405d30 <__multiply+0x1c>
  405d26:	4622      	mov	r2, r4
  405d28:	46b3      	mov	fp, r6
  405d2a:	462c      	mov	r4, r5
  405d2c:	460e      	mov	r6, r1
  405d2e:	4615      	mov	r5, r2
  405d30:	f8db 3008 	ldr.w	r3, [fp, #8]
  405d34:	f8db 1004 	ldr.w	r1, [fp, #4]
  405d38:	eb04 0805 	add.w	r8, r4, r5
  405d3c:	4598      	cmp	r8, r3
  405d3e:	bfc8      	it	gt
  405d40:	3101      	addgt	r1, #1
  405d42:	f7ff ff1d 	bl	405b80 <_Balloc>
  405d46:	f100 0914 	add.w	r9, r0, #20
  405d4a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405d4e:	45d1      	cmp	r9, sl
  405d50:	9000      	str	r0, [sp, #0]
  405d52:	d205      	bcs.n	405d60 <__multiply+0x4c>
  405d54:	464b      	mov	r3, r9
  405d56:	2100      	movs	r1, #0
  405d58:	f843 1b04 	str.w	r1, [r3], #4
  405d5c:	459a      	cmp	sl, r3
  405d5e:	d8fb      	bhi.n	405d58 <__multiply+0x44>
  405d60:	f106 0c14 	add.w	ip, r6, #20
  405d64:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405d68:	f10b 0b14 	add.w	fp, fp, #20
  405d6c:	459c      	cmp	ip, r3
  405d6e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405d72:	d24c      	bcs.n	405e0e <__multiply+0xfa>
  405d74:	f8cd a004 	str.w	sl, [sp, #4]
  405d78:	469a      	mov	sl, r3
  405d7a:	f8dc 5000 	ldr.w	r5, [ip]
  405d7e:	b2af      	uxth	r7, r5
  405d80:	b1ef      	cbz	r7, 405dbe <__multiply+0xaa>
  405d82:	2100      	movs	r1, #0
  405d84:	464d      	mov	r5, r9
  405d86:	465e      	mov	r6, fp
  405d88:	460c      	mov	r4, r1
  405d8a:	f856 2b04 	ldr.w	r2, [r6], #4
  405d8e:	6828      	ldr	r0, [r5, #0]
  405d90:	b293      	uxth	r3, r2
  405d92:	b281      	uxth	r1, r0
  405d94:	fb07 1303 	mla	r3, r7, r3, r1
  405d98:	0c12      	lsrs	r2, r2, #16
  405d9a:	0c01      	lsrs	r1, r0, #16
  405d9c:	4423      	add	r3, r4
  405d9e:	fb07 1102 	mla	r1, r7, r2, r1
  405da2:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405da6:	b29b      	uxth	r3, r3
  405da8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405dac:	45b6      	cmp	lr, r6
  405dae:	f845 3b04 	str.w	r3, [r5], #4
  405db2:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405db6:	d8e8      	bhi.n	405d8a <__multiply+0x76>
  405db8:	602c      	str	r4, [r5, #0]
  405dba:	f8dc 5000 	ldr.w	r5, [ip]
  405dbe:	0c2d      	lsrs	r5, r5, #16
  405dc0:	d01d      	beq.n	405dfe <__multiply+0xea>
  405dc2:	f8d9 3000 	ldr.w	r3, [r9]
  405dc6:	4648      	mov	r0, r9
  405dc8:	461c      	mov	r4, r3
  405dca:	4659      	mov	r1, fp
  405dcc:	2200      	movs	r2, #0
  405dce:	880e      	ldrh	r6, [r1, #0]
  405dd0:	0c24      	lsrs	r4, r4, #16
  405dd2:	fb05 4406 	mla	r4, r5, r6, r4
  405dd6:	4422      	add	r2, r4
  405dd8:	b29b      	uxth	r3, r3
  405dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405dde:	f840 3b04 	str.w	r3, [r0], #4
  405de2:	f851 3b04 	ldr.w	r3, [r1], #4
  405de6:	6804      	ldr	r4, [r0, #0]
  405de8:	0c1b      	lsrs	r3, r3, #16
  405dea:	b2a6      	uxth	r6, r4
  405dec:	fb05 6303 	mla	r3, r5, r3, r6
  405df0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405df4:	458e      	cmp	lr, r1
  405df6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405dfa:	d8e8      	bhi.n	405dce <__multiply+0xba>
  405dfc:	6003      	str	r3, [r0, #0]
  405dfe:	f10c 0c04 	add.w	ip, ip, #4
  405e02:	45e2      	cmp	sl, ip
  405e04:	f109 0904 	add.w	r9, r9, #4
  405e08:	d8b7      	bhi.n	405d7a <__multiply+0x66>
  405e0a:	f8dd a004 	ldr.w	sl, [sp, #4]
  405e0e:	f1b8 0f00 	cmp.w	r8, #0
  405e12:	dd0b      	ble.n	405e2c <__multiply+0x118>
  405e14:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405e18:	f1aa 0a04 	sub.w	sl, sl, #4
  405e1c:	b11b      	cbz	r3, 405e26 <__multiply+0x112>
  405e1e:	e005      	b.n	405e2c <__multiply+0x118>
  405e20:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405e24:	b913      	cbnz	r3, 405e2c <__multiply+0x118>
  405e26:	f1b8 0801 	subs.w	r8, r8, #1
  405e2a:	d1f9      	bne.n	405e20 <__multiply+0x10c>
  405e2c:	9800      	ldr	r0, [sp, #0]
  405e2e:	f8c0 8010 	str.w	r8, [r0, #16]
  405e32:	b003      	add	sp, #12
  405e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405e38 <__pow5mult>:
  405e38:	f012 0303 	ands.w	r3, r2, #3
  405e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e40:	4614      	mov	r4, r2
  405e42:	4607      	mov	r7, r0
  405e44:	d12e      	bne.n	405ea4 <__pow5mult+0x6c>
  405e46:	460d      	mov	r5, r1
  405e48:	10a4      	asrs	r4, r4, #2
  405e4a:	d01c      	beq.n	405e86 <__pow5mult+0x4e>
  405e4c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405e4e:	b396      	cbz	r6, 405eb6 <__pow5mult+0x7e>
  405e50:	07e3      	lsls	r3, r4, #31
  405e52:	f04f 0800 	mov.w	r8, #0
  405e56:	d406      	bmi.n	405e66 <__pow5mult+0x2e>
  405e58:	1064      	asrs	r4, r4, #1
  405e5a:	d014      	beq.n	405e86 <__pow5mult+0x4e>
  405e5c:	6830      	ldr	r0, [r6, #0]
  405e5e:	b1a8      	cbz	r0, 405e8c <__pow5mult+0x54>
  405e60:	4606      	mov	r6, r0
  405e62:	07e3      	lsls	r3, r4, #31
  405e64:	d5f8      	bpl.n	405e58 <__pow5mult+0x20>
  405e66:	4632      	mov	r2, r6
  405e68:	4629      	mov	r1, r5
  405e6a:	4638      	mov	r0, r7
  405e6c:	f7ff ff52 	bl	405d14 <__multiply>
  405e70:	b1b5      	cbz	r5, 405ea0 <__pow5mult+0x68>
  405e72:	686a      	ldr	r2, [r5, #4]
  405e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405e76:	1064      	asrs	r4, r4, #1
  405e78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405e7c:	6029      	str	r1, [r5, #0]
  405e7e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405e82:	4605      	mov	r5, r0
  405e84:	d1ea      	bne.n	405e5c <__pow5mult+0x24>
  405e86:	4628      	mov	r0, r5
  405e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e8c:	4632      	mov	r2, r6
  405e8e:	4631      	mov	r1, r6
  405e90:	4638      	mov	r0, r7
  405e92:	f7ff ff3f 	bl	405d14 <__multiply>
  405e96:	6030      	str	r0, [r6, #0]
  405e98:	f8c0 8000 	str.w	r8, [r0]
  405e9c:	4606      	mov	r6, r0
  405e9e:	e7e0      	b.n	405e62 <__pow5mult+0x2a>
  405ea0:	4605      	mov	r5, r0
  405ea2:	e7d9      	b.n	405e58 <__pow5mult+0x20>
  405ea4:	1e5a      	subs	r2, r3, #1
  405ea6:	4d0b      	ldr	r5, [pc, #44]	; (405ed4 <__pow5mult+0x9c>)
  405ea8:	2300      	movs	r3, #0
  405eaa:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405eae:	f7ff fe97 	bl	405be0 <__multadd>
  405eb2:	4605      	mov	r5, r0
  405eb4:	e7c8      	b.n	405e48 <__pow5mult+0x10>
  405eb6:	2101      	movs	r1, #1
  405eb8:	4638      	mov	r0, r7
  405eba:	f7ff fe61 	bl	405b80 <_Balloc>
  405ebe:	f240 2171 	movw	r1, #625	; 0x271
  405ec2:	2201      	movs	r2, #1
  405ec4:	2300      	movs	r3, #0
  405ec6:	6141      	str	r1, [r0, #20]
  405ec8:	6102      	str	r2, [r0, #16]
  405eca:	4606      	mov	r6, r0
  405ecc:	64b8      	str	r0, [r7, #72]	; 0x48
  405ece:	6003      	str	r3, [r0, #0]
  405ed0:	e7be      	b.n	405e50 <__pow5mult+0x18>
  405ed2:	bf00      	nop
  405ed4:	004070a0 	.word	0x004070a0

00405ed8 <__lshift>:
  405ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405edc:	4691      	mov	r9, r2
  405ede:	690a      	ldr	r2, [r1, #16]
  405ee0:	688b      	ldr	r3, [r1, #8]
  405ee2:	ea4f 1469 	mov.w	r4, r9, asr #5
  405ee6:	eb04 0802 	add.w	r8, r4, r2
  405eea:	f108 0501 	add.w	r5, r8, #1
  405eee:	429d      	cmp	r5, r3
  405ef0:	460e      	mov	r6, r1
  405ef2:	4607      	mov	r7, r0
  405ef4:	6849      	ldr	r1, [r1, #4]
  405ef6:	dd04      	ble.n	405f02 <__lshift+0x2a>
  405ef8:	005b      	lsls	r3, r3, #1
  405efa:	429d      	cmp	r5, r3
  405efc:	f101 0101 	add.w	r1, r1, #1
  405f00:	dcfa      	bgt.n	405ef8 <__lshift+0x20>
  405f02:	4638      	mov	r0, r7
  405f04:	f7ff fe3c 	bl	405b80 <_Balloc>
  405f08:	2c00      	cmp	r4, #0
  405f0a:	f100 0314 	add.w	r3, r0, #20
  405f0e:	dd06      	ble.n	405f1e <__lshift+0x46>
  405f10:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405f14:	2100      	movs	r1, #0
  405f16:	f843 1b04 	str.w	r1, [r3], #4
  405f1a:	429a      	cmp	r2, r3
  405f1c:	d1fb      	bne.n	405f16 <__lshift+0x3e>
  405f1e:	6934      	ldr	r4, [r6, #16]
  405f20:	f106 0114 	add.w	r1, r6, #20
  405f24:	f019 091f 	ands.w	r9, r9, #31
  405f28:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405f2c:	d01d      	beq.n	405f6a <__lshift+0x92>
  405f2e:	f1c9 0c20 	rsb	ip, r9, #32
  405f32:	2200      	movs	r2, #0
  405f34:	680c      	ldr	r4, [r1, #0]
  405f36:	fa04 f409 	lsl.w	r4, r4, r9
  405f3a:	4314      	orrs	r4, r2
  405f3c:	f843 4b04 	str.w	r4, [r3], #4
  405f40:	f851 2b04 	ldr.w	r2, [r1], #4
  405f44:	458e      	cmp	lr, r1
  405f46:	fa22 f20c 	lsr.w	r2, r2, ip
  405f4a:	d8f3      	bhi.n	405f34 <__lshift+0x5c>
  405f4c:	601a      	str	r2, [r3, #0]
  405f4e:	b10a      	cbz	r2, 405f54 <__lshift+0x7c>
  405f50:	f108 0502 	add.w	r5, r8, #2
  405f54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405f56:	6872      	ldr	r2, [r6, #4]
  405f58:	3d01      	subs	r5, #1
  405f5a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405f5e:	6105      	str	r5, [r0, #16]
  405f60:	6031      	str	r1, [r6, #0]
  405f62:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f6a:	3b04      	subs	r3, #4
  405f6c:	f851 2b04 	ldr.w	r2, [r1], #4
  405f70:	f843 2f04 	str.w	r2, [r3, #4]!
  405f74:	458e      	cmp	lr, r1
  405f76:	d8f9      	bhi.n	405f6c <__lshift+0x94>
  405f78:	e7ec      	b.n	405f54 <__lshift+0x7c>
  405f7a:	bf00      	nop

00405f7c <__mcmp>:
  405f7c:	b430      	push	{r4, r5}
  405f7e:	690b      	ldr	r3, [r1, #16]
  405f80:	4605      	mov	r5, r0
  405f82:	6900      	ldr	r0, [r0, #16]
  405f84:	1ac0      	subs	r0, r0, r3
  405f86:	d10f      	bne.n	405fa8 <__mcmp+0x2c>
  405f88:	009b      	lsls	r3, r3, #2
  405f8a:	3514      	adds	r5, #20
  405f8c:	3114      	adds	r1, #20
  405f8e:	4419      	add	r1, r3
  405f90:	442b      	add	r3, r5
  405f92:	e001      	b.n	405f98 <__mcmp+0x1c>
  405f94:	429d      	cmp	r5, r3
  405f96:	d207      	bcs.n	405fa8 <__mcmp+0x2c>
  405f98:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405f9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405fa0:	4294      	cmp	r4, r2
  405fa2:	d0f7      	beq.n	405f94 <__mcmp+0x18>
  405fa4:	d302      	bcc.n	405fac <__mcmp+0x30>
  405fa6:	2001      	movs	r0, #1
  405fa8:	bc30      	pop	{r4, r5}
  405faa:	4770      	bx	lr
  405fac:	f04f 30ff 	mov.w	r0, #4294967295
  405fb0:	e7fa      	b.n	405fa8 <__mcmp+0x2c>
  405fb2:	bf00      	nop

00405fb4 <__mdiff>:
  405fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fb8:	690f      	ldr	r7, [r1, #16]
  405fba:	460e      	mov	r6, r1
  405fbc:	6911      	ldr	r1, [r2, #16]
  405fbe:	1a7f      	subs	r7, r7, r1
  405fc0:	2f00      	cmp	r7, #0
  405fc2:	4690      	mov	r8, r2
  405fc4:	d117      	bne.n	405ff6 <__mdiff+0x42>
  405fc6:	0089      	lsls	r1, r1, #2
  405fc8:	f106 0514 	add.w	r5, r6, #20
  405fcc:	f102 0e14 	add.w	lr, r2, #20
  405fd0:	186b      	adds	r3, r5, r1
  405fd2:	4471      	add	r1, lr
  405fd4:	e001      	b.n	405fda <__mdiff+0x26>
  405fd6:	429d      	cmp	r5, r3
  405fd8:	d25c      	bcs.n	406094 <__mdiff+0xe0>
  405fda:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405fde:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405fe2:	42a2      	cmp	r2, r4
  405fe4:	d0f7      	beq.n	405fd6 <__mdiff+0x22>
  405fe6:	d25e      	bcs.n	4060a6 <__mdiff+0xf2>
  405fe8:	4633      	mov	r3, r6
  405fea:	462c      	mov	r4, r5
  405fec:	4646      	mov	r6, r8
  405fee:	4675      	mov	r5, lr
  405ff0:	4698      	mov	r8, r3
  405ff2:	2701      	movs	r7, #1
  405ff4:	e005      	b.n	406002 <__mdiff+0x4e>
  405ff6:	db58      	blt.n	4060aa <__mdiff+0xf6>
  405ff8:	f106 0514 	add.w	r5, r6, #20
  405ffc:	f108 0414 	add.w	r4, r8, #20
  406000:	2700      	movs	r7, #0
  406002:	6871      	ldr	r1, [r6, #4]
  406004:	f7ff fdbc 	bl	405b80 <_Balloc>
  406008:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40600c:	6936      	ldr	r6, [r6, #16]
  40600e:	60c7      	str	r7, [r0, #12]
  406010:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406014:	46a6      	mov	lr, r4
  406016:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40601a:	f100 0414 	add.w	r4, r0, #20
  40601e:	2300      	movs	r3, #0
  406020:	f85e 1b04 	ldr.w	r1, [lr], #4
  406024:	f855 8b04 	ldr.w	r8, [r5], #4
  406028:	b28a      	uxth	r2, r1
  40602a:	fa13 f388 	uxtah	r3, r3, r8
  40602e:	0c09      	lsrs	r1, r1, #16
  406030:	1a9a      	subs	r2, r3, r2
  406032:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406036:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40603a:	b292      	uxth	r2, r2
  40603c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406040:	45f4      	cmp	ip, lr
  406042:	f844 2b04 	str.w	r2, [r4], #4
  406046:	ea4f 4323 	mov.w	r3, r3, asr #16
  40604a:	d8e9      	bhi.n	406020 <__mdiff+0x6c>
  40604c:	42af      	cmp	r7, r5
  40604e:	d917      	bls.n	406080 <__mdiff+0xcc>
  406050:	46a4      	mov	ip, r4
  406052:	46ae      	mov	lr, r5
  406054:	f85e 2b04 	ldr.w	r2, [lr], #4
  406058:	fa13 f382 	uxtah	r3, r3, r2
  40605c:	1419      	asrs	r1, r3, #16
  40605e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406062:	b29b      	uxth	r3, r3
  406064:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406068:	4577      	cmp	r7, lr
  40606a:	f84c 2b04 	str.w	r2, [ip], #4
  40606e:	ea4f 4321 	mov.w	r3, r1, asr #16
  406072:	d8ef      	bhi.n	406054 <__mdiff+0xa0>
  406074:	43ed      	mvns	r5, r5
  406076:	442f      	add	r7, r5
  406078:	f027 0703 	bic.w	r7, r7, #3
  40607c:	3704      	adds	r7, #4
  40607e:	443c      	add	r4, r7
  406080:	3c04      	subs	r4, #4
  406082:	b922      	cbnz	r2, 40608e <__mdiff+0xda>
  406084:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406088:	3e01      	subs	r6, #1
  40608a:	2b00      	cmp	r3, #0
  40608c:	d0fa      	beq.n	406084 <__mdiff+0xd0>
  40608e:	6106      	str	r6, [r0, #16]
  406090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406094:	2100      	movs	r1, #0
  406096:	f7ff fd73 	bl	405b80 <_Balloc>
  40609a:	2201      	movs	r2, #1
  40609c:	2300      	movs	r3, #0
  40609e:	6102      	str	r2, [r0, #16]
  4060a0:	6143      	str	r3, [r0, #20]
  4060a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060a6:	4674      	mov	r4, lr
  4060a8:	e7ab      	b.n	406002 <__mdiff+0x4e>
  4060aa:	4633      	mov	r3, r6
  4060ac:	f106 0414 	add.w	r4, r6, #20
  4060b0:	f102 0514 	add.w	r5, r2, #20
  4060b4:	4616      	mov	r6, r2
  4060b6:	2701      	movs	r7, #1
  4060b8:	4698      	mov	r8, r3
  4060ba:	e7a2      	b.n	406002 <__mdiff+0x4e>

004060bc <__d2b>:
  4060bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4060c0:	b082      	sub	sp, #8
  4060c2:	2101      	movs	r1, #1
  4060c4:	461c      	mov	r4, r3
  4060c6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4060ca:	4615      	mov	r5, r2
  4060cc:	9e08      	ldr	r6, [sp, #32]
  4060ce:	f7ff fd57 	bl	405b80 <_Balloc>
  4060d2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4060d6:	4680      	mov	r8, r0
  4060d8:	b10f      	cbz	r7, 4060de <__d2b+0x22>
  4060da:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4060de:	9401      	str	r4, [sp, #4]
  4060e0:	b31d      	cbz	r5, 40612a <__d2b+0x6e>
  4060e2:	a802      	add	r0, sp, #8
  4060e4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4060e8:	f7ff fdda 	bl	405ca0 <__lo0bits>
  4060ec:	2800      	cmp	r0, #0
  4060ee:	d134      	bne.n	40615a <__d2b+0x9e>
  4060f0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4060f4:	f8c8 2014 	str.w	r2, [r8, #20]
  4060f8:	2b00      	cmp	r3, #0
  4060fa:	bf0c      	ite	eq
  4060fc:	2101      	moveq	r1, #1
  4060fe:	2102      	movne	r1, #2
  406100:	f8c8 3018 	str.w	r3, [r8, #24]
  406104:	f8c8 1010 	str.w	r1, [r8, #16]
  406108:	b9df      	cbnz	r7, 406142 <__d2b+0x86>
  40610a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40610e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406112:	6030      	str	r0, [r6, #0]
  406114:	6918      	ldr	r0, [r3, #16]
  406116:	f7ff fda3 	bl	405c60 <__hi0bits>
  40611a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40611c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406120:	6018      	str	r0, [r3, #0]
  406122:	4640      	mov	r0, r8
  406124:	b002      	add	sp, #8
  406126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40612a:	a801      	add	r0, sp, #4
  40612c:	f7ff fdb8 	bl	405ca0 <__lo0bits>
  406130:	9b01      	ldr	r3, [sp, #4]
  406132:	f8c8 3014 	str.w	r3, [r8, #20]
  406136:	2101      	movs	r1, #1
  406138:	3020      	adds	r0, #32
  40613a:	f8c8 1010 	str.w	r1, [r8, #16]
  40613e:	2f00      	cmp	r7, #0
  406140:	d0e3      	beq.n	40610a <__d2b+0x4e>
  406142:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406144:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406148:	4407      	add	r7, r0
  40614a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40614e:	6037      	str	r7, [r6, #0]
  406150:	6018      	str	r0, [r3, #0]
  406152:	4640      	mov	r0, r8
  406154:	b002      	add	sp, #8
  406156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40615a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40615e:	f1c0 0220 	rsb	r2, r0, #32
  406162:	fa03 f202 	lsl.w	r2, r3, r2
  406166:	430a      	orrs	r2, r1
  406168:	40c3      	lsrs	r3, r0
  40616a:	9301      	str	r3, [sp, #4]
  40616c:	f8c8 2014 	str.w	r2, [r8, #20]
  406170:	e7c2      	b.n	4060f8 <__d2b+0x3c>
  406172:	bf00      	nop

00406174 <_realloc_r>:
  406174:	2900      	cmp	r1, #0
  406176:	f000 8095 	beq.w	4062a4 <_realloc_r+0x130>
  40617a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40617e:	460d      	mov	r5, r1
  406180:	4616      	mov	r6, r2
  406182:	b083      	sub	sp, #12
  406184:	4680      	mov	r8, r0
  406186:	f106 070b 	add.w	r7, r6, #11
  40618a:	f7ff fced 	bl	405b68 <__malloc_lock>
  40618e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406192:	2f16      	cmp	r7, #22
  406194:	f02e 0403 	bic.w	r4, lr, #3
  406198:	f1a5 0908 	sub.w	r9, r5, #8
  40619c:	d83c      	bhi.n	406218 <_realloc_r+0xa4>
  40619e:	2210      	movs	r2, #16
  4061a0:	4617      	mov	r7, r2
  4061a2:	42be      	cmp	r6, r7
  4061a4:	d83d      	bhi.n	406222 <_realloc_r+0xae>
  4061a6:	4294      	cmp	r4, r2
  4061a8:	da43      	bge.n	406232 <_realloc_r+0xbe>
  4061aa:	4bc4      	ldr	r3, [pc, #784]	; (4064bc <_realloc_r+0x348>)
  4061ac:	6899      	ldr	r1, [r3, #8]
  4061ae:	eb09 0004 	add.w	r0, r9, r4
  4061b2:	4288      	cmp	r0, r1
  4061b4:	f000 80b4 	beq.w	406320 <_realloc_r+0x1ac>
  4061b8:	6843      	ldr	r3, [r0, #4]
  4061ba:	f023 0101 	bic.w	r1, r3, #1
  4061be:	4401      	add	r1, r0
  4061c0:	6849      	ldr	r1, [r1, #4]
  4061c2:	07c9      	lsls	r1, r1, #31
  4061c4:	d54c      	bpl.n	406260 <_realloc_r+0xec>
  4061c6:	f01e 0f01 	tst.w	lr, #1
  4061ca:	f000 809b 	beq.w	406304 <_realloc_r+0x190>
  4061ce:	4631      	mov	r1, r6
  4061d0:	4640      	mov	r0, r8
  4061d2:	f7ff f949 	bl	405468 <_malloc_r>
  4061d6:	4606      	mov	r6, r0
  4061d8:	2800      	cmp	r0, #0
  4061da:	d03a      	beq.n	406252 <_realloc_r+0xde>
  4061dc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4061e0:	f023 0301 	bic.w	r3, r3, #1
  4061e4:	444b      	add	r3, r9
  4061e6:	f1a0 0208 	sub.w	r2, r0, #8
  4061ea:	429a      	cmp	r2, r3
  4061ec:	f000 8121 	beq.w	406432 <_realloc_r+0x2be>
  4061f0:	1f22      	subs	r2, r4, #4
  4061f2:	2a24      	cmp	r2, #36	; 0x24
  4061f4:	f200 8107 	bhi.w	406406 <_realloc_r+0x292>
  4061f8:	2a13      	cmp	r2, #19
  4061fa:	f200 80db 	bhi.w	4063b4 <_realloc_r+0x240>
  4061fe:	4603      	mov	r3, r0
  406200:	462a      	mov	r2, r5
  406202:	6811      	ldr	r1, [r2, #0]
  406204:	6019      	str	r1, [r3, #0]
  406206:	6851      	ldr	r1, [r2, #4]
  406208:	6059      	str	r1, [r3, #4]
  40620a:	6892      	ldr	r2, [r2, #8]
  40620c:	609a      	str	r2, [r3, #8]
  40620e:	4629      	mov	r1, r5
  406210:	4640      	mov	r0, r8
  406212:	f7fe fdfd 	bl	404e10 <_free_r>
  406216:	e01c      	b.n	406252 <_realloc_r+0xde>
  406218:	f027 0707 	bic.w	r7, r7, #7
  40621c:	2f00      	cmp	r7, #0
  40621e:	463a      	mov	r2, r7
  406220:	dabf      	bge.n	4061a2 <_realloc_r+0x2e>
  406222:	2600      	movs	r6, #0
  406224:	230c      	movs	r3, #12
  406226:	4630      	mov	r0, r6
  406228:	f8c8 3000 	str.w	r3, [r8]
  40622c:	b003      	add	sp, #12
  40622e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406232:	462e      	mov	r6, r5
  406234:	1be3      	subs	r3, r4, r7
  406236:	2b0f      	cmp	r3, #15
  406238:	d81e      	bhi.n	406278 <_realloc_r+0x104>
  40623a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40623e:	f003 0301 	and.w	r3, r3, #1
  406242:	4323      	orrs	r3, r4
  406244:	444c      	add	r4, r9
  406246:	f8c9 3004 	str.w	r3, [r9, #4]
  40624a:	6863      	ldr	r3, [r4, #4]
  40624c:	f043 0301 	orr.w	r3, r3, #1
  406250:	6063      	str	r3, [r4, #4]
  406252:	4640      	mov	r0, r8
  406254:	f7ff fc8e 	bl	405b74 <__malloc_unlock>
  406258:	4630      	mov	r0, r6
  40625a:	b003      	add	sp, #12
  40625c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406260:	f023 0303 	bic.w	r3, r3, #3
  406264:	18e1      	adds	r1, r4, r3
  406266:	4291      	cmp	r1, r2
  406268:	db1f      	blt.n	4062aa <_realloc_r+0x136>
  40626a:	68c3      	ldr	r3, [r0, #12]
  40626c:	6882      	ldr	r2, [r0, #8]
  40626e:	462e      	mov	r6, r5
  406270:	60d3      	str	r3, [r2, #12]
  406272:	460c      	mov	r4, r1
  406274:	609a      	str	r2, [r3, #8]
  406276:	e7dd      	b.n	406234 <_realloc_r+0xc0>
  406278:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40627c:	eb09 0107 	add.w	r1, r9, r7
  406280:	f002 0201 	and.w	r2, r2, #1
  406284:	444c      	add	r4, r9
  406286:	f043 0301 	orr.w	r3, r3, #1
  40628a:	4317      	orrs	r7, r2
  40628c:	f8c9 7004 	str.w	r7, [r9, #4]
  406290:	604b      	str	r3, [r1, #4]
  406292:	6863      	ldr	r3, [r4, #4]
  406294:	f043 0301 	orr.w	r3, r3, #1
  406298:	3108      	adds	r1, #8
  40629a:	6063      	str	r3, [r4, #4]
  40629c:	4640      	mov	r0, r8
  40629e:	f7fe fdb7 	bl	404e10 <_free_r>
  4062a2:	e7d6      	b.n	406252 <_realloc_r+0xde>
  4062a4:	4611      	mov	r1, r2
  4062a6:	f7ff b8df 	b.w	405468 <_malloc_r>
  4062aa:	f01e 0f01 	tst.w	lr, #1
  4062ae:	d18e      	bne.n	4061ce <_realloc_r+0x5a>
  4062b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4062b4:	eba9 0a01 	sub.w	sl, r9, r1
  4062b8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4062bc:	f021 0103 	bic.w	r1, r1, #3
  4062c0:	440b      	add	r3, r1
  4062c2:	4423      	add	r3, r4
  4062c4:	4293      	cmp	r3, r2
  4062c6:	db25      	blt.n	406314 <_realloc_r+0x1a0>
  4062c8:	68c2      	ldr	r2, [r0, #12]
  4062ca:	6881      	ldr	r1, [r0, #8]
  4062cc:	4656      	mov	r6, sl
  4062ce:	60ca      	str	r2, [r1, #12]
  4062d0:	6091      	str	r1, [r2, #8]
  4062d2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4062d6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4062da:	1f22      	subs	r2, r4, #4
  4062dc:	2a24      	cmp	r2, #36	; 0x24
  4062de:	60c1      	str	r1, [r0, #12]
  4062e0:	6088      	str	r0, [r1, #8]
  4062e2:	f200 8094 	bhi.w	40640e <_realloc_r+0x29a>
  4062e6:	2a13      	cmp	r2, #19
  4062e8:	d96f      	bls.n	4063ca <_realloc_r+0x256>
  4062ea:	6829      	ldr	r1, [r5, #0]
  4062ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4062f0:	6869      	ldr	r1, [r5, #4]
  4062f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4062f6:	2a1b      	cmp	r2, #27
  4062f8:	f200 80a2 	bhi.w	406440 <_realloc_r+0x2cc>
  4062fc:	3508      	adds	r5, #8
  4062fe:	f10a 0210 	add.w	r2, sl, #16
  406302:	e063      	b.n	4063cc <_realloc_r+0x258>
  406304:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406308:	eba9 0a03 	sub.w	sl, r9, r3
  40630c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406310:	f021 0103 	bic.w	r1, r1, #3
  406314:	1863      	adds	r3, r4, r1
  406316:	4293      	cmp	r3, r2
  406318:	f6ff af59 	blt.w	4061ce <_realloc_r+0x5a>
  40631c:	4656      	mov	r6, sl
  40631e:	e7d8      	b.n	4062d2 <_realloc_r+0x15e>
  406320:	6841      	ldr	r1, [r0, #4]
  406322:	f021 0b03 	bic.w	fp, r1, #3
  406326:	44a3      	add	fp, r4
  406328:	f107 0010 	add.w	r0, r7, #16
  40632c:	4583      	cmp	fp, r0
  40632e:	da56      	bge.n	4063de <_realloc_r+0x26a>
  406330:	f01e 0f01 	tst.w	lr, #1
  406334:	f47f af4b 	bne.w	4061ce <_realloc_r+0x5a>
  406338:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40633c:	eba9 0a01 	sub.w	sl, r9, r1
  406340:	f8da 1004 	ldr.w	r1, [sl, #4]
  406344:	f021 0103 	bic.w	r1, r1, #3
  406348:	448b      	add	fp, r1
  40634a:	4558      	cmp	r0, fp
  40634c:	dce2      	bgt.n	406314 <_realloc_r+0x1a0>
  40634e:	4656      	mov	r6, sl
  406350:	f8da 100c 	ldr.w	r1, [sl, #12]
  406354:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406358:	1f22      	subs	r2, r4, #4
  40635a:	2a24      	cmp	r2, #36	; 0x24
  40635c:	60c1      	str	r1, [r0, #12]
  40635e:	6088      	str	r0, [r1, #8]
  406360:	f200 808f 	bhi.w	406482 <_realloc_r+0x30e>
  406364:	2a13      	cmp	r2, #19
  406366:	f240 808a 	bls.w	40647e <_realloc_r+0x30a>
  40636a:	6829      	ldr	r1, [r5, #0]
  40636c:	f8ca 1008 	str.w	r1, [sl, #8]
  406370:	6869      	ldr	r1, [r5, #4]
  406372:	f8ca 100c 	str.w	r1, [sl, #12]
  406376:	2a1b      	cmp	r2, #27
  406378:	f200 808a 	bhi.w	406490 <_realloc_r+0x31c>
  40637c:	3508      	adds	r5, #8
  40637e:	f10a 0210 	add.w	r2, sl, #16
  406382:	6829      	ldr	r1, [r5, #0]
  406384:	6011      	str	r1, [r2, #0]
  406386:	6869      	ldr	r1, [r5, #4]
  406388:	6051      	str	r1, [r2, #4]
  40638a:	68a9      	ldr	r1, [r5, #8]
  40638c:	6091      	str	r1, [r2, #8]
  40638e:	eb0a 0107 	add.w	r1, sl, r7
  406392:	ebab 0207 	sub.w	r2, fp, r7
  406396:	f042 0201 	orr.w	r2, r2, #1
  40639a:	6099      	str	r1, [r3, #8]
  40639c:	604a      	str	r2, [r1, #4]
  40639e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4063a2:	f003 0301 	and.w	r3, r3, #1
  4063a6:	431f      	orrs	r7, r3
  4063a8:	4640      	mov	r0, r8
  4063aa:	f8ca 7004 	str.w	r7, [sl, #4]
  4063ae:	f7ff fbe1 	bl	405b74 <__malloc_unlock>
  4063b2:	e751      	b.n	406258 <_realloc_r+0xe4>
  4063b4:	682b      	ldr	r3, [r5, #0]
  4063b6:	6003      	str	r3, [r0, #0]
  4063b8:	686b      	ldr	r3, [r5, #4]
  4063ba:	6043      	str	r3, [r0, #4]
  4063bc:	2a1b      	cmp	r2, #27
  4063be:	d82d      	bhi.n	40641c <_realloc_r+0x2a8>
  4063c0:	f100 0308 	add.w	r3, r0, #8
  4063c4:	f105 0208 	add.w	r2, r5, #8
  4063c8:	e71b      	b.n	406202 <_realloc_r+0x8e>
  4063ca:	4632      	mov	r2, r6
  4063cc:	6829      	ldr	r1, [r5, #0]
  4063ce:	6011      	str	r1, [r2, #0]
  4063d0:	6869      	ldr	r1, [r5, #4]
  4063d2:	6051      	str	r1, [r2, #4]
  4063d4:	68a9      	ldr	r1, [r5, #8]
  4063d6:	6091      	str	r1, [r2, #8]
  4063d8:	461c      	mov	r4, r3
  4063da:	46d1      	mov	r9, sl
  4063dc:	e72a      	b.n	406234 <_realloc_r+0xc0>
  4063de:	eb09 0107 	add.w	r1, r9, r7
  4063e2:	ebab 0b07 	sub.w	fp, fp, r7
  4063e6:	f04b 0201 	orr.w	r2, fp, #1
  4063ea:	6099      	str	r1, [r3, #8]
  4063ec:	604a      	str	r2, [r1, #4]
  4063ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4063f2:	f003 0301 	and.w	r3, r3, #1
  4063f6:	431f      	orrs	r7, r3
  4063f8:	4640      	mov	r0, r8
  4063fa:	f845 7c04 	str.w	r7, [r5, #-4]
  4063fe:	f7ff fbb9 	bl	405b74 <__malloc_unlock>
  406402:	462e      	mov	r6, r5
  406404:	e728      	b.n	406258 <_realloc_r+0xe4>
  406406:	4629      	mov	r1, r5
  406408:	f7ff fb4a 	bl	405aa0 <memmove>
  40640c:	e6ff      	b.n	40620e <_realloc_r+0x9a>
  40640e:	4629      	mov	r1, r5
  406410:	4630      	mov	r0, r6
  406412:	461c      	mov	r4, r3
  406414:	46d1      	mov	r9, sl
  406416:	f7ff fb43 	bl	405aa0 <memmove>
  40641a:	e70b      	b.n	406234 <_realloc_r+0xc0>
  40641c:	68ab      	ldr	r3, [r5, #8]
  40641e:	6083      	str	r3, [r0, #8]
  406420:	68eb      	ldr	r3, [r5, #12]
  406422:	60c3      	str	r3, [r0, #12]
  406424:	2a24      	cmp	r2, #36	; 0x24
  406426:	d017      	beq.n	406458 <_realloc_r+0x2e4>
  406428:	f100 0310 	add.w	r3, r0, #16
  40642c:	f105 0210 	add.w	r2, r5, #16
  406430:	e6e7      	b.n	406202 <_realloc_r+0x8e>
  406432:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406436:	f023 0303 	bic.w	r3, r3, #3
  40643a:	441c      	add	r4, r3
  40643c:	462e      	mov	r6, r5
  40643e:	e6f9      	b.n	406234 <_realloc_r+0xc0>
  406440:	68a9      	ldr	r1, [r5, #8]
  406442:	f8ca 1010 	str.w	r1, [sl, #16]
  406446:	68e9      	ldr	r1, [r5, #12]
  406448:	f8ca 1014 	str.w	r1, [sl, #20]
  40644c:	2a24      	cmp	r2, #36	; 0x24
  40644e:	d00c      	beq.n	40646a <_realloc_r+0x2f6>
  406450:	3510      	adds	r5, #16
  406452:	f10a 0218 	add.w	r2, sl, #24
  406456:	e7b9      	b.n	4063cc <_realloc_r+0x258>
  406458:	692b      	ldr	r3, [r5, #16]
  40645a:	6103      	str	r3, [r0, #16]
  40645c:	696b      	ldr	r3, [r5, #20]
  40645e:	6143      	str	r3, [r0, #20]
  406460:	f105 0218 	add.w	r2, r5, #24
  406464:	f100 0318 	add.w	r3, r0, #24
  406468:	e6cb      	b.n	406202 <_realloc_r+0x8e>
  40646a:	692a      	ldr	r2, [r5, #16]
  40646c:	f8ca 2018 	str.w	r2, [sl, #24]
  406470:	696a      	ldr	r2, [r5, #20]
  406472:	f8ca 201c 	str.w	r2, [sl, #28]
  406476:	3518      	adds	r5, #24
  406478:	f10a 0220 	add.w	r2, sl, #32
  40647c:	e7a6      	b.n	4063cc <_realloc_r+0x258>
  40647e:	4632      	mov	r2, r6
  406480:	e77f      	b.n	406382 <_realloc_r+0x20e>
  406482:	4629      	mov	r1, r5
  406484:	4630      	mov	r0, r6
  406486:	9301      	str	r3, [sp, #4]
  406488:	f7ff fb0a 	bl	405aa0 <memmove>
  40648c:	9b01      	ldr	r3, [sp, #4]
  40648e:	e77e      	b.n	40638e <_realloc_r+0x21a>
  406490:	68a9      	ldr	r1, [r5, #8]
  406492:	f8ca 1010 	str.w	r1, [sl, #16]
  406496:	68e9      	ldr	r1, [r5, #12]
  406498:	f8ca 1014 	str.w	r1, [sl, #20]
  40649c:	2a24      	cmp	r2, #36	; 0x24
  40649e:	d003      	beq.n	4064a8 <_realloc_r+0x334>
  4064a0:	3510      	adds	r5, #16
  4064a2:	f10a 0218 	add.w	r2, sl, #24
  4064a6:	e76c      	b.n	406382 <_realloc_r+0x20e>
  4064a8:	692a      	ldr	r2, [r5, #16]
  4064aa:	f8ca 2018 	str.w	r2, [sl, #24]
  4064ae:	696a      	ldr	r2, [r5, #20]
  4064b0:	f8ca 201c 	str.w	r2, [sl, #28]
  4064b4:	3518      	adds	r5, #24
  4064b6:	f10a 0220 	add.w	r2, sl, #32
  4064ba:	e762      	b.n	406382 <_realloc_r+0x20e>
  4064bc:	204005b0 	.word	0x204005b0

004064c0 <_sbrk_r>:
  4064c0:	b538      	push	{r3, r4, r5, lr}
  4064c2:	4c07      	ldr	r4, [pc, #28]	; (4064e0 <_sbrk_r+0x20>)
  4064c4:	2300      	movs	r3, #0
  4064c6:	4605      	mov	r5, r0
  4064c8:	4608      	mov	r0, r1
  4064ca:	6023      	str	r3, [r4, #0]
  4064cc:	f7fa fe68 	bl	4011a0 <_sbrk>
  4064d0:	1c43      	adds	r3, r0, #1
  4064d2:	d000      	beq.n	4064d6 <_sbrk_r+0x16>
  4064d4:	bd38      	pop	{r3, r4, r5, pc}
  4064d6:	6823      	ldr	r3, [r4, #0]
  4064d8:	2b00      	cmp	r3, #0
  4064da:	d0fb      	beq.n	4064d4 <_sbrk_r+0x14>
  4064dc:	602b      	str	r3, [r5, #0]
  4064de:	bd38      	pop	{r3, r4, r5, pc}
  4064e0:	20400bd8 	.word	0x20400bd8

004064e4 <__sread>:
  4064e4:	b510      	push	{r4, lr}
  4064e6:	460c      	mov	r4, r1
  4064e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4064ec:	f000 faca 	bl	406a84 <_read_r>
  4064f0:	2800      	cmp	r0, #0
  4064f2:	db03      	blt.n	4064fc <__sread+0x18>
  4064f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4064f6:	4403      	add	r3, r0
  4064f8:	6523      	str	r3, [r4, #80]	; 0x50
  4064fa:	bd10      	pop	{r4, pc}
  4064fc:	89a3      	ldrh	r3, [r4, #12]
  4064fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406502:	81a3      	strh	r3, [r4, #12]
  406504:	bd10      	pop	{r4, pc}
  406506:	bf00      	nop

00406508 <__swrite>:
  406508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40650c:	4616      	mov	r6, r2
  40650e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406512:	461f      	mov	r7, r3
  406514:	05d3      	lsls	r3, r2, #23
  406516:	460c      	mov	r4, r1
  406518:	4605      	mov	r5, r0
  40651a:	d507      	bpl.n	40652c <__swrite+0x24>
  40651c:	2200      	movs	r2, #0
  40651e:	2302      	movs	r3, #2
  406520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406524:	f000 fa98 	bl	406a58 <_lseek_r>
  406528:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40652c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406530:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406534:	81a2      	strh	r2, [r4, #12]
  406536:	463b      	mov	r3, r7
  406538:	4632      	mov	r2, r6
  40653a:	4628      	mov	r0, r5
  40653c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406540:	f000 b8c4 	b.w	4066cc <_write_r>

00406544 <__sseek>:
  406544:	b510      	push	{r4, lr}
  406546:	460c      	mov	r4, r1
  406548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40654c:	f000 fa84 	bl	406a58 <_lseek_r>
  406550:	89a3      	ldrh	r3, [r4, #12]
  406552:	1c42      	adds	r2, r0, #1
  406554:	bf0e      	itee	eq
  406556:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40655a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40655e:	6520      	strne	r0, [r4, #80]	; 0x50
  406560:	81a3      	strh	r3, [r4, #12]
  406562:	bd10      	pop	{r4, pc}

00406564 <__sclose>:
  406564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406568:	f000 b958 	b.w	40681c <_close_r>

0040656c <__sprint_r.part.0>:
  40656c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406570:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  406572:	049c      	lsls	r4, r3, #18
  406574:	4693      	mov	fp, r2
  406576:	d52f      	bpl.n	4065d8 <__sprint_r.part.0+0x6c>
  406578:	6893      	ldr	r3, [r2, #8]
  40657a:	6812      	ldr	r2, [r2, #0]
  40657c:	b353      	cbz	r3, 4065d4 <__sprint_r.part.0+0x68>
  40657e:	460e      	mov	r6, r1
  406580:	4607      	mov	r7, r0
  406582:	f102 0908 	add.w	r9, r2, #8
  406586:	e919 0420 	ldmdb	r9, {r5, sl}
  40658a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40658e:	d017      	beq.n	4065c0 <__sprint_r.part.0+0x54>
  406590:	3d04      	subs	r5, #4
  406592:	2400      	movs	r4, #0
  406594:	e001      	b.n	40659a <__sprint_r.part.0+0x2e>
  406596:	45a0      	cmp	r8, r4
  406598:	d010      	beq.n	4065bc <__sprint_r.part.0+0x50>
  40659a:	4632      	mov	r2, r6
  40659c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4065a0:	4638      	mov	r0, r7
  4065a2:	f000 f9ff 	bl	4069a4 <_fputwc_r>
  4065a6:	1c43      	adds	r3, r0, #1
  4065a8:	f104 0401 	add.w	r4, r4, #1
  4065ac:	d1f3      	bne.n	406596 <__sprint_r.part.0+0x2a>
  4065ae:	2300      	movs	r3, #0
  4065b0:	f8cb 3008 	str.w	r3, [fp, #8]
  4065b4:	f8cb 3004 	str.w	r3, [fp, #4]
  4065b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065bc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4065c0:	f02a 0a03 	bic.w	sl, sl, #3
  4065c4:	eba3 030a 	sub.w	r3, r3, sl
  4065c8:	f8cb 3008 	str.w	r3, [fp, #8]
  4065cc:	f109 0908 	add.w	r9, r9, #8
  4065d0:	2b00      	cmp	r3, #0
  4065d2:	d1d8      	bne.n	406586 <__sprint_r.part.0+0x1a>
  4065d4:	2000      	movs	r0, #0
  4065d6:	e7ea      	b.n	4065ae <__sprint_r.part.0+0x42>
  4065d8:	f7fe fd00 	bl	404fdc <__sfvwrite_r>
  4065dc:	2300      	movs	r3, #0
  4065de:	f8cb 3008 	str.w	r3, [fp, #8]
  4065e2:	f8cb 3004 	str.w	r3, [fp, #4]
  4065e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065ea:	bf00      	nop

004065ec <__sprint_r>:
  4065ec:	6893      	ldr	r3, [r2, #8]
  4065ee:	b10b      	cbz	r3, 4065f4 <__sprint_r+0x8>
  4065f0:	f7ff bfbc 	b.w	40656c <__sprint_r.part.0>
  4065f4:	b410      	push	{r4}
  4065f6:	4618      	mov	r0, r3
  4065f8:	6053      	str	r3, [r2, #4]
  4065fa:	bc10      	pop	{r4}
  4065fc:	4770      	bx	lr
  4065fe:	bf00      	nop

00406600 <__swbuf_r>:
  406600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406602:	460d      	mov	r5, r1
  406604:	4614      	mov	r4, r2
  406606:	4606      	mov	r6, r0
  406608:	b110      	cbz	r0, 406610 <__swbuf_r+0x10>
  40660a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40660c:	2b00      	cmp	r3, #0
  40660e:	d04b      	beq.n	4066a8 <__swbuf_r+0xa8>
  406610:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406614:	69a3      	ldr	r3, [r4, #24]
  406616:	60a3      	str	r3, [r4, #8]
  406618:	b291      	uxth	r1, r2
  40661a:	0708      	lsls	r0, r1, #28
  40661c:	d539      	bpl.n	406692 <__swbuf_r+0x92>
  40661e:	6923      	ldr	r3, [r4, #16]
  406620:	2b00      	cmp	r3, #0
  406622:	d036      	beq.n	406692 <__swbuf_r+0x92>
  406624:	b2ed      	uxtb	r5, r5
  406626:	0489      	lsls	r1, r1, #18
  406628:	462f      	mov	r7, r5
  40662a:	d515      	bpl.n	406658 <__swbuf_r+0x58>
  40662c:	6822      	ldr	r2, [r4, #0]
  40662e:	6961      	ldr	r1, [r4, #20]
  406630:	1ad3      	subs	r3, r2, r3
  406632:	428b      	cmp	r3, r1
  406634:	da1c      	bge.n	406670 <__swbuf_r+0x70>
  406636:	3301      	adds	r3, #1
  406638:	68a1      	ldr	r1, [r4, #8]
  40663a:	1c50      	adds	r0, r2, #1
  40663c:	3901      	subs	r1, #1
  40663e:	60a1      	str	r1, [r4, #8]
  406640:	6020      	str	r0, [r4, #0]
  406642:	7015      	strb	r5, [r2, #0]
  406644:	6962      	ldr	r2, [r4, #20]
  406646:	429a      	cmp	r2, r3
  406648:	d01a      	beq.n	406680 <__swbuf_r+0x80>
  40664a:	89a3      	ldrh	r3, [r4, #12]
  40664c:	07db      	lsls	r3, r3, #31
  40664e:	d501      	bpl.n	406654 <__swbuf_r+0x54>
  406650:	2d0a      	cmp	r5, #10
  406652:	d015      	beq.n	406680 <__swbuf_r+0x80>
  406654:	4638      	mov	r0, r7
  406656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406658:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40665a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40665e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406662:	81a2      	strh	r2, [r4, #12]
  406664:	6822      	ldr	r2, [r4, #0]
  406666:	6661      	str	r1, [r4, #100]	; 0x64
  406668:	6961      	ldr	r1, [r4, #20]
  40666a:	1ad3      	subs	r3, r2, r3
  40666c:	428b      	cmp	r3, r1
  40666e:	dbe2      	blt.n	406636 <__swbuf_r+0x36>
  406670:	4621      	mov	r1, r4
  406672:	4630      	mov	r0, r6
  406674:	f7fe fad2 	bl	404c1c <_fflush_r>
  406678:	b940      	cbnz	r0, 40668c <__swbuf_r+0x8c>
  40667a:	6822      	ldr	r2, [r4, #0]
  40667c:	2301      	movs	r3, #1
  40667e:	e7db      	b.n	406638 <__swbuf_r+0x38>
  406680:	4621      	mov	r1, r4
  406682:	4630      	mov	r0, r6
  406684:	f7fe faca 	bl	404c1c <_fflush_r>
  406688:	2800      	cmp	r0, #0
  40668a:	d0e3      	beq.n	406654 <__swbuf_r+0x54>
  40668c:	f04f 37ff 	mov.w	r7, #4294967295
  406690:	e7e0      	b.n	406654 <__swbuf_r+0x54>
  406692:	4621      	mov	r1, r4
  406694:	4630      	mov	r0, r6
  406696:	f7fd f9ef 	bl	403a78 <__swsetup_r>
  40669a:	2800      	cmp	r0, #0
  40669c:	d1f6      	bne.n	40668c <__swbuf_r+0x8c>
  40669e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4066a2:	6923      	ldr	r3, [r4, #16]
  4066a4:	b291      	uxth	r1, r2
  4066a6:	e7bd      	b.n	406624 <__swbuf_r+0x24>
  4066a8:	f7fe fb10 	bl	404ccc <__sinit>
  4066ac:	e7b0      	b.n	406610 <__swbuf_r+0x10>
  4066ae:	bf00      	nop

004066b0 <__ascii_wctomb>:
  4066b0:	b121      	cbz	r1, 4066bc <__ascii_wctomb+0xc>
  4066b2:	2aff      	cmp	r2, #255	; 0xff
  4066b4:	d804      	bhi.n	4066c0 <__ascii_wctomb+0x10>
  4066b6:	700a      	strb	r2, [r1, #0]
  4066b8:	2001      	movs	r0, #1
  4066ba:	4770      	bx	lr
  4066bc:	4608      	mov	r0, r1
  4066be:	4770      	bx	lr
  4066c0:	238a      	movs	r3, #138	; 0x8a
  4066c2:	6003      	str	r3, [r0, #0]
  4066c4:	f04f 30ff 	mov.w	r0, #4294967295
  4066c8:	4770      	bx	lr
  4066ca:	bf00      	nop

004066cc <_write_r>:
  4066cc:	b570      	push	{r4, r5, r6, lr}
  4066ce:	460d      	mov	r5, r1
  4066d0:	4c08      	ldr	r4, [pc, #32]	; (4066f4 <_write_r+0x28>)
  4066d2:	4611      	mov	r1, r2
  4066d4:	4606      	mov	r6, r0
  4066d6:	461a      	mov	r2, r3
  4066d8:	4628      	mov	r0, r5
  4066da:	2300      	movs	r3, #0
  4066dc:	6023      	str	r3, [r4, #0]
  4066de:	f7fa f8db 	bl	400898 <_write>
  4066e2:	1c43      	adds	r3, r0, #1
  4066e4:	d000      	beq.n	4066e8 <_write_r+0x1c>
  4066e6:	bd70      	pop	{r4, r5, r6, pc}
  4066e8:	6823      	ldr	r3, [r4, #0]
  4066ea:	2b00      	cmp	r3, #0
  4066ec:	d0fb      	beq.n	4066e6 <_write_r+0x1a>
  4066ee:	6033      	str	r3, [r6, #0]
  4066f0:	bd70      	pop	{r4, r5, r6, pc}
  4066f2:	bf00      	nop
  4066f4:	20400bd8 	.word	0x20400bd8

004066f8 <__register_exitproc>:
  4066f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4066fc:	4d2c      	ldr	r5, [pc, #176]	; (4067b0 <__register_exitproc+0xb8>)
  4066fe:	4606      	mov	r6, r0
  406700:	6828      	ldr	r0, [r5, #0]
  406702:	4698      	mov	r8, r3
  406704:	460f      	mov	r7, r1
  406706:	4691      	mov	r9, r2
  406708:	f7fe fe2a 	bl	405360 <__retarget_lock_acquire_recursive>
  40670c:	4b29      	ldr	r3, [pc, #164]	; (4067b4 <__register_exitproc+0xbc>)
  40670e:	681c      	ldr	r4, [r3, #0]
  406710:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406714:	2b00      	cmp	r3, #0
  406716:	d03e      	beq.n	406796 <__register_exitproc+0x9e>
  406718:	685a      	ldr	r2, [r3, #4]
  40671a:	2a1f      	cmp	r2, #31
  40671c:	dc1c      	bgt.n	406758 <__register_exitproc+0x60>
  40671e:	f102 0e01 	add.w	lr, r2, #1
  406722:	b176      	cbz	r6, 406742 <__register_exitproc+0x4a>
  406724:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406728:	2401      	movs	r4, #1
  40672a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40672e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406732:	4094      	lsls	r4, r2
  406734:	4320      	orrs	r0, r4
  406736:	2e02      	cmp	r6, #2
  406738:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40673c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406740:	d023      	beq.n	40678a <__register_exitproc+0x92>
  406742:	3202      	adds	r2, #2
  406744:	f8c3 e004 	str.w	lr, [r3, #4]
  406748:	6828      	ldr	r0, [r5, #0]
  40674a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40674e:	f7fe fe09 	bl	405364 <__retarget_lock_release_recursive>
  406752:	2000      	movs	r0, #0
  406754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406758:	4b17      	ldr	r3, [pc, #92]	; (4067b8 <__register_exitproc+0xc0>)
  40675a:	b30b      	cbz	r3, 4067a0 <__register_exitproc+0xa8>
  40675c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406760:	f7fe fe7a 	bl	405458 <malloc>
  406764:	4603      	mov	r3, r0
  406766:	b1d8      	cbz	r0, 4067a0 <__register_exitproc+0xa8>
  406768:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40676c:	6002      	str	r2, [r0, #0]
  40676e:	2100      	movs	r1, #0
  406770:	6041      	str	r1, [r0, #4]
  406772:	460a      	mov	r2, r1
  406774:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406778:	f04f 0e01 	mov.w	lr, #1
  40677c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406780:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406784:	2e00      	cmp	r6, #0
  406786:	d0dc      	beq.n	406742 <__register_exitproc+0x4a>
  406788:	e7cc      	b.n	406724 <__register_exitproc+0x2c>
  40678a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40678e:	430c      	orrs	r4, r1
  406790:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406794:	e7d5      	b.n	406742 <__register_exitproc+0x4a>
  406796:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40679a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40679e:	e7bb      	b.n	406718 <__register_exitproc+0x20>
  4067a0:	6828      	ldr	r0, [r5, #0]
  4067a2:	f7fe fddf 	bl	405364 <__retarget_lock_release_recursive>
  4067a6:	f04f 30ff 	mov.w	r0, #4294967295
  4067aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4067ae:	bf00      	nop
  4067b0:	20400440 	.word	0x20400440
  4067b4:	00406f24 	.word	0x00406f24
  4067b8:	00405459 	.word	0x00405459

004067bc <_calloc_r>:
  4067bc:	b510      	push	{r4, lr}
  4067be:	fb02 f101 	mul.w	r1, r2, r1
  4067c2:	f7fe fe51 	bl	405468 <_malloc_r>
  4067c6:	4604      	mov	r4, r0
  4067c8:	b1d8      	cbz	r0, 406802 <_calloc_r+0x46>
  4067ca:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4067ce:	f022 0203 	bic.w	r2, r2, #3
  4067d2:	3a04      	subs	r2, #4
  4067d4:	2a24      	cmp	r2, #36	; 0x24
  4067d6:	d818      	bhi.n	40680a <_calloc_r+0x4e>
  4067d8:	2a13      	cmp	r2, #19
  4067da:	d914      	bls.n	406806 <_calloc_r+0x4a>
  4067dc:	2300      	movs	r3, #0
  4067de:	2a1b      	cmp	r2, #27
  4067e0:	6003      	str	r3, [r0, #0]
  4067e2:	6043      	str	r3, [r0, #4]
  4067e4:	d916      	bls.n	406814 <_calloc_r+0x58>
  4067e6:	2a24      	cmp	r2, #36	; 0x24
  4067e8:	6083      	str	r3, [r0, #8]
  4067ea:	60c3      	str	r3, [r0, #12]
  4067ec:	bf11      	iteee	ne
  4067ee:	f100 0210 	addne.w	r2, r0, #16
  4067f2:	6103      	streq	r3, [r0, #16]
  4067f4:	6143      	streq	r3, [r0, #20]
  4067f6:	f100 0218 	addeq.w	r2, r0, #24
  4067fa:	2300      	movs	r3, #0
  4067fc:	6013      	str	r3, [r2, #0]
  4067fe:	6053      	str	r3, [r2, #4]
  406800:	6093      	str	r3, [r2, #8]
  406802:	4620      	mov	r0, r4
  406804:	bd10      	pop	{r4, pc}
  406806:	4602      	mov	r2, r0
  406808:	e7f7      	b.n	4067fa <_calloc_r+0x3e>
  40680a:	2100      	movs	r1, #0
  40680c:	f7fb fc46 	bl	40209c <memset>
  406810:	4620      	mov	r0, r4
  406812:	bd10      	pop	{r4, pc}
  406814:	f100 0208 	add.w	r2, r0, #8
  406818:	e7ef      	b.n	4067fa <_calloc_r+0x3e>
  40681a:	bf00      	nop

0040681c <_close_r>:
  40681c:	b538      	push	{r3, r4, r5, lr}
  40681e:	4c07      	ldr	r4, [pc, #28]	; (40683c <_close_r+0x20>)
  406820:	2300      	movs	r3, #0
  406822:	4605      	mov	r5, r0
  406824:	4608      	mov	r0, r1
  406826:	6023      	str	r3, [r4, #0]
  406828:	f7fa fcd6 	bl	4011d8 <_close>
  40682c:	1c43      	adds	r3, r0, #1
  40682e:	d000      	beq.n	406832 <_close_r+0x16>
  406830:	bd38      	pop	{r3, r4, r5, pc}
  406832:	6823      	ldr	r3, [r4, #0]
  406834:	2b00      	cmp	r3, #0
  406836:	d0fb      	beq.n	406830 <_close_r+0x14>
  406838:	602b      	str	r3, [r5, #0]
  40683a:	bd38      	pop	{r3, r4, r5, pc}
  40683c:	20400bd8 	.word	0x20400bd8

00406840 <_fclose_r>:
  406840:	b570      	push	{r4, r5, r6, lr}
  406842:	b159      	cbz	r1, 40685c <_fclose_r+0x1c>
  406844:	4605      	mov	r5, r0
  406846:	460c      	mov	r4, r1
  406848:	b110      	cbz	r0, 406850 <_fclose_r+0x10>
  40684a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40684c:	2b00      	cmp	r3, #0
  40684e:	d03c      	beq.n	4068ca <_fclose_r+0x8a>
  406850:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406852:	07d8      	lsls	r0, r3, #31
  406854:	d505      	bpl.n	406862 <_fclose_r+0x22>
  406856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40685a:	b92b      	cbnz	r3, 406868 <_fclose_r+0x28>
  40685c:	2600      	movs	r6, #0
  40685e:	4630      	mov	r0, r6
  406860:	bd70      	pop	{r4, r5, r6, pc}
  406862:	89a3      	ldrh	r3, [r4, #12]
  406864:	0599      	lsls	r1, r3, #22
  406866:	d53c      	bpl.n	4068e2 <_fclose_r+0xa2>
  406868:	4621      	mov	r1, r4
  40686a:	4628      	mov	r0, r5
  40686c:	f7fe f936 	bl	404adc <__sflush_r>
  406870:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406872:	4606      	mov	r6, r0
  406874:	b133      	cbz	r3, 406884 <_fclose_r+0x44>
  406876:	69e1      	ldr	r1, [r4, #28]
  406878:	4628      	mov	r0, r5
  40687a:	4798      	blx	r3
  40687c:	2800      	cmp	r0, #0
  40687e:	bfb8      	it	lt
  406880:	f04f 36ff 	movlt.w	r6, #4294967295
  406884:	89a3      	ldrh	r3, [r4, #12]
  406886:	061a      	lsls	r2, r3, #24
  406888:	d422      	bmi.n	4068d0 <_fclose_r+0x90>
  40688a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40688c:	b141      	cbz	r1, 4068a0 <_fclose_r+0x60>
  40688e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406892:	4299      	cmp	r1, r3
  406894:	d002      	beq.n	40689c <_fclose_r+0x5c>
  406896:	4628      	mov	r0, r5
  406898:	f7fe faba 	bl	404e10 <_free_r>
  40689c:	2300      	movs	r3, #0
  40689e:	6323      	str	r3, [r4, #48]	; 0x30
  4068a0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4068a2:	b121      	cbz	r1, 4068ae <_fclose_r+0x6e>
  4068a4:	4628      	mov	r0, r5
  4068a6:	f7fe fab3 	bl	404e10 <_free_r>
  4068aa:	2300      	movs	r3, #0
  4068ac:	6463      	str	r3, [r4, #68]	; 0x44
  4068ae:	f7fe fa39 	bl	404d24 <__sfp_lock_acquire>
  4068b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4068b4:	2200      	movs	r2, #0
  4068b6:	07db      	lsls	r3, r3, #31
  4068b8:	81a2      	strh	r2, [r4, #12]
  4068ba:	d50e      	bpl.n	4068da <_fclose_r+0x9a>
  4068bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068be:	f7fe fd4d 	bl	40535c <__retarget_lock_close_recursive>
  4068c2:	f7fe fa35 	bl	404d30 <__sfp_lock_release>
  4068c6:	4630      	mov	r0, r6
  4068c8:	bd70      	pop	{r4, r5, r6, pc}
  4068ca:	f7fe f9ff 	bl	404ccc <__sinit>
  4068ce:	e7bf      	b.n	406850 <_fclose_r+0x10>
  4068d0:	6921      	ldr	r1, [r4, #16]
  4068d2:	4628      	mov	r0, r5
  4068d4:	f7fe fa9c 	bl	404e10 <_free_r>
  4068d8:	e7d7      	b.n	40688a <_fclose_r+0x4a>
  4068da:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068dc:	f7fe fd42 	bl	405364 <__retarget_lock_release_recursive>
  4068e0:	e7ec      	b.n	4068bc <_fclose_r+0x7c>
  4068e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068e4:	f7fe fd3c 	bl	405360 <__retarget_lock_acquire_recursive>
  4068e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4068ec:	2b00      	cmp	r3, #0
  4068ee:	d1bb      	bne.n	406868 <_fclose_r+0x28>
  4068f0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4068f2:	f016 0601 	ands.w	r6, r6, #1
  4068f6:	d1b1      	bne.n	40685c <_fclose_r+0x1c>
  4068f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4068fa:	f7fe fd33 	bl	405364 <__retarget_lock_release_recursive>
  4068fe:	4630      	mov	r0, r6
  406900:	bd70      	pop	{r4, r5, r6, pc}
  406902:	bf00      	nop

00406904 <__fputwc>:
  406904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406908:	b082      	sub	sp, #8
  40690a:	4680      	mov	r8, r0
  40690c:	4689      	mov	r9, r1
  40690e:	4614      	mov	r4, r2
  406910:	f7fe fd06 	bl	405320 <__locale_mb_cur_max>
  406914:	2801      	cmp	r0, #1
  406916:	d036      	beq.n	406986 <__fputwc+0x82>
  406918:	464a      	mov	r2, r9
  40691a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40691e:	a901      	add	r1, sp, #4
  406920:	4640      	mov	r0, r8
  406922:	f000 f8c5 	bl	406ab0 <_wcrtomb_r>
  406926:	1c42      	adds	r2, r0, #1
  406928:	4606      	mov	r6, r0
  40692a:	d025      	beq.n	406978 <__fputwc+0x74>
  40692c:	b3a8      	cbz	r0, 40699a <__fputwc+0x96>
  40692e:	f89d e004 	ldrb.w	lr, [sp, #4]
  406932:	2500      	movs	r5, #0
  406934:	f10d 0a04 	add.w	sl, sp, #4
  406938:	e009      	b.n	40694e <__fputwc+0x4a>
  40693a:	6823      	ldr	r3, [r4, #0]
  40693c:	1c5a      	adds	r2, r3, #1
  40693e:	6022      	str	r2, [r4, #0]
  406940:	f883 e000 	strb.w	lr, [r3]
  406944:	3501      	adds	r5, #1
  406946:	42b5      	cmp	r5, r6
  406948:	d227      	bcs.n	40699a <__fputwc+0x96>
  40694a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40694e:	68a3      	ldr	r3, [r4, #8]
  406950:	3b01      	subs	r3, #1
  406952:	2b00      	cmp	r3, #0
  406954:	60a3      	str	r3, [r4, #8]
  406956:	daf0      	bge.n	40693a <__fputwc+0x36>
  406958:	69a7      	ldr	r7, [r4, #24]
  40695a:	42bb      	cmp	r3, r7
  40695c:	4671      	mov	r1, lr
  40695e:	4622      	mov	r2, r4
  406960:	4640      	mov	r0, r8
  406962:	db02      	blt.n	40696a <__fputwc+0x66>
  406964:	f1be 0f0a 	cmp.w	lr, #10
  406968:	d1e7      	bne.n	40693a <__fputwc+0x36>
  40696a:	f7ff fe49 	bl	406600 <__swbuf_r>
  40696e:	1c43      	adds	r3, r0, #1
  406970:	d1e8      	bne.n	406944 <__fputwc+0x40>
  406972:	b002      	add	sp, #8
  406974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406978:	89a3      	ldrh	r3, [r4, #12]
  40697a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40697e:	81a3      	strh	r3, [r4, #12]
  406980:	b002      	add	sp, #8
  406982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406986:	f109 33ff 	add.w	r3, r9, #4294967295
  40698a:	2bfe      	cmp	r3, #254	; 0xfe
  40698c:	d8c4      	bhi.n	406918 <__fputwc+0x14>
  40698e:	fa5f fe89 	uxtb.w	lr, r9
  406992:	4606      	mov	r6, r0
  406994:	f88d e004 	strb.w	lr, [sp, #4]
  406998:	e7cb      	b.n	406932 <__fputwc+0x2e>
  40699a:	4648      	mov	r0, r9
  40699c:	b002      	add	sp, #8
  40699e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069a2:	bf00      	nop

004069a4 <_fputwc_r>:
  4069a4:	b530      	push	{r4, r5, lr}
  4069a6:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4069a8:	f013 0f01 	tst.w	r3, #1
  4069ac:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4069b0:	4614      	mov	r4, r2
  4069b2:	b083      	sub	sp, #12
  4069b4:	4605      	mov	r5, r0
  4069b6:	b29a      	uxth	r2, r3
  4069b8:	d101      	bne.n	4069be <_fputwc_r+0x1a>
  4069ba:	0590      	lsls	r0, r2, #22
  4069bc:	d51c      	bpl.n	4069f8 <_fputwc_r+0x54>
  4069be:	0490      	lsls	r0, r2, #18
  4069c0:	d406      	bmi.n	4069d0 <_fputwc_r+0x2c>
  4069c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4069c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4069c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4069cc:	81a3      	strh	r3, [r4, #12]
  4069ce:	6662      	str	r2, [r4, #100]	; 0x64
  4069d0:	4628      	mov	r0, r5
  4069d2:	4622      	mov	r2, r4
  4069d4:	f7ff ff96 	bl	406904 <__fputwc>
  4069d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4069da:	07da      	lsls	r2, r3, #31
  4069dc:	4605      	mov	r5, r0
  4069de:	d402      	bmi.n	4069e6 <_fputwc_r+0x42>
  4069e0:	89a3      	ldrh	r3, [r4, #12]
  4069e2:	059b      	lsls	r3, r3, #22
  4069e4:	d502      	bpl.n	4069ec <_fputwc_r+0x48>
  4069e6:	4628      	mov	r0, r5
  4069e8:	b003      	add	sp, #12
  4069ea:	bd30      	pop	{r4, r5, pc}
  4069ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069ee:	f7fe fcb9 	bl	405364 <__retarget_lock_release_recursive>
  4069f2:	4628      	mov	r0, r5
  4069f4:	b003      	add	sp, #12
  4069f6:	bd30      	pop	{r4, r5, pc}
  4069f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069fa:	9101      	str	r1, [sp, #4]
  4069fc:	f7fe fcb0 	bl	405360 <__retarget_lock_acquire_recursive>
  406a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a04:	9901      	ldr	r1, [sp, #4]
  406a06:	b29a      	uxth	r2, r3
  406a08:	e7d9      	b.n	4069be <_fputwc_r+0x1a>
  406a0a:	bf00      	nop

00406a0c <_fstat_r>:
  406a0c:	b538      	push	{r3, r4, r5, lr}
  406a0e:	460b      	mov	r3, r1
  406a10:	4c07      	ldr	r4, [pc, #28]	; (406a30 <_fstat_r+0x24>)
  406a12:	4605      	mov	r5, r0
  406a14:	4611      	mov	r1, r2
  406a16:	4618      	mov	r0, r3
  406a18:	2300      	movs	r3, #0
  406a1a:	6023      	str	r3, [r4, #0]
  406a1c:	f7fa fbdf 	bl	4011de <_fstat>
  406a20:	1c43      	adds	r3, r0, #1
  406a22:	d000      	beq.n	406a26 <_fstat_r+0x1a>
  406a24:	bd38      	pop	{r3, r4, r5, pc}
  406a26:	6823      	ldr	r3, [r4, #0]
  406a28:	2b00      	cmp	r3, #0
  406a2a:	d0fb      	beq.n	406a24 <_fstat_r+0x18>
  406a2c:	602b      	str	r3, [r5, #0]
  406a2e:	bd38      	pop	{r3, r4, r5, pc}
  406a30:	20400bd8 	.word	0x20400bd8

00406a34 <_isatty_r>:
  406a34:	b538      	push	{r3, r4, r5, lr}
  406a36:	4c07      	ldr	r4, [pc, #28]	; (406a54 <_isatty_r+0x20>)
  406a38:	2300      	movs	r3, #0
  406a3a:	4605      	mov	r5, r0
  406a3c:	4608      	mov	r0, r1
  406a3e:	6023      	str	r3, [r4, #0]
  406a40:	f7fa fbd2 	bl	4011e8 <_isatty>
  406a44:	1c43      	adds	r3, r0, #1
  406a46:	d000      	beq.n	406a4a <_isatty_r+0x16>
  406a48:	bd38      	pop	{r3, r4, r5, pc}
  406a4a:	6823      	ldr	r3, [r4, #0]
  406a4c:	2b00      	cmp	r3, #0
  406a4e:	d0fb      	beq.n	406a48 <_isatty_r+0x14>
  406a50:	602b      	str	r3, [r5, #0]
  406a52:	bd38      	pop	{r3, r4, r5, pc}
  406a54:	20400bd8 	.word	0x20400bd8

00406a58 <_lseek_r>:
  406a58:	b570      	push	{r4, r5, r6, lr}
  406a5a:	460d      	mov	r5, r1
  406a5c:	4c08      	ldr	r4, [pc, #32]	; (406a80 <_lseek_r+0x28>)
  406a5e:	4611      	mov	r1, r2
  406a60:	4606      	mov	r6, r0
  406a62:	461a      	mov	r2, r3
  406a64:	4628      	mov	r0, r5
  406a66:	2300      	movs	r3, #0
  406a68:	6023      	str	r3, [r4, #0]
  406a6a:	f7fa fbbf 	bl	4011ec <_lseek>
  406a6e:	1c43      	adds	r3, r0, #1
  406a70:	d000      	beq.n	406a74 <_lseek_r+0x1c>
  406a72:	bd70      	pop	{r4, r5, r6, pc}
  406a74:	6823      	ldr	r3, [r4, #0]
  406a76:	2b00      	cmp	r3, #0
  406a78:	d0fb      	beq.n	406a72 <_lseek_r+0x1a>
  406a7a:	6033      	str	r3, [r6, #0]
  406a7c:	bd70      	pop	{r4, r5, r6, pc}
  406a7e:	bf00      	nop
  406a80:	20400bd8 	.word	0x20400bd8

00406a84 <_read_r>:
  406a84:	b570      	push	{r4, r5, r6, lr}
  406a86:	460d      	mov	r5, r1
  406a88:	4c08      	ldr	r4, [pc, #32]	; (406aac <_read_r+0x28>)
  406a8a:	4611      	mov	r1, r2
  406a8c:	4606      	mov	r6, r0
  406a8e:	461a      	mov	r2, r3
  406a90:	4628      	mov	r0, r5
  406a92:	2300      	movs	r3, #0
  406a94:	6023      	str	r3, [r4, #0]
  406a96:	f7f9 fee1 	bl	40085c <_read>
  406a9a:	1c43      	adds	r3, r0, #1
  406a9c:	d000      	beq.n	406aa0 <_read_r+0x1c>
  406a9e:	bd70      	pop	{r4, r5, r6, pc}
  406aa0:	6823      	ldr	r3, [r4, #0]
  406aa2:	2b00      	cmp	r3, #0
  406aa4:	d0fb      	beq.n	406a9e <_read_r+0x1a>
  406aa6:	6033      	str	r3, [r6, #0]
  406aa8:	bd70      	pop	{r4, r5, r6, pc}
  406aaa:	bf00      	nop
  406aac:	20400bd8 	.word	0x20400bd8

00406ab0 <_wcrtomb_r>:
  406ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  406ab2:	4606      	mov	r6, r0
  406ab4:	b085      	sub	sp, #20
  406ab6:	461f      	mov	r7, r3
  406ab8:	b189      	cbz	r1, 406ade <_wcrtomb_r+0x2e>
  406aba:	4c10      	ldr	r4, [pc, #64]	; (406afc <_wcrtomb_r+0x4c>)
  406abc:	4d10      	ldr	r5, [pc, #64]	; (406b00 <_wcrtomb_r+0x50>)
  406abe:	6824      	ldr	r4, [r4, #0]
  406ac0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406ac2:	2c00      	cmp	r4, #0
  406ac4:	bf08      	it	eq
  406ac6:	462c      	moveq	r4, r5
  406ac8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406acc:	47a0      	blx	r4
  406ace:	1c43      	adds	r3, r0, #1
  406ad0:	d103      	bne.n	406ada <_wcrtomb_r+0x2a>
  406ad2:	2200      	movs	r2, #0
  406ad4:	238a      	movs	r3, #138	; 0x8a
  406ad6:	603a      	str	r2, [r7, #0]
  406ad8:	6033      	str	r3, [r6, #0]
  406ada:	b005      	add	sp, #20
  406adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ade:	460c      	mov	r4, r1
  406ae0:	4906      	ldr	r1, [pc, #24]	; (406afc <_wcrtomb_r+0x4c>)
  406ae2:	4a07      	ldr	r2, [pc, #28]	; (406b00 <_wcrtomb_r+0x50>)
  406ae4:	6809      	ldr	r1, [r1, #0]
  406ae6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406ae8:	2900      	cmp	r1, #0
  406aea:	bf08      	it	eq
  406aec:	4611      	moveq	r1, r2
  406aee:	4622      	mov	r2, r4
  406af0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406af4:	a901      	add	r1, sp, #4
  406af6:	47a0      	blx	r4
  406af8:	e7e9      	b.n	406ace <_wcrtomb_r+0x1e>
  406afa:	bf00      	nop
  406afc:	20400010 	.word	0x20400010
  406b00:	20400444 	.word	0x20400444

00406b04 <__aeabi_dcmpun>:
  406b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406b0c:	d102      	bne.n	406b14 <__aeabi_dcmpun+0x10>
  406b0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406b12:	d10a      	bne.n	406b2a <__aeabi_dcmpun+0x26>
  406b14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406b1c:	d102      	bne.n	406b24 <__aeabi_dcmpun+0x20>
  406b1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406b22:	d102      	bne.n	406b2a <__aeabi_dcmpun+0x26>
  406b24:	f04f 0000 	mov.w	r0, #0
  406b28:	4770      	bx	lr
  406b2a:	f04f 0001 	mov.w	r0, #1
  406b2e:	4770      	bx	lr

00406b30 <__aeabi_d2iz>:
  406b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406b34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406b38:	d215      	bcs.n	406b66 <__aeabi_d2iz+0x36>
  406b3a:	d511      	bpl.n	406b60 <__aeabi_d2iz+0x30>
  406b3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406b44:	d912      	bls.n	406b6c <__aeabi_d2iz+0x3c>
  406b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406b52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406b56:	fa23 f002 	lsr.w	r0, r3, r2
  406b5a:	bf18      	it	ne
  406b5c:	4240      	negne	r0, r0
  406b5e:	4770      	bx	lr
  406b60:	f04f 0000 	mov.w	r0, #0
  406b64:	4770      	bx	lr
  406b66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406b6a:	d105      	bne.n	406b78 <__aeabi_d2iz+0x48>
  406b6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406b70:	bf08      	it	eq
  406b72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406b76:	4770      	bx	lr
  406b78:	f04f 0000 	mov.w	r0, #0
  406b7c:	4770      	bx	lr
  406b7e:	bf00      	nop

00406b80 <__aeabi_uldivmod>:
  406b80:	b953      	cbnz	r3, 406b98 <__aeabi_uldivmod+0x18>
  406b82:	b94a      	cbnz	r2, 406b98 <__aeabi_uldivmod+0x18>
  406b84:	2900      	cmp	r1, #0
  406b86:	bf08      	it	eq
  406b88:	2800      	cmpeq	r0, #0
  406b8a:	bf1c      	itt	ne
  406b8c:	f04f 31ff 	movne.w	r1, #4294967295
  406b90:	f04f 30ff 	movne.w	r0, #4294967295
  406b94:	f000 b97a 	b.w	406e8c <__aeabi_idiv0>
  406b98:	f1ad 0c08 	sub.w	ip, sp, #8
  406b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406ba0:	f000 f806 	bl	406bb0 <__udivmoddi4>
  406ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
  406ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406bac:	b004      	add	sp, #16
  406bae:	4770      	bx	lr

00406bb0 <__udivmoddi4>:
  406bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406bb4:	468c      	mov	ip, r1
  406bb6:	460d      	mov	r5, r1
  406bb8:	4604      	mov	r4, r0
  406bba:	9e08      	ldr	r6, [sp, #32]
  406bbc:	2b00      	cmp	r3, #0
  406bbe:	d151      	bne.n	406c64 <__udivmoddi4+0xb4>
  406bc0:	428a      	cmp	r2, r1
  406bc2:	4617      	mov	r7, r2
  406bc4:	d96d      	bls.n	406ca2 <__udivmoddi4+0xf2>
  406bc6:	fab2 fe82 	clz	lr, r2
  406bca:	f1be 0f00 	cmp.w	lr, #0
  406bce:	d00b      	beq.n	406be8 <__udivmoddi4+0x38>
  406bd0:	f1ce 0c20 	rsb	ip, lr, #32
  406bd4:	fa01 f50e 	lsl.w	r5, r1, lr
  406bd8:	fa20 fc0c 	lsr.w	ip, r0, ip
  406bdc:	fa02 f70e 	lsl.w	r7, r2, lr
  406be0:	ea4c 0c05 	orr.w	ip, ip, r5
  406be4:	fa00 f40e 	lsl.w	r4, r0, lr
  406be8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406bec:	0c25      	lsrs	r5, r4, #16
  406bee:	fbbc f8fa 	udiv	r8, ip, sl
  406bf2:	fa1f f987 	uxth.w	r9, r7
  406bf6:	fb0a cc18 	mls	ip, sl, r8, ip
  406bfa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406bfe:	fb08 f309 	mul.w	r3, r8, r9
  406c02:	42ab      	cmp	r3, r5
  406c04:	d90a      	bls.n	406c1c <__udivmoddi4+0x6c>
  406c06:	19ed      	adds	r5, r5, r7
  406c08:	f108 32ff 	add.w	r2, r8, #4294967295
  406c0c:	f080 8123 	bcs.w	406e56 <__udivmoddi4+0x2a6>
  406c10:	42ab      	cmp	r3, r5
  406c12:	f240 8120 	bls.w	406e56 <__udivmoddi4+0x2a6>
  406c16:	f1a8 0802 	sub.w	r8, r8, #2
  406c1a:	443d      	add	r5, r7
  406c1c:	1aed      	subs	r5, r5, r3
  406c1e:	b2a4      	uxth	r4, r4
  406c20:	fbb5 f0fa 	udiv	r0, r5, sl
  406c24:	fb0a 5510 	mls	r5, sl, r0, r5
  406c28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406c2c:	fb00 f909 	mul.w	r9, r0, r9
  406c30:	45a1      	cmp	r9, r4
  406c32:	d909      	bls.n	406c48 <__udivmoddi4+0x98>
  406c34:	19e4      	adds	r4, r4, r7
  406c36:	f100 33ff 	add.w	r3, r0, #4294967295
  406c3a:	f080 810a 	bcs.w	406e52 <__udivmoddi4+0x2a2>
  406c3e:	45a1      	cmp	r9, r4
  406c40:	f240 8107 	bls.w	406e52 <__udivmoddi4+0x2a2>
  406c44:	3802      	subs	r0, #2
  406c46:	443c      	add	r4, r7
  406c48:	eba4 0409 	sub.w	r4, r4, r9
  406c4c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406c50:	2100      	movs	r1, #0
  406c52:	2e00      	cmp	r6, #0
  406c54:	d061      	beq.n	406d1a <__udivmoddi4+0x16a>
  406c56:	fa24 f40e 	lsr.w	r4, r4, lr
  406c5a:	2300      	movs	r3, #0
  406c5c:	6034      	str	r4, [r6, #0]
  406c5e:	6073      	str	r3, [r6, #4]
  406c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c64:	428b      	cmp	r3, r1
  406c66:	d907      	bls.n	406c78 <__udivmoddi4+0xc8>
  406c68:	2e00      	cmp	r6, #0
  406c6a:	d054      	beq.n	406d16 <__udivmoddi4+0x166>
  406c6c:	2100      	movs	r1, #0
  406c6e:	e886 0021 	stmia.w	r6, {r0, r5}
  406c72:	4608      	mov	r0, r1
  406c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c78:	fab3 f183 	clz	r1, r3
  406c7c:	2900      	cmp	r1, #0
  406c7e:	f040 808e 	bne.w	406d9e <__udivmoddi4+0x1ee>
  406c82:	42ab      	cmp	r3, r5
  406c84:	d302      	bcc.n	406c8c <__udivmoddi4+0xdc>
  406c86:	4282      	cmp	r2, r0
  406c88:	f200 80fa 	bhi.w	406e80 <__udivmoddi4+0x2d0>
  406c8c:	1a84      	subs	r4, r0, r2
  406c8e:	eb65 0503 	sbc.w	r5, r5, r3
  406c92:	2001      	movs	r0, #1
  406c94:	46ac      	mov	ip, r5
  406c96:	2e00      	cmp	r6, #0
  406c98:	d03f      	beq.n	406d1a <__udivmoddi4+0x16a>
  406c9a:	e886 1010 	stmia.w	r6, {r4, ip}
  406c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ca2:	b912      	cbnz	r2, 406caa <__udivmoddi4+0xfa>
  406ca4:	2701      	movs	r7, #1
  406ca6:	fbb7 f7f2 	udiv	r7, r7, r2
  406caa:	fab7 fe87 	clz	lr, r7
  406cae:	f1be 0f00 	cmp.w	lr, #0
  406cb2:	d134      	bne.n	406d1e <__udivmoddi4+0x16e>
  406cb4:	1beb      	subs	r3, r5, r7
  406cb6:	0c3a      	lsrs	r2, r7, #16
  406cb8:	fa1f fc87 	uxth.w	ip, r7
  406cbc:	2101      	movs	r1, #1
  406cbe:	fbb3 f8f2 	udiv	r8, r3, r2
  406cc2:	0c25      	lsrs	r5, r4, #16
  406cc4:	fb02 3318 	mls	r3, r2, r8, r3
  406cc8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406ccc:	fb0c f308 	mul.w	r3, ip, r8
  406cd0:	42ab      	cmp	r3, r5
  406cd2:	d907      	bls.n	406ce4 <__udivmoddi4+0x134>
  406cd4:	19ed      	adds	r5, r5, r7
  406cd6:	f108 30ff 	add.w	r0, r8, #4294967295
  406cda:	d202      	bcs.n	406ce2 <__udivmoddi4+0x132>
  406cdc:	42ab      	cmp	r3, r5
  406cde:	f200 80d1 	bhi.w	406e84 <__udivmoddi4+0x2d4>
  406ce2:	4680      	mov	r8, r0
  406ce4:	1aed      	subs	r5, r5, r3
  406ce6:	b2a3      	uxth	r3, r4
  406ce8:	fbb5 f0f2 	udiv	r0, r5, r2
  406cec:	fb02 5510 	mls	r5, r2, r0, r5
  406cf0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406cf4:	fb0c fc00 	mul.w	ip, ip, r0
  406cf8:	45a4      	cmp	ip, r4
  406cfa:	d907      	bls.n	406d0c <__udivmoddi4+0x15c>
  406cfc:	19e4      	adds	r4, r4, r7
  406cfe:	f100 33ff 	add.w	r3, r0, #4294967295
  406d02:	d202      	bcs.n	406d0a <__udivmoddi4+0x15a>
  406d04:	45a4      	cmp	ip, r4
  406d06:	f200 80b8 	bhi.w	406e7a <__udivmoddi4+0x2ca>
  406d0a:	4618      	mov	r0, r3
  406d0c:	eba4 040c 	sub.w	r4, r4, ip
  406d10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406d14:	e79d      	b.n	406c52 <__udivmoddi4+0xa2>
  406d16:	4631      	mov	r1, r6
  406d18:	4630      	mov	r0, r6
  406d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d1e:	f1ce 0420 	rsb	r4, lr, #32
  406d22:	fa05 f30e 	lsl.w	r3, r5, lr
  406d26:	fa07 f70e 	lsl.w	r7, r7, lr
  406d2a:	fa20 f804 	lsr.w	r8, r0, r4
  406d2e:	0c3a      	lsrs	r2, r7, #16
  406d30:	fa25 f404 	lsr.w	r4, r5, r4
  406d34:	ea48 0803 	orr.w	r8, r8, r3
  406d38:	fbb4 f1f2 	udiv	r1, r4, r2
  406d3c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406d40:	fb02 4411 	mls	r4, r2, r1, r4
  406d44:	fa1f fc87 	uxth.w	ip, r7
  406d48:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406d4c:	fb01 f30c 	mul.w	r3, r1, ip
  406d50:	42ab      	cmp	r3, r5
  406d52:	fa00 f40e 	lsl.w	r4, r0, lr
  406d56:	d909      	bls.n	406d6c <__udivmoddi4+0x1bc>
  406d58:	19ed      	adds	r5, r5, r7
  406d5a:	f101 30ff 	add.w	r0, r1, #4294967295
  406d5e:	f080 808a 	bcs.w	406e76 <__udivmoddi4+0x2c6>
  406d62:	42ab      	cmp	r3, r5
  406d64:	f240 8087 	bls.w	406e76 <__udivmoddi4+0x2c6>
  406d68:	3902      	subs	r1, #2
  406d6a:	443d      	add	r5, r7
  406d6c:	1aeb      	subs	r3, r5, r3
  406d6e:	fa1f f588 	uxth.w	r5, r8
  406d72:	fbb3 f0f2 	udiv	r0, r3, r2
  406d76:	fb02 3310 	mls	r3, r2, r0, r3
  406d7a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406d7e:	fb00 f30c 	mul.w	r3, r0, ip
  406d82:	42ab      	cmp	r3, r5
  406d84:	d907      	bls.n	406d96 <__udivmoddi4+0x1e6>
  406d86:	19ed      	adds	r5, r5, r7
  406d88:	f100 38ff 	add.w	r8, r0, #4294967295
  406d8c:	d26f      	bcs.n	406e6e <__udivmoddi4+0x2be>
  406d8e:	42ab      	cmp	r3, r5
  406d90:	d96d      	bls.n	406e6e <__udivmoddi4+0x2be>
  406d92:	3802      	subs	r0, #2
  406d94:	443d      	add	r5, r7
  406d96:	1aeb      	subs	r3, r5, r3
  406d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406d9c:	e78f      	b.n	406cbe <__udivmoddi4+0x10e>
  406d9e:	f1c1 0720 	rsb	r7, r1, #32
  406da2:	fa22 f807 	lsr.w	r8, r2, r7
  406da6:	408b      	lsls	r3, r1
  406da8:	fa05 f401 	lsl.w	r4, r5, r1
  406dac:	ea48 0303 	orr.w	r3, r8, r3
  406db0:	fa20 fe07 	lsr.w	lr, r0, r7
  406db4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406db8:	40fd      	lsrs	r5, r7
  406dba:	ea4e 0e04 	orr.w	lr, lr, r4
  406dbe:	fbb5 f9fc 	udiv	r9, r5, ip
  406dc2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406dc6:	fb0c 5519 	mls	r5, ip, r9, r5
  406dca:	fa1f f883 	uxth.w	r8, r3
  406dce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406dd2:	fb09 f408 	mul.w	r4, r9, r8
  406dd6:	42ac      	cmp	r4, r5
  406dd8:	fa02 f201 	lsl.w	r2, r2, r1
  406ddc:	fa00 fa01 	lsl.w	sl, r0, r1
  406de0:	d908      	bls.n	406df4 <__udivmoddi4+0x244>
  406de2:	18ed      	adds	r5, r5, r3
  406de4:	f109 30ff 	add.w	r0, r9, #4294967295
  406de8:	d243      	bcs.n	406e72 <__udivmoddi4+0x2c2>
  406dea:	42ac      	cmp	r4, r5
  406dec:	d941      	bls.n	406e72 <__udivmoddi4+0x2c2>
  406dee:	f1a9 0902 	sub.w	r9, r9, #2
  406df2:	441d      	add	r5, r3
  406df4:	1b2d      	subs	r5, r5, r4
  406df6:	fa1f fe8e 	uxth.w	lr, lr
  406dfa:	fbb5 f0fc 	udiv	r0, r5, ip
  406dfe:	fb0c 5510 	mls	r5, ip, r0, r5
  406e02:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406e06:	fb00 f808 	mul.w	r8, r0, r8
  406e0a:	45a0      	cmp	r8, r4
  406e0c:	d907      	bls.n	406e1e <__udivmoddi4+0x26e>
  406e0e:	18e4      	adds	r4, r4, r3
  406e10:	f100 35ff 	add.w	r5, r0, #4294967295
  406e14:	d229      	bcs.n	406e6a <__udivmoddi4+0x2ba>
  406e16:	45a0      	cmp	r8, r4
  406e18:	d927      	bls.n	406e6a <__udivmoddi4+0x2ba>
  406e1a:	3802      	subs	r0, #2
  406e1c:	441c      	add	r4, r3
  406e1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406e22:	eba4 0408 	sub.w	r4, r4, r8
  406e26:	fba0 8902 	umull	r8, r9, r0, r2
  406e2a:	454c      	cmp	r4, r9
  406e2c:	46c6      	mov	lr, r8
  406e2e:	464d      	mov	r5, r9
  406e30:	d315      	bcc.n	406e5e <__udivmoddi4+0x2ae>
  406e32:	d012      	beq.n	406e5a <__udivmoddi4+0x2aa>
  406e34:	b156      	cbz	r6, 406e4c <__udivmoddi4+0x29c>
  406e36:	ebba 030e 	subs.w	r3, sl, lr
  406e3a:	eb64 0405 	sbc.w	r4, r4, r5
  406e3e:	fa04 f707 	lsl.w	r7, r4, r7
  406e42:	40cb      	lsrs	r3, r1
  406e44:	431f      	orrs	r7, r3
  406e46:	40cc      	lsrs	r4, r1
  406e48:	6037      	str	r7, [r6, #0]
  406e4a:	6074      	str	r4, [r6, #4]
  406e4c:	2100      	movs	r1, #0
  406e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e52:	4618      	mov	r0, r3
  406e54:	e6f8      	b.n	406c48 <__udivmoddi4+0x98>
  406e56:	4690      	mov	r8, r2
  406e58:	e6e0      	b.n	406c1c <__udivmoddi4+0x6c>
  406e5a:	45c2      	cmp	sl, r8
  406e5c:	d2ea      	bcs.n	406e34 <__udivmoddi4+0x284>
  406e5e:	ebb8 0e02 	subs.w	lr, r8, r2
  406e62:	eb69 0503 	sbc.w	r5, r9, r3
  406e66:	3801      	subs	r0, #1
  406e68:	e7e4      	b.n	406e34 <__udivmoddi4+0x284>
  406e6a:	4628      	mov	r0, r5
  406e6c:	e7d7      	b.n	406e1e <__udivmoddi4+0x26e>
  406e6e:	4640      	mov	r0, r8
  406e70:	e791      	b.n	406d96 <__udivmoddi4+0x1e6>
  406e72:	4681      	mov	r9, r0
  406e74:	e7be      	b.n	406df4 <__udivmoddi4+0x244>
  406e76:	4601      	mov	r1, r0
  406e78:	e778      	b.n	406d6c <__udivmoddi4+0x1bc>
  406e7a:	3802      	subs	r0, #2
  406e7c:	443c      	add	r4, r7
  406e7e:	e745      	b.n	406d0c <__udivmoddi4+0x15c>
  406e80:	4608      	mov	r0, r1
  406e82:	e708      	b.n	406c96 <__udivmoddi4+0xe6>
  406e84:	f1a8 0802 	sub.w	r8, r8, #2
  406e88:	443d      	add	r5, r7
  406e8a:	e72b      	b.n	406ce4 <__udivmoddi4+0x134>

00406e8c <__aeabi_idiv0>:
  406e8c:	4770      	bx	lr
  406e8e:	bf00      	nop
  406e90:	72746e45 	.word	0x72746e45
  406e94:	0020756f 	.word	0x0020756f
  406e98:	616b616b 	.word	0x616b616b
  406e9c:	0020616b 	.word	0x0020616b
  406ea0:	4c202d2d 	.word	0x4c202d2d
  406ea4:	736f6d75 	.word	0x736f6d75
  406ea8:	616d5320 	.word	0x616d5320
  406eac:	4c207472 	.word	0x4c207472
  406eb0:	74686769 	.word	0x74686769
  406eb4:	6e757220 	.word	0x6e757220
  406eb8:	676e696e 	.word	0x676e696e
  406ebc:	0d2d2d20 	.word	0x0d2d2d20
  406ec0:	202d2d0a 	.word	0x202d2d0a
  406ec4:	454d4153 	.word	0x454d4153
  406ec8:	582d3037 	.word	0x582d3037
  406ecc:	20444c50 	.word	0x20444c50
  406ed0:	0a0d2d2d 	.word	0x0a0d2d2d
  406ed4:	43202d2d 	.word	0x43202d2d
  406ed8:	69706d6f 	.word	0x69706d6f
  406edc:	3a64656c 	.word	0x3a64656c
  406ee0:	79614d20 	.word	0x79614d20
  406ee4:	20313220 	.word	0x20313220
  406ee8:	38313032 	.word	0x38313032
  406eec:	3a383120 	.word	0x3a383120
  406ef0:	353a3834 	.word	0x353a3834
  406ef4:	2d2d2032 	.word	0x2d2d2032
  406ef8:	0000000d 	.word	0x0000000d
  406efc:	656d754c 	.word	0x656d754c
  406f00:	3a20736e 	.word	0x3a20736e
  406f04:	20642520 	.word	0x20642520
  406f08:	00000a0d 	.word	0x00000a0d
  406f0c:	63617473 	.word	0x63617473
  406f10:	766f206b 	.word	0x766f206b
  406f14:	6c667265 	.word	0x6c667265
  406f18:	2520776f 	.word	0x2520776f
  406f1c:	73252078 	.word	0x73252078
  406f20:	00000a0d 	.word	0x00000a0d

00406f24 <_global_impure_ptr>:
  406f24:	20400018 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  406f34:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  406f44:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  406f54:	37363534 62613938 66656463 00000000     456789abcdef....
  406f64:	6c756e28 0000296c 00000030              (null)..0...

00406f70 <blanks.7238>:
  406f70:	20202020 20202020 20202020 20202020                     

00406f80 <zeroes.7239>:
  406f80:	30303030 30303030 30303030 30303030     0000000000000000
  406f90:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  406fa0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00406fb0 <__mprec_bigtens>:
  406fb0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406fc0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406fd0:	7f73bf3c 75154fdd                       <.s..O.u

00406fd8 <__mprec_tens>:
  406fd8:	00000000 3ff00000 00000000 40240000     .......?......$@
  406fe8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406ff8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407008:	00000000 412e8480 00000000 416312d0     .......A......cA
  407018:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407028:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407038:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407048:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407058:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407068:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407078:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407088:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407098:	79d99db4 44ea7843                       ...yCx.D

004070a0 <p05.6055>:
  4070a0:	00000005 00000019 0000007d              ........}...

004070ac <_ctype_>:
  4070ac:	20202000 20202020 28282020 20282828     .         ((((( 
  4070bc:	20202020 20202020 20202020 20202020                     
  4070cc:	10108820 10101010 10101010 10101010      ...............
  4070dc:	04040410 04040404 10040404 10101010     ................
  4070ec:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4070fc:	01010101 01010101 01010101 10101010     ................
  40710c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40711c:	02020202 02020202 02020202 10101010     ................
  40712c:	00000020 00000000 00000000 00000000      ...............
	...

004071b0 <_init>:
  4071b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4071b2:	bf00      	nop
  4071b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4071b6:	bc08      	pop	{r3}
  4071b8:	469e      	mov	lr, r3
  4071ba:	4770      	bx	lr

004071bc <__init_array_start>:
  4071bc:	00403b41 	.word	0x00403b41

004071c0 <__frame_dummy_init_array_entry>:
  4071c0:	00400165                                e.@.

004071c4 <_fini>:
  4071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4071c6:	bf00      	nop
  4071c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4071ca:	bc08      	pop	{r3}
  4071cc:	469e      	mov	lr, r3
  4071ce:	4770      	bx	lr

004071d0 <__fini_array_start>:
  4071d0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0bb4 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	66b1 0040 59c9 0040 0000 0000 70ac 0040     .f@..Y@......p@.
20400534:	6fac 0040 6f4c 0040 6f4c 0040 6f4c 0040     .o@.Lo@.Lo@.Lo@.
20400544:	6f4c 0040 6f4c 0040 6f4c 0040 6f4c 0040     Lo@.Lo@.Lo@.Lo@.
20400554:	6f4c 0040 6f4c 0040 ffff ffff ffff ffff     Lo@.Lo@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
