Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/even_detector_testbench_isim_beh.exe -prj C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/even_detector_testbench_beh.prj work.even_detector_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" into library work
Parsing VHDL file "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_02_even_all.vhd" into library work
Parsing VHDL file "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0207_even_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture beh_arch of entity my_xor2 [my_xor2_default]
Compiling architecture beh_arch of entity not1 [not1_default]
Compiling architecture str_arch of entity even_detector [even_detector_default]
Compiling architecture tb_arch of entity even_detector_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/even_detector_testbench_isim_beh.exe
Fuse Memory Usage: 29904 KB
Fuse CPU Usage: 514 ms
