
ADC_INTR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000304  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000434  0800043c  0000143c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000434  08000434  0000143c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000434  08000434  0000143c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000434  0800043c  0000143c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000434  08000434  00001434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000438  08000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000143c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800043c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800043c  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000143c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000afa  00000000  00000000  00001465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000046c  00000000  00000000  00001f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d8  00000000  00000000  000023d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000091  00000000  00000000  000024a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010ddb  00000000  00000000  00002539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000130e  00000000  00000000  00013314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00058139  00000000  00000000  00014622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006c75b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000218  00000000  00000000  0006c7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0006c9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	0800041c 	.word	0x0800041c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	0800041c 	.word	0x0800041c

08000170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800017a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800017e:	2b00      	cmp	r3, #0
 8000180:	db0b      	blt.n	800019a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	f003 021f 	and.w	r2, r3, #31
 8000188:	4906      	ldr	r1, [pc, #24]	@ (80001a4 <__NVIC_EnableIRQ+0x34>)
 800018a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800018e:	095b      	lsrs	r3, r3, #5
 8000190:	2001      	movs	r0, #1
 8000192:	fa00 f202 	lsl.w	r2, r0, r2
 8000196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800019a:	bf00      	nop
 800019c:	370c      	adds	r7, #12
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	e000e100 	.word	0xe000e100

080001a8 <pa1_adc_interrupt_init>:
#define CR2_CONT    (1U<<1)
#define CR1_EOCIE    (1U<<5)
/* PA1 â†’ ADC Channel 1 */

void pa1_adc_interrupt_init(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b082      	sub	sp, #8
 80001ac:	af00      	add	r7, sp, #0
    /* 1) Enable clock access to GPIOA */
    RCC->APB2ENR |= GPIOAEN;
 80001ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000258 <pa1_adc_interrupt_init+0xb0>)
 80001b0:	699b      	ldr	r3, [r3, #24]
 80001b2:	4a29      	ldr	r2, [pc, #164]	@ (8000258 <pa1_adc_interrupt_init+0xb0>)
 80001b4:	f043 0304 	orr.w	r3, r3, #4
 80001b8:	6193      	str	r3, [r2, #24]

    /* 2) Set PA1 to analog mode (MODE1 = 00, CNF1 = 00) */
    /* Clear MODE1[1:0] (bits 5 and 4) */
    GPIOA->CRL &= ~(1U << 4);
 80001ba:	4b28      	ldr	r3, [pc, #160]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a27      	ldr	r2, [pc, #156]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001c0:	f023 0310 	bic.w	r3, r3, #16
 80001c4:	6013      	str	r3, [r2, #0]
    GPIOA->CRL &= ~(1U << 5);
 80001c6:	4b25      	ldr	r3, [pc, #148]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	4a24      	ldr	r2, [pc, #144]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001cc:	f023 0320 	bic.w	r3, r3, #32
 80001d0:	6013      	str	r3, [r2, #0]

    /* Clear CNF1[1:0] (bits 7 and 6) */
    GPIOA->CRL &= ~(1U << 6);
 80001d2:	4b22      	ldr	r3, [pc, #136]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	4a21      	ldr	r2, [pc, #132]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80001dc:	6013      	str	r3, [r2, #0]
    GPIOA->CRL &= ~(1U << 7);
 80001de:	4b1f      	ldr	r3, [pc, #124]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a1e      	ldr	r2, [pc, #120]	@ (800025c <pa1_adc_interrupt_init+0xb4>)
 80001e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80001e8:	6013      	str	r3, [r2, #0]
  /* Clear bits for PA1 */

    /* 3) Enable clock access to ADC1 */
    RCC->APB2ENR |= ADC1EN;
 80001ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000258 <pa1_adc_interrupt_init+0xb0>)
 80001ec:	699b      	ldr	r3, [r3, #24]
 80001ee:	4a1a      	ldr	r2, [pc, #104]	@ (8000258 <pa1_adc_interrupt_init+0xb0>)
 80001f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f4:	6193      	str	r3, [r2, #24]
    ADC1->CR1 |=CR1_EOCIE;
 80001f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 80001f8:	685b      	ldr	r3, [r3, #4]
 80001fa:	4a19      	ldr	r2, [pc, #100]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 80001fc:	f043 0320 	orr.w	r3, r3, #32
 8000200:	6053      	str	r3, [r2, #4]
    NVIC_EnableIRQ(ADC1_IRQn);
 8000202:	2012      	movs	r0, #18
 8000204:	f7ff ffb4 	bl	8000170 <__NVIC_EnableIRQ>

    /* 4) Configure sequence */
    ADC1->SQR1 = ADC_SEQ_LEN;   /* Sequence length = 1 */
 8000208:	4b15      	ldr	r3, [pc, #84]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 800020a:	2200      	movs	r2, #0
 800020c:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = ADC_CH1;       /* First conversion: channel 1 */
 800020e:	4b14      	ldr	r3, [pc, #80]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 8000210:	2201      	movs	r2, #1
 8000212:	635a      	str	r2, [r3, #52]	@ 0x34

    /* 5) Enable ADC module (wake-up) */
    ADC1->CR2 |= ADC_MOD_EN;
 8000214:	4b12      	ldr	r3, [pc, #72]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 8000216:	689b      	ldr	r3, [r3, #8]
 8000218:	4a11      	ldr	r2, [pc, #68]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6093      	str	r3, [r2, #8]

    /* Small delay */
    for (volatile int i=0; i<1000; i++) {}
 8000220:	2300      	movs	r3, #0
 8000222:	607b      	str	r3, [r7, #4]
 8000224:	e002      	b.n	800022c <pa1_adc_interrupt_init+0x84>
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	3301      	adds	r3, #1
 800022a:	607b      	str	r3, [r7, #4]
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000232:	dbf8      	blt.n	8000226 <pa1_adc_interrupt_init+0x7e>

    /* 6) Calibrate ADC */
    ADC1->CR2 |= ADC_CAL;
 8000234:	4b0a      	ldr	r3, [pc, #40]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 8000236:	689b      	ldr	r3, [r3, #8]
 8000238:	4a09      	ldr	r2, [pc, #36]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 800023a:	f043 0304 	orr.w	r3, r3, #4
 800023e:	6093      	str	r3, [r2, #8]
    while (ADC1->CR2 & ADC_CAL) {}
 8000240:	bf00      	nop
 8000242:	4b07      	ldr	r3, [pc, #28]	@ (8000260 <pa1_adc_interrupt_init+0xb8>)
 8000244:	689b      	ldr	r3, [r3, #8]
 8000246:	f003 0304 	and.w	r3, r3, #4
 800024a:	2b00      	cmp	r3, #0
 800024c:	d1f9      	bne.n	8000242 <pa1_adc_interrupt_init+0x9a>
}
 800024e:	bf00      	nop
 8000250:	bf00      	nop
 8000252:	3708      	adds	r7, #8
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	40021000 	.word	0x40021000
 800025c:	40010800 	.word	0x40010800
 8000260:	40012400 	.word	0x40012400

08000264 <start_conversion>:
    ADC1->CR2 |= ADC_CAL;
    while (ADC1->CR2 & ADC_CAL) {}
}

void start_conversion(void)
{   ADC1->CR2 |=CR2_CONT;
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
 8000268:	4b0a      	ldr	r3, [pc, #40]	@ (8000294 <start_conversion+0x30>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	4a09      	ldr	r2, [pc, #36]	@ (8000294 <start_conversion+0x30>)
 800026e:	f043 0302 	orr.w	r3, r3, #2
 8000272:	6093      	str	r3, [r2, #8]
    /* Start conversion by software */
    ADC1->CR2 |= ADC_MOD_EN;  /* make sure ADC is ON */
 8000274:	4b07      	ldr	r3, [pc, #28]	@ (8000294 <start_conversion+0x30>)
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	4a06      	ldr	r2, [pc, #24]	@ (8000294 <start_conversion+0x30>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= SWSTART;
 8000280:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <start_conversion+0x30>)
 8000282:	689b      	ldr	r3, [r3, #8]
 8000284:	4a03      	ldr	r2, [pc, #12]	@ (8000294 <start_conversion+0x30>)
 8000286:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800028a:	6093      	str	r3, [r2, #8]
}
 800028c:	bf00      	nop
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	40012400 	.word	0x40012400

08000298 <main>:
#include "uart.h"

static void adc_callback(void);
uint32_t sensor_value;
int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
     uart2_tx_init();
 800029c:	f000 f82a 	bl	80002f4 <uart2_tx_init>
     pa1_adc_interrupt_init();
 80002a0:	f7ff ff82 	bl	80001a8 <pa1_adc_interrupt_init>

    // Enable clock access to GPIOA

    while (1)
    {
    	start_conversion();// Turn OFF LED
 80002a4:	f7ff ffde 	bl	8000264 <start_conversion>
 80002a8:	e7fc      	b.n	80002a4 <main+0xc>

080002aa <compute_uart_bd>:
#define CR1_TE      (1U<<3)
#define CR1_UE      (1U<<13)
#define SR_TXE      (1U<<7)

static uint16_t compute_uart_bd(uint32_t periphclk, uint32_t baudrate)
{
 80002aa:	b480      	push	{r7}
 80002ac:	b083      	sub	sp, #12
 80002ae:	af00      	add	r7, sp, #0
 80002b0:	6078      	str	r0, [r7, #4]
 80002b2:	6039      	str	r1, [r7, #0]
    return (periphclk + (baudrate/2U)) / baudrate;
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	085a      	lsrs	r2, r3, #1
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	441a      	add	r2, r3
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	fbb2 f3f3 	udiv	r3, r2, r3
 80002c2:	b29b      	uxth	r3, r3
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr

080002ce <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t periphclk, uint32_t baudrate)
{
 80002ce:	b580      	push	{r7, lr}
 80002d0:	b084      	sub	sp, #16
 80002d2:	af00      	add	r7, sp, #0
 80002d4:	60f8      	str	r0, [r7, #12]
 80002d6:	60b9      	str	r1, [r7, #8]
 80002d8:	607a      	str	r2, [r7, #4]
    USARTx->BRR = compute_uart_bd(periphclk, baudrate);
 80002da:	6879      	ldr	r1, [r7, #4]
 80002dc:	68b8      	ldr	r0, [r7, #8]
 80002de:	f7ff ffe4 	bl	80002aa <compute_uart_bd>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	609a      	str	r2, [r3, #8]
}
 80002ea:	bf00      	nop
 80002ec:	3710      	adds	r7, #16
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <uart2_tx_init>:
    // write to data register
    USART2->DR = (ch & 0xFF);
}

void uart2_tx_init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
    /************* Configure UART GPIO pin ************/

    // Enable clock access to GPIOA & AFIO
    RCC->APB2ENR |= GPIOAEN;
 80002f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000370 <uart2_tx_init+0x7c>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000370 <uart2_tx_init+0x7c>)
 80002fe:	f043 0304 	orr.w	r3, r3, #4
 8000302:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= AFIOEN;
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <uart2_tx_init+0x7c>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a19      	ldr	r2, [pc, #100]	@ (8000370 <uart2_tx_init+0x7c>)
 800030a:	f043 0301 	orr.w	r3, r3, #1
 800030e:	6193      	str	r3, [r2, #24]

    // Set PA2 to alternate function push-pull
    // PA2 is configured in CRL (bits [11:8])
    GPIOA->CRL |=  (1U << 8);   // MODE2_0 = 1
 8000310:	4b18      	ldr	r3, [pc, #96]	@ (8000374 <uart2_tx_init+0x80>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a17      	ldr	r2, [pc, #92]	@ (8000374 <uart2_tx_init+0x80>)
 8000316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800031a:	6013      	str	r3, [r2, #0]
    GPIOA->CRL |=  (1U << 9);   // MODE2_1 = 1
 800031c:	4b15      	ldr	r3, [pc, #84]	@ (8000374 <uart2_tx_init+0x80>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a14      	ldr	r2, [pc, #80]	@ (8000374 <uart2_tx_init+0x80>)
 8000322:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000326:	6013      	str	r3, [r2, #0]
    // CNF2_0 = 0 â†’ already cleared
    GPIOA->CRL |=  (1U << 11);
 8000328:	4b12      	ldr	r3, [pc, #72]	@ (8000374 <uart2_tx_init+0x80>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a11      	ldr	r2, [pc, #68]	@ (8000374 <uart2_tx_init+0x80>)
 800032e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000332:	6013      	str	r3, [r2, #0]
    GPIOA->CRL &=  ~(1U << 10);
 8000334:	4b0f      	ldr	r3, [pc, #60]	@ (8000374 <uart2_tx_init+0x80>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a0e      	ldr	r2, [pc, #56]	@ (8000374 <uart2_tx_init+0x80>)
 800033a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800033e:	6013      	str	r3, [r2, #0]
    // MODE2 = 11 (Output 50 MHz), CNF2 = 10 (AF push-pull)

    /************* Configure UART module ************/

    // Enable clock access to USART2
    RCC->APB1ENR |= UART2EN;
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <uart2_tx_init+0x7c>)
 8000342:	69db      	ldr	r3, [r3, #28]
 8000344:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <uart2_tx_init+0x7c>)
 8000346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800034a:	61d3      	str	r3, [r2, #28]

    // Set baud rate
    uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 800034c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000350:	4909      	ldr	r1, [pc, #36]	@ (8000378 <uart2_tx_init+0x84>)
 8000352:	480a      	ldr	r0, [pc, #40]	@ (800037c <uart2_tx_init+0x88>)
 8000354:	f7ff ffbb 	bl	80002ce <uart_set_baudrate>

    // Configure transfer direction (transmitter only)
    USART2->CR1 = CR1_TE;
 8000358:	4b08      	ldr	r3, [pc, #32]	@ (800037c <uart2_tx_init+0x88>)
 800035a:	2208      	movs	r2, #8
 800035c:	60da      	str	r2, [r3, #12]

    // Enable UART module
    USART2->CR1 |= CR1_UE;
 800035e:	4b07      	ldr	r3, [pc, #28]	@ (800037c <uart2_tx_init+0x88>)
 8000360:	68db      	ldr	r3, [r3, #12]
 8000362:	4a06      	ldr	r2, [pc, #24]	@ (800037c <uart2_tx_init+0x88>)
 8000364:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000368:	60d3      	str	r3, [r2, #12]
}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000
 8000374:	40010800 	.word	0x40010800
 8000378:	00f42400 	.word	0x00f42400
 800037c:	40004400 	.word	0x40004400

08000380 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000380:	480d      	ldr	r0, [pc, #52]	@ (80003b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000382:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000384:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000388:	480c      	ldr	r0, [pc, #48]	@ (80003bc <LoopForever+0x6>)
  ldr r1, =_edata
 800038a:	490d      	ldr	r1, [pc, #52]	@ (80003c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800038c:	4a0d      	ldr	r2, [pc, #52]	@ (80003c4 <LoopForever+0xe>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000390:	e002      	b.n	8000398 <LoopCopyDataInit>

08000392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000396:	3304      	adds	r3, #4

08000398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800039c:	d3f9      	bcc.n	8000392 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039e:	4a0a      	ldr	r2, [pc, #40]	@ (80003c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a0:	4c0a      	ldr	r4, [pc, #40]	@ (80003cc <LoopForever+0x16>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a4:	e001      	b.n	80003aa <LoopFillZerobss>

080003a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a8:	3204      	adds	r2, #4

080003aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ac:	d3fb      	bcc.n	80003a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003ae:	f000 f811 	bl	80003d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003b2:	f7ff ff71 	bl	8000298 <main>

080003b6 <LoopForever>:

LoopForever:
  b LoopForever
 80003b6:	e7fe      	b.n	80003b6 <LoopForever>
  ldr   r0, =_estack
 80003b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80003bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003c4:	0800043c 	.word	0x0800043c
  ldr r2, =_sbss
 80003c8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003cc:	2000001c 	.word	0x2000001c

080003d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003d0:	e7fe      	b.n	80003d0 <ADC1_2_IRQHandler>
	...

080003d4 <__libc_init_array>:
 80003d4:	b570      	push	{r4, r5, r6, lr}
 80003d6:	2600      	movs	r6, #0
 80003d8:	4d0c      	ldr	r5, [pc, #48]	@ (800040c <__libc_init_array+0x38>)
 80003da:	4c0d      	ldr	r4, [pc, #52]	@ (8000410 <__libc_init_array+0x3c>)
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	10a4      	asrs	r4, r4, #2
 80003e0:	42a6      	cmp	r6, r4
 80003e2:	d109      	bne.n	80003f8 <__libc_init_array+0x24>
 80003e4:	f000 f81a 	bl	800041c <_init>
 80003e8:	2600      	movs	r6, #0
 80003ea:	4d0a      	ldr	r5, [pc, #40]	@ (8000414 <__libc_init_array+0x40>)
 80003ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000418 <__libc_init_array+0x44>)
 80003ee:	1b64      	subs	r4, r4, r5
 80003f0:	10a4      	asrs	r4, r4, #2
 80003f2:	42a6      	cmp	r6, r4
 80003f4:	d105      	bne.n	8000402 <__libc_init_array+0x2e>
 80003f6:	bd70      	pop	{r4, r5, r6, pc}
 80003f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80003fc:	4798      	blx	r3
 80003fe:	3601      	adds	r6, #1
 8000400:	e7ee      	b.n	80003e0 <__libc_init_array+0xc>
 8000402:	f855 3b04 	ldr.w	r3, [r5], #4
 8000406:	4798      	blx	r3
 8000408:	3601      	adds	r6, #1
 800040a:	e7f2      	b.n	80003f2 <__libc_init_array+0x1e>
 800040c:	08000434 	.word	0x08000434
 8000410:	08000434 	.word	0x08000434
 8000414:	08000434 	.word	0x08000434
 8000418:	08000438 	.word	0x08000438

0800041c <_init>:
 800041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041e:	bf00      	nop
 8000420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000422:	bc08      	pop	{r3}
 8000424:	469e      	mov	lr, r3
 8000426:	4770      	bx	lr

08000428 <_fini>:
 8000428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800042a:	bf00      	nop
 800042c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800042e:	bc08      	pop	{r3}
 8000430:	469e      	mov	lr, r3
 8000432:	4770      	bx	lr
