--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 275209 paths analyzed, 2497 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.834ns.
--------------------------------------------------------------------------------
Slack:                  4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.777ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y2.A4       net (fanout=2)        0.707   control/M_timer_q[0]
    SLICE_X16Y2.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.777ns (2.502ns logic, 13.275ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  4.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_3 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.727ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_3 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.DQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_3
    SLICE_X16Y2.D2       net (fanout=2)        0.819   control/M_timer_q[3]
    SLICE_X16Y2.COUT     Topcyd                0.312   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<3>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.727ns (2.340ns logic, 13.387ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  4.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.691ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y2.A4       net (fanout=2)        0.707   control/M_timer_q[0]
    SLICE_X16Y2.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.691ns (2.463ns logic, 13.228ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  4.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.681ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y3.A4       net (fanout=2)        0.707   control/M_timer_q[4]
    SLICE_X16Y3.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.681ns (2.409ns logic, 13.272ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  4.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_3 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.641ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_3 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.DQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_3
    SLICE_X16Y2.D2       net (fanout=2)        0.819   control/M_timer_q[3]
    SLICE_X16Y2.COUT     Topcyd                0.312   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<3>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.641ns (2.301ns logic, 13.340ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_7 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_7 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.DQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_7
    SLICE_X16Y3.D2       net (fanout=2)        0.819   control/M_timer_q[7]
    SLICE_X16Y3.COUT     Topcyd                0.312   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<7>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.631ns (2.247ns logic, 13.384ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  4.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_4 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.595ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_4 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.AQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_4
    SLICE_X16Y3.A4       net (fanout=2)        0.707   control/M_timer_q[4]
    SLICE_X16Y3.COUT     Topcya                0.474   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<4>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.595ns (2.370ns logic, 13.225ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  4.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_8 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.585ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_8 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.AQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_8
    SLICE_X16Y4.A4       net (fanout=2)        0.707   control/M_timer_q[8]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<8>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.585ns (2.316ns logic, 13.269ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_7 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.545ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_7 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.DQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_7
    SLICE_X16Y3.D2       net (fanout=2)        0.819   control/M_timer_q[7]
    SLICE_X16Y3.COUT     Topcyd                0.312   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<7>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.545ns (2.208ns logic, 13.337ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  4.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.536ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.BQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X16Y2.B5       net (fanout=2)        0.457   control/M_timer_q[1]
    SLICE_X16Y2.COUT     Topcyb                0.483   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.536ns (2.511ns logic, 13.025ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_11 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.535ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_11 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.DQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_11
    SLICE_X16Y4.D2       net (fanout=2)        0.819   control/M_timer_q[11]
    SLICE_X16Y4.COUT     Topcyd                0.312   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<11>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.535ns (2.154ns logic, 13.381ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  4.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_8 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.499ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.294 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_8 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.AQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_8
    SLICE_X16Y4.A4       net (fanout=2)        0.707   control/M_timer_q[8]
    SLICE_X16Y4.COUT     Topcya                0.474   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<8>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.499ns (2.277ns logic, 13.222ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_12 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.489ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_12 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.AQ       Tcko                  0.476   control/M_timer_q[15]
                                                       control/M_timer_q_12
    SLICE_X16Y5.A4       net (fanout=2)        0.707   control/M_timer_q[12]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[15]
                                                       control/Msub_temp_lut<12>_INV_0
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.489ns (2.223ns logic, 13.266ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  4.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.450ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.BQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X16Y2.B5       net (fanout=2)        0.457   control/M_timer_q[1]
    SLICE_X16Y2.COUT     Topcyb                0.483   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (2.472ns logic, 12.978ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  4.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_11 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.449ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.294 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_11 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.DQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_11
    SLICE_X16Y4.D2       net (fanout=2)        0.819   control/M_timer_q[11]
    SLICE_X16Y4.COUT     Topcyd                0.312   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<11>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.449ns (2.115ns logic, 13.334ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_5 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.440ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_5 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.BQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_5
    SLICE_X16Y3.B5       net (fanout=2)        0.457   control/M_timer_q[5]
    SLICE_X16Y3.COUT     Topcyb                0.483   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<5>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.440ns (2.418ns logic, 13.022ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  4.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_15 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.439ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_15 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.DQ       Tcko                  0.476   control/M_timer_q[15]
                                                       control/M_timer_q_15
    SLICE_X16Y5.D2       net (fanout=2)        0.819   control/M_timer_q[15]
    SLICE_X16Y5.COUT     Topcyd                0.312   control/Msub_temp_cy[15]
                                                       control/Msub_temp_lut<15>_INV_0
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.439ns (2.061ns logic, 13.378ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  4.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_12 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.403ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_12 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.AQ       Tcko                  0.476   control/M_timer_q[15]
                                                       control/M_timer_q_12
    SLICE_X16Y5.A4       net (fanout=2)        0.707   control/M_timer_q[12]
    SLICE_X16Y5.COUT     Topcya                0.474   control/Msub_temp_cy[15]
                                                       control/Msub_temp_lut<12>_INV_0
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.403ns (2.184ns logic, 13.219ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  4.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_16 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.393ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_16 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.AQ       Tcko                  0.476   control/M_timer_q[19]
                                                       control/M_timer_q_16
    SLICE_X16Y6.A4       net (fanout=2)        0.707   control/M_timer_q[16]
    SLICE_X16Y6.COUT     Topcya                0.474   control/Msub_temp_cy[19]
                                                       control/Msub_temp_lut<16>_INV_0
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.393ns (2.130ns logic, 13.263ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  4.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.383ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.291 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y2.C5       net (fanout=2)        0.459   control/M_timer_q[2]
    SLICE_X16Y2.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.383ns (2.356ns logic, 13.027ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  4.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_5 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.354ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_5 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.BQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_5
    SLICE_X16Y3.B5       net (fanout=2)        0.457   control/M_timer_q[5]
    SLICE_X16Y3.COUT     Topcyb                0.483   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<5>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.354ns (2.379ns logic, 12.975ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  4.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_15 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.353ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_15 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.DQ       Tcko                  0.476   control/M_timer_q[15]
                                                       control/M_timer_q_15
    SLICE_X16Y5.D2       net (fanout=2)        0.819   control/M_timer_q[15]
    SLICE_X16Y5.COUT     Topcyd                0.312   control/Msub_temp_cy[15]
                                                       control/Msub_temp_lut<15>_INV_0
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.353ns (2.022ns logic, 13.331ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  4.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_9 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_9 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.BQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_9
    SLICE_X16Y4.B5       net (fanout=2)        0.457   control/M_timer_q[9]
    SLICE_X16Y4.COUT     Topcyb                0.483   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<9>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.344ns (2.325ns logic, 13.019ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_19 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_19 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.DQ       Tcko                  0.476   control/M_timer_q[19]
                                                       control/M_timer_q_19
    SLICE_X16Y6.D2       net (fanout=2)        0.819   control/M_timer_q[19]
    SLICE_X16Y6.COUT     Topcyd                0.312   control/Msub_temp_cy[19]
                                                       control/Msub_temp_lut<19>_INV_0
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.343ns (1.968ns logic, 13.375ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  4.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_16 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.307ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.294 - 0.306)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_16 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.AQ       Tcko                  0.476   control/M_timer_q[19]
                                                       control/M_timer_q_16
    SLICE_X16Y6.A4       net (fanout=2)        0.707   control/M_timer_q[16]
    SLICE_X16Y6.COUT     Topcya                0.474   control/Msub_temp_cy[19]
                                                       control/Msub_temp_lut<16>_INV_0
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.307ns (2.091ns logic, 13.216ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  4.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_2 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.297ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_2 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.CQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_2
    SLICE_X16Y2.C5       net (fanout=2)        0.459   control/M_timer_q[2]
    SLICE_X16Y2.COUT     Topcyc                0.328   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<2>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.297ns (2.317ns logic, 12.980ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_20 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_20 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.AQ       Tcko                  0.476   control/M_timer_q[23]
                                                       control/M_timer_q_20
    SLICE_X16Y7.A4       net (fanout=2)        0.707   control/M_timer_q[20]
    SLICE_X16Y7.COUT     Topcya                0.474   control/Msub_temp_cy[23]
                                                       control/Msub_temp_lut<20>_INV_0
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.297ns (2.037ns logic, 13.260ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_6 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.287ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_6 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.CQ       Tcko                  0.476   control/M_timer_q[7]
                                                       control/M_timer_q_6
    SLICE_X16Y3.C5       net (fanout=2)        0.459   control/M_timer_q[6]
    SLICE_X16Y3.COUT     Topcyc                0.328   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<6>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X21Y13.B1      net (fanout=208)      6.103   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X21Y13.B       Tilo                  0.259   control/move/N1435
                                                       control/move/placehold<112>2
    SLICE_X19Y11.B1      net (fanout=1)        1.360   control/move/placehold<112>1
    SLICE_X19Y11.CLK     Tas                   0.373   control/M_position_q[113]
                                                       control/move/placehold<112>3
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     15.287ns (2.263ns logic, 13.024ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_104 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.275ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.AQ       Tcko                  0.476   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X16Y2.A4       net (fanout=2)        0.707   control/M_timer_q[0]
    SLICE_X16Y2.COUT     Topcya                0.474   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X16Y3.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X16Y3.COUT     Tbyp                  0.093   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X16Y4.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X16Y4.COUT     Tbyp                  0.093   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X18Y13.B2      net (fanout=208)      5.702   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X18Y13.B       Tilo                  0.235   control/move/N1451
                                                       control/move/placehold<104>2
    SLICE_X16Y11.D1      net (fanout=1)        1.317   control/move/placehold<104>1
    SLICE_X16Y11.CLK     Tas                   0.339   control/M_position_q[104]
                                                       control/move/placehold<104>3
                                                       control/M_position_q_104
    -------------------------------------------------  ---------------------------
    Total                                     15.275ns (2.444ns logic, 12.831ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  4.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_9 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.258ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.294 - 0.310)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_9 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y3.BQ       Tcko                  0.476   control/M_timer_q[11]
                                                       control/M_timer_q_9
    SLICE_X16Y4.B5       net (fanout=2)        0.457   control/M_timer_q[9]
    SLICE_X16Y4.COUT     Topcyb                0.483   control/Msub_temp_cy[11]
                                                       control/Msub_temp_lut<9>_INV_0
                                                       control/Msub_temp_cy<11>
    SLICE_X16Y5.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[11]
    SLICE_X16Y5.COUT     Tbyp                  0.093   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X16Y6.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X16Y6.COUT     Tbyp                  0.093   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X16Y7.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X16Y7.COUT     Tbyp                  0.093   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X16Y8.CIN      net (fanout=1)        0.082   control/Msub_temp_cy[23]
    SLICE_X16Y8.AMUX     Tcina                 0.220   control/temp[24]
                                                       control/Msub_temp_xor<24>
    SLICE_X2Y55.A5       net (fanout=321)      5.008   control/temp[24]
    SLICE_X2Y55.A        Tilo                  0.235   control/move/placehold<322>3
                                                       control/move/GND_5_o_movement[3]_mux_107_OUT<261>111
    SLICE_X20Y13.B2      net (fanout=208)      6.105   control/move/GND_5_o_movement[3]_mux_107_OUT<261>11
    SLICE_X20Y13.B       Tilo                  0.254   control/move/N1427
                                                       control/move/placehold<116>2
    SLICE_X16Y12.B1      net (fanout=1)        1.311   control/move/placehold<116>1
    SLICE_X16Y12.CLK     Tas                   0.339   control/M_position_q[117]
                                                       control/move/placehold<116>3
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     15.258ns (2.286ns logic, 12.972ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[346]/CLK
  Logical resource: control/M_position_q_344/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[346]/CLK
  Logical resource: control/M_position_q_345/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[346]/CLK
  Logical resource: control/M_position_q_346/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[153]/CLK
  Logical resource: control/M_position_q_152/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[153]/CLK
  Logical resource: control/M_position_q_153/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[172]/CLK
  Logical resource: control/M_position_q_171/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[172]/CLK
  Logical resource: control/M_position_q_172/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[174]/CLK
  Logical resource: control/M_position_q_173/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[174]/CLK
  Logical resource: control/M_position_q_174/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[199]/CLK
  Logical resource: control/M_position_q_197/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[199]/CLK
  Logical resource: control/M_position_q_198/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[199]/CLK
  Logical resource: control/M_position_q_199/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[336]/CLK
  Logical resource: control/M_position_q_335/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[336]/CLK
  Logical resource: control/M_position_q_336/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[328]/CLK
  Logical resource: control/M_position_q_327/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[328]/CLK
  Logical resource: control/M_position_q_328/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[304]/CLK
  Logical resource: control/M_position_q_302/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[304]/CLK
  Logical resource: control/M_position_q_303/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[304]/CLK
  Logical resource: control/M_position_q_304/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[185]/CLK
  Logical resource: control/M_position_q_183/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[185]/CLK
  Logical resource: control/M_position_q_184/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[185]/CLK
  Logical resource: control/M_position_q_185/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[182]/CLK
  Logical resource: control/M_position_q_180/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[182]/CLK
  Logical resource: control/M_position_q_181/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[182]/CLK
  Logical resource: control/M_position_q_182/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_position_q[41]/CLK
  Logical resource: control/M_position_q_40/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.834|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 275209 paths, 0 nets, and 8494 connections

Design statistics:
   Minimum period:  15.834ns{1}   (Maximum frequency:  63.155MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 23:12:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



