[
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": " For the following state diagram, derive the expressions required for the synchronous sequential circuit design using T flip-flops",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 161322.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": " Find the POS implementation for the following and compare the cost with the SOP form. ",
        "source_year": 2024,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 161558.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": " Explain in detail the design of a basic RS latch using NOR gates ",
        "source_year": 2024,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": " Design a control unit of a simple processor to perform the operations mentioned in Table below. For the control unit, a) Develop the timing signals for the operations\n b) Tabulate the necessary control signals that needs to be asserted during the timings of a) \nc) Derive the expressions for all the control signals of b). \nWhere,\n a) Rx and Ry are the registers from R0, R1, R2, R3. All these registers are connected to a common bus through a tri-state buffer.\n b) External data can be loaded into these registers with a tri-state buffer. \n c) Use accumulator (A) and base register (B) for temporary operations with Arithmetic unit.\n d) Each operation begins upon the assertion of signal W to 1\n e) Completion of each operation is indicated by asserting the signal Done = 1\n f) Use control signal Add/Sub to control the addition and subtraction operations.",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 162208.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Implement the function ...... can be formulated using a 3-to-8 decoder and an OR gate",
        "source_year": 2024,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 162807.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Explain how the restriction on the pulse width in the case of JK flip-flop can be solved by using master/slave JK flip-flop",
        "source_year": 2024,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design the synchronous counter with the following repeated binary sequence: 0, 1, 2, 3, 4, 5, 6. Use JK flip‐flops. Check if it is self-correcting or not",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Analyze the following state table and perform the state reduction. Develop the state diagram for the reduced state table.",
        "source_year": 2024,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 163213.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Develop a state diagram for the FSM that meets the following specification: The circuit has one input,w, and one output,z. The outputz should be equal to 1 in the same clock cycle when the second occurrence of w = 1 is detected. Otherwise, the value ofz is equal to 0. What is the output z produced for the following input sequence? \n w: 1 0 0 1 1 1 1 0 0 1 1",
        "source_year": 2024,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Develop the ASM chart for the bit counting circuit which counts the number of 1's in a register. Explain the same. Justify how it is different from traditional flowchart.",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Construct a Johnson counter which generates 8 timing signals. Write the count sequence and AND gate expressions required for decoding the output.",
        "source_year": 2024,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Construct CMOS NOR gate. Write the truth table and transistor states. ",
        "source_year": 2024,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Build the D-type positive edge-triggered Flip-flop using NAND gates. Explain its operation with the logic diagrams for all the cases of D when the clock is low. Also, predict the outputs of the flip-flop for each case assuming that the flip-flop is cleared previously.",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design a hierarchical 40-bit carry look-ahead adder with ripple-carry between 8-bit blocks. Compute the total gate delay for the design mentioning all the intermediary gate delays.",
        "source_year": 2024,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Construct a 5-bit ring counter using D flip-flops. ",
        "source_year": 2024,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "For the following state diagram, derive the expressions required for the synchronous sequential circuit design using JK flip-flops.",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 164413.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Make use of functional decomposition to find the minimum-cost circuit for the function f (x1, x2, x3, x4) = ∑m(4, 7, 9, 10, 12, 13, 14, 15). Assume that the input variables are available in uncomplemented form only.",
        "source_year": 2023,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Demonstrate SR latch (basic Flip Flop circuit) using NAND gates with its function table. ",
        "source_year": 2023,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "It is required to develop a system to swap the contents of two n-bit registers. Assume that a temporary register is available to assist swapping. Adopt state table approach to design control circuit. Control circuit has two inputs clock and w. The swapping process is initiated when w=1, and on completion the control circuit asserts a signal Done to 1. \ni) Derive the expression for the outputs of control circuit. \nii) Develop bus architecture of the system based on tri-state buffer.",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "A combinational circuit receives two single-bit inputs A and B and produces a single-bit output Y = F1|F2. The Boolean functions F1 and F2 are as given below and are implemented using a decoder and OR gates. Design a minimal circuit for Y using only one decoder, one 2:1 multiplexer, and OR gates. \n F1(A, B) = ∑m (2, 3) \n F2(A, B) = ∑m (0,1,3)",
        "source_year": 2023,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Construct JK Flip Flop from D Flip Flop",
        "source_year": 2023,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design the synchronous counter with the following repeated binary sequence: 0, 1, 2, 4, 6. Use D flip‐flops. Check if it is self-correcting or not.",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Analyze the following state diagram and perform the state reduction",
        "source_year": 2023,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 165243.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Distinguish between Moore and Mealy models of sequential circuit design. ",
        "source_year": 2023,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Since a computer has many registers, paths must be provided to transfer information from one register to another. An efficient scheme for transferring the information between registers in a multiple-register configuration is a common bus system. Design a 4-bit common bus system for 4- registers of 4-bits each using multiplexers.",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design 3-bit Johnson counter by implementing the following steps. \n a) Draw the state-transition diagram. \n b) Construct state table using T flip-flops. \n c) Design the Counter.",
        "source_year": 2023,
        "difficulty": "medium",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design NAND gate using CMOS technology.",
        "source_year": 2023,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Draw the state table and design the synchronous sequential circuit for the following state diagram using JK FF:",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": ["data/question_images/Screenshot 2025-08-09 165855.png"]
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design a combinational unit that can act as adder and subtractor for two 4-bit numbers. Provide suitable explanation.",
        "source_year": 2023,
        "difficulty": "hard",
        "date_added": "2025-09-08",
        "images": []
    },
    {
        "department": "B.Tech",
        "acad_year": 2,
        "exam_type": "end",
        "subject": "DSCO",
        "question_text": "Design a 4-bit ring counter using D flip-flops. ",
        "source_year": 2023,
        "difficulty": "easy",
        "date_added": "2025-09-08",
        "images": []
    }

]