logic__20: 
datapath__2: 
divider: 
case__3: 
reg__1: 
datapath: 
extladd: 
reg__2: 
case__10: 
logic__8: 
case__16: 
case__1: 
reg: 
case__15: 
case__14: 
case__2: 
case__12: 
logic__2: 
logic: 
case__7: 
logic__1: 
case__11: 
case__8: 
case__4: 
case__5: 
addsub: 
lrShiftSFR: 
muxpart: 
reg__3: 
signinv: 
lShiftSFR: 
case__6: 
case: 
control: 
counter: 
case__13: 
datapath__1: 
subSFR: 
datapath__3: 
udCounterSFR: 
case__9: 
