

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 14 15:00:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2" [patchMaker.cpp:23]   --->   Operation 5 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1" [patchMaker.cpp:23]   --->   Operation 6 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_read, i4 0" [patchMaker.cpp:23]   --->   Operation 7 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i3 %wsp2_read" [patchMaker.cpp:23]   --->   Operation 8 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_171_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23, i6 0" [patchMaker.cpp:23]   --->   Operation 9 'bitconcatenate' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %tmp" [patchMaker.cpp:23]   --->   Operation 10 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%sub_ln23 = sub i8 %tmp_171_cast, i8 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 11 'sub' 'sub_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln23 = or i8 %sub_ln23, i8 2" [patchMaker.cpp:23]   --->   Operation 12 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i8 %or_ln23" [patchMaker.cpp:23]   --->   Operation 13 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_6 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_6" [patchMaker.cpp:23]   --->   Operation 14 'getelementptr' 'patches_superpoints_31_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_read, i4 0" [patchMaker.cpp:23]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i3 %wsp1_read" [patchMaker.cpp:23]   --->   Operation 16 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_175_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln23_5, i6 0" [patchMaker.cpp:23]   --->   Operation 17 'bitconcatenate' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i7 %tmp_s" [patchMaker.cpp:23]   --->   Operation 18 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%sub_ln23_7 = sub i8 %tmp_175_cast, i8 %zext_ln23_8" [patchMaker.cpp:23]   --->   Operation 19 'sub' 'sub_ln23_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln23_5 = or i8 %sub_ln23_7, i8 2" [patchMaker.cpp:23]   --->   Operation 20 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i8 %or_ln23_5" [patchMaker.cpp:23]   --->   Operation 21 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_9" [patchMaker.cpp:23]   --->   Operation 22 'getelementptr' 'patches_superpoints_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 23 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 24 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i8 %patches_superpoints_31_addr_6" [patchMaker.cpp:23]   --->   Operation 24 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln23_4 = or i7 %tmp, i7 15" [patchMaker.cpp:23]   --->   Operation 25 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_173_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_4" [patchMaker.cpp:23]   --->   Operation 26 'bitconcatenate' 'tmp_173_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i7 %or_ln23_4" [patchMaker.cpp:23]   --->   Operation 27 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_4, i2 0" [patchMaker.cpp:23]   --->   Operation 28 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_6 = sub i8 %p_shl3_cast, i8 %tmp_173_cast" [patchMaker.cpp:23]   --->   Operation 29 'sub' 'sub_ln23_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 30 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i8 %sub_ln23_6, i8 2" [patchMaker.cpp:23]   --->   Operation 30 'add' 'add_ln23' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i8 %add_ln23" [patchMaker.cpp:23]   --->   Operation 31 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_7 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_7" [patchMaker.cpp:23]   --->   Operation 32 'getelementptr' 'patches_superpoints_31_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln23_6 = or i7 %tmp_s, i7 15" [patchMaker.cpp:23]   --->   Operation 33 'or' 'or_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_177_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %or_ln23_6" [patchMaker.cpp:23]   --->   Operation 34 'bitconcatenate' 'tmp_177_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i7 %or_ln23_6" [patchMaker.cpp:23]   --->   Operation 35 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln23_6, i2 0" [patchMaker.cpp:23]   --->   Operation 36 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_8 = sub i8 %p_shl_cast, i8 %tmp_177_cast" [patchMaker.cpp:23]   --->   Operation 37 'sub' 'sub_ln23_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 38 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_2 = add i8 %sub_ln23_8, i8 2" [patchMaker.cpp:23]   --->   Operation 38 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i8 %add_ln23_2" [patchMaker.cpp:23]   --->   Operation 39 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_8 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln23_10" [patchMaker.cpp:23]   --->   Operation 40 'getelementptr' 'patches_superpoints_31_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i8 %patches_superpoints_31_addr" [patchMaker.cpp:23]   --->   Operation 41 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i8 %patches_superpoints_31_addr_6" [patchMaker.cpp:23]   --->   Operation 42 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%sub_ln23_9 = sub i64 %patches_superpoints_31_load, i64 %patches_superpoints_31_load_3" [patchMaker.cpp:23]   --->   Operation 43 'sub' 'sub_ln23_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 44 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i8 %patches_superpoints_31_addr_8" [patchMaker.cpp:23]   --->   Operation 45 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i8 %patches_superpoints_31_addr_7" [patchMaker.cpp:23]   --->   Operation 46 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 47 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln23_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 47 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 48 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 49 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i64 %data_V"   --->   Operation 50 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_207, i1 0"   --->   Operation 51 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_206" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 53 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 54 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 55 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_206"   --->   Operation 56 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 57 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 58 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 59 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 60 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 61 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V_19 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 62 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 63 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%zext_ln662 = zext i1 %tmp_201"   --->   Operation 64 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_135 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_19, i32 53, i32 116"   --->   Operation 65 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_135"   --->   Operation 66 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:23]   --->   Operation 67 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i8 %patches_superpoints_31_addr_8" [patchMaker.cpp:23]   --->   Operation 68 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 69 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i8 %patches_superpoints_31_addr_7" [patchMaker.cpp:23]   --->   Operation 69 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%sub_ln23_10 = sub i64 %patches_superpoints_31_load_4, i64 %patches_superpoints_31_load_5" [patchMaker.cpp:23]   --->   Operation 70 'sub' 'sub_ln23_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln23_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 71 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln23_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 73 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%data_V_15 = bitcast i64 %dc_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 74 'bitcast' 'data_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_15, i32 52, i32 62"   --->   Operation 75 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i64 %data_V_15"   --->   Operation 76 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_209, i1 0"   --->   Operation 77 'bitconcatenate' 'mantissa_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i54 %mantissa_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 78 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln510_3 = zext i11 %tmp_208" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 79 'zext' 'zext_ln510_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.73ns)   --->   "%add_ln510_3 = add i12 %zext_ln510_3, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 80 'add' 'add_ln510_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_3, i32 11"   --->   Operation 81 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%sub_ln1311_6 = sub i11 1023, i11 %tmp_208"   --->   Operation 82 'sub' 'sub_ln1311_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1311_7 = sext i11 %sub_ln1311_6"   --->   Operation 83 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.29ns)   --->   "%ush_7 = select i1 %isNeg_7, i12 %sext_ln1311_7, i12 %add_ln510_3"   --->   Operation 84 'select' 'ush_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast = sext i12 %ush_7"   --->   Operation 85 'sext' 'sh_prom_i_i_i_i_i59_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i59_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_cast_cast_cast"   --->   Operation 86 'zext' 'sh_prom_i_i_i_i_i59_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%r_V_20 = lshr i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 87 'lshr' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%r_V_21 = shl i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i59_cast_cast_cast_cast"   --->   Operation 88 'shl' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_20, i32 53"   --->   Operation 89 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%zext_ln662_7 = zext i1 %tmp_205"   --->   Operation 90 'zext' 'zext_ln662_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_21, i32 53, i32 116"   --->   Operation 91 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_2)   --->   "%val_7 = select i1 %isNeg_7, i64 %zext_ln662_7, i64 %tmp_137"   --->   Operation 92 'select' 'val_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23_2 = icmp_slt  i64 %val_7, i64 100" [patchMaker.cpp:23]   --->   Operation 93 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.12ns)   --->   "%and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln23_2" [patchMaker.cpp:23]   --->   Operation 94 'and' 'and_ln23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1 %and_ln23" [patchMaker.cpp:23]   --->   Operation 95 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read on port 'wsp1' (patchMaker.cpp:23) [5]  (0 ns)
	'sub' operation ('sub_ln23_7', patchMaker.cpp:23) [26]  (0.705 ns)
	'or' operation ('or_ln23_5', patchMaker.cpp:23) [27]  (0 ns)
	'getelementptr' operation ('patches_superpoints_31_addr', patchMaker.cpp:23) [29]  (0 ns)
	'load' operation ('patches_superpoints_31_load', patchMaker.cpp:23) on array 'patches_superpoints_31' [39]  (1.2 ns)

 <State 2>: 7ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_31_load', patchMaker.cpp:23) on array 'patches_superpoints_31' [39]  (1.2 ns)
	'sub' operation ('__x', patchMaker.cpp:23) [41]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [42]  (4.65 ns)

 <State 3>: 7ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:23) on array 'patches_superpoints_31' [63]  (1.2 ns)
	'sub' operation ('__x', patchMaker.cpp:23) [65]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [66]  (4.65 ns)

 <State 4>: 6.93ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [66]  (4.65 ns)
	'sub' operation ('sub_ln1311_6') [75]  (0.735 ns)
	'select' operation ('ush') [77]  (0.299 ns)
	'shl' operation ('r.V') [81]  (0 ns)
	'select' operation ('val') [85]  (0 ns)
	'icmp' operation ('icmp_ln23_2', patchMaker.cpp:23) [86]  (1.13 ns)
	'and' operation ('and_ln23', patchMaker.cpp:23) [87]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
