SRCS=$(HDL)/common/sync_fifo.v tb.v

include $(SCRIPTS)/sim.mk

test: sim