#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 14 22:22:10 2023
# Process ID: 23180
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5904 D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.xpr
# Log file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.xpr
update_compile_order -fileset sources_1
create_ip -name cordic_ip -vendor xilinx.com -library user -version 1.0 -module_name cordic_ip_0 -dir d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci]
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_ip:1.0 cordic_ip_1
endgroup
delete_bd_objs [get_bd_cells cordic_ip_1]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {cordic_ip_0 design_acc_cordic_ip_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {cordic_ip_0 design_acc_cordic_ip_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_property  ALL_PROPS  [get_ips cordic_ip_0]
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells cordic_ip_0]
export_ip_user_files -of_objects  [get_files d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci] -no_script -reset -force -quiet
remove_files  d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/cordic_ip_0.xci
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_ip:1.0 cordic_ip_0
endgroup
set_property location {1.5 283 -358} [get_bd_cells cordic_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cordic_ip_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cordic_ip_0/S00_AXI]
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/impl_1/design_acc_wrapper.sysdef D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf

launch_sdk -workspace D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk -hwspec D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_step.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_step.v
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_last_letter.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/BWT_last_letter.v
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
report_ip_status -name ip_status 
launch_simulation
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
add_files -norecurse {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v}
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
set_property synth_checkpoint_mode None [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
