<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PROCESADOR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Rf_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_PROCESADOR_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_PROCESADOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_PROCESADOR_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sumador_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477251262" xil_pn:in_ck="-6173655983437195450" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Im.vhd"/>
      <outfile xil_pn:name="MultiPlexo.vhd"/>
      <outfile xil_pn:name="PROCESADOR.vhd"/>
      <outfile xil_pn:name="Rf.vhd"/>
      <outfile xil_pn:name="TB_sumador.vhd"/>
      <outfile xil_pn:name="Tb-nPC.vhd"/>
      <outfile xil_pn:name="Tb_Im.vhd"/>
      <outfile xil_pn:name="Tb_PROCESADOR.vhd"/>
      <outfile xil_pn:name="Tb_Rf.vhd"/>
      <outfile xil_pn:name="Tb_UC.vhd"/>
      <outfile xil_pn:name="Tb_Ud.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="Ude.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Multiplexor.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477251262" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4396544616898129149" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477251262" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3758357016957704129" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477251262" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6268951371048633804" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477251262" xil_pn:in_ck="-6173655983437195450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Im.vhd"/>
      <outfile xil_pn:name="MultiPlexo.vhd"/>
      <outfile xil_pn:name="PROCESADOR.vhd"/>
      <outfile xil_pn:name="Rf.vhd"/>
      <outfile xil_pn:name="TB_sumador.vhd"/>
      <outfile xil_pn:name="Tb-nPC.vhd"/>
      <outfile xil_pn:name="Tb_Im.vhd"/>
      <outfile xil_pn:name="Tb_PROCESADOR.vhd"/>
      <outfile xil_pn:name="Tb_Rf.vhd"/>
      <outfile xil_pn:name="Tb_UC.vhd"/>
      <outfile xil_pn:name="Tb_Ud.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="Ude.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Multiplexor.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477251268" xil_pn:in_ck="-6173655983437195450" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-695312620302051172" xil_pn:start_ts="1477251262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_PROCESADOR_beh.prj"/>
      <outfile xil_pn:name="Tb_PROCESADOR_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477251269" xil_pn:in_ck="-8823111774942912970" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3916784180668727831" xil_pn:start_ts="1477251268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_PROCESADOR_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
