Timing Analyzer report for de0_nano
Thu Oct 31 18:25:34 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { adc_process:adc|virtual_clock:vclock|virt_clk } ;
; CLOCK_50                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                      ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 224.11 MHz ; 224.11 MHz      ; CLOCK_50                                      ;      ;
; 341.3 MHz  ; 341.3 MHz       ; adc_process:adc|virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.462 ; -412.425      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.930 ; -25.975       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.235 ; 0.000         ;
; CLOCK_50                                      ; 0.301 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.248 ; -17.606            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.230 ; 0.000              ;
+----------+-------+--------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -201.000      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.462 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.400      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.456 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.394      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.376      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.373      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.437 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.378      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.430 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.371      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.357      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.352      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.288      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
; -3.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.284      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.930 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.860      ;
; -1.926 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.856      ;
; -1.780 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.710      ;
; -1.776 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.706      ;
; -1.748 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.678      ;
; -1.744 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.674      ;
; -1.582 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.512      ;
; -1.574 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.504      ;
; -1.413 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.343      ;
; -1.408 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.338      ;
; -1.405 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.335      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.330      ;
; -1.378 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.310      ;
; -1.374 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.306      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.205 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.795      ;
; -1.128 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.405     ; 1.718      ;
; -1.109 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.044      ;
; -1.103 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.035      ;
; -1.071 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.006      ;
; -0.980 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.404     ; 1.571      ;
; -0.972 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.404     ; 1.563      ;
; -0.958 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.890      ;
; -0.954 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.886      ;
; -0.953 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.885      ;
; -0.949 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 1.884      ;
; -0.922 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.854      ;
; -0.921 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.853      ;
; -0.921 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.853      ;
; -0.917 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.849      ;
; -0.916 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.848      ;
; -0.897 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.263      ; 2.155      ;
; -0.895 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.827      ;
; -0.895 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.827      ;
; -0.893 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.825      ;
; -0.870 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.802      ;
; -0.866 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.798      ;
; -0.847 ; adc_process:adc|sleep[3]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.779      ;
; -0.846 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.778      ;
; -0.842 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.774      ;
; -0.837 ; adc_process:adc|sleep[5]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.769      ;
; -0.812 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.744      ;
; -0.811 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.743      ;
; -0.807 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.739      ;
; -0.806 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.738      ;
; -0.806 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.738      ;
; -0.805 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.737      ;
; -0.802 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.734      ;
; -0.801 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 1.736      ;
; -0.801 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.733      ;
; -0.800 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.732      ;
; -0.764 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.695      ;
; -0.757 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.689      ;
; -0.747 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.263      ; 2.005      ;
; -0.745 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.677      ;
; -0.745 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.677      ;
; -0.744 ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.676      ;
; -0.743 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.675      ;
; -0.732 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.664      ;
; -0.730 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.662      ;
; -0.728 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.660      ;
; -0.726 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.658      ;
; -0.726 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.658      ;
; -0.726 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.658      ;
; -0.720 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.652      ;
; -0.716 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.648      ;
; -0.715 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.263      ; 1.973      ;
; -0.713 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.645      ;
; -0.713 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.645      ;
; -0.711 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.643      ;
; -0.696 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.628      ;
; -0.695 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.627      ;
; -0.693 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.265      ; 1.953      ;
; -0.690 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.690 ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.690 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.689 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.621      ;
; -0.689 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.621      ;
; -0.687 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.265      ; 1.947      ;
; -0.686 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.618      ;
; -0.685 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.617      ;
; -0.684 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.616      ;
; -0.683 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.615      ;
; -0.679 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.611      ;
; -0.678 ; adc_process:adc|sleep[9]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.610      ;
; -0.678 ; adc_process:adc|sleep[4]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.610      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
; -0.630 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.562      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.235 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.479      ; 0.901      ;
; 0.344 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.392 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.613      ;
; 0.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.475      ; 1.084      ;
; 0.431 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.479      ; 1.097      ;
; 0.431 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.473      ; 1.091      ;
; 0.432 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.485      ; 1.104      ;
; 0.439 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.485      ; 1.111      ;
; 0.441 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.485      ; 1.113      ;
; 0.442 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.485      ; 1.114      ;
; 0.458 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.485      ; 1.130      ;
; 0.465 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.475      ; 1.127      ;
; 0.483 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.703      ;
; 0.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.475      ; 1.179      ;
; 0.548 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.479      ; 1.214      ;
; 0.554 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.774      ;
; 0.556 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.776      ;
; 0.557 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.779      ;
; 0.560 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.780      ;
; 0.562 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.782      ;
; 0.562 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.782      ;
; 0.568 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.570 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.573 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.793      ;
; 0.601 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.821      ;
; 0.612 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.402      ; 1.171      ;
; 0.660 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.405      ; 1.222      ;
; 0.748 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.968      ;
; 0.748 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.968      ;
; 0.752 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.972      ;
; 0.761 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.981      ;
; 0.763 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.983      ;
; 0.778 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.998      ;
; 0.785 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.006      ;
; 0.826 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.046      ;
; 0.831 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.052      ;
; 0.831 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.051      ;
; 0.832 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.052      ;
; 0.833 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.053      ;
; 0.834 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.054      ;
; 0.845 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.848 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.068      ;
; 0.848 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.068      ;
; 0.849 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.849 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.850 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.070      ;
; 0.851 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.071      ;
; 0.851 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.071      ;
; 0.860 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.402      ; 1.419      ;
; 0.870 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.402      ; 1.429      ;
; 0.882 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.102      ;
; 0.882 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.102      ;
; 0.883 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.103      ;
; 0.887 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.107      ;
; 0.890 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.110      ;
; 0.891 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.111      ;
; 0.892 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.112      ;
; 0.892 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.112      ;
; 0.893 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.113      ;
; 0.895 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.115      ;
; 0.895 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.115      ;
; 0.895 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.115      ;
; 0.904 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.404      ; 1.465      ;
; 0.941 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.161      ;
; 0.942 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.162      ;
; 0.943 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.163      ;
; 0.943 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.163      ;
; 0.944 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.164      ;
; 0.945 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.165      ;
; 0.946 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.166      ;
; 0.956 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.177      ;
; 0.958 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.178      ;
; 0.959 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.179      ;
; 0.960 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.180      ;
; 0.960 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.180      ;
; 0.961 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.961 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.962 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.182      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.301 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.168      ; 2.855      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_bit_counter[2]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_bit_counter[3]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_bit_counter[1]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc_bit_counter[0]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; virtual_clock:vclock|virt_clk                                        ; virtual_clock:vclock|virt_clk                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; mcp4725_dac:dac|data_buffer[11]                                      ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.385 ; adc_bit_counter[0]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; adc_bit_counter[0]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; adc_bit_counter[0]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.606      ;
; 0.391 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.397 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.617      ;
; 0.401 ; adc_bit_counter[2]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.408 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.627      ;
; 0.410 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.629      ;
; 0.413 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.632      ;
; 0.414 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.633      ;
; 0.435 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[4]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.654      ;
; 0.438 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.657      ;
; 0.481 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.700      ;
; 0.503 ; mcp4725_dac:dac|data_buffer[9]                                       ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.722      ;
; 0.518 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.737      ;
; 0.527 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.746      ;
; 0.527 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.746      ;
; 0.536 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.543 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.762      ;
; 0.547 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.766      ;
; 0.552 ; mcp4725_dac:dac|data_buffer[10]                                      ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.557 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.562 ; adc_bit_counter[1]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; adc_bit_counter[1]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.575 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.577 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.796      ;
; 0.580 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.800      ;
; 0.580 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.802      ;
; 0.582 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.802      ;
; 0.582 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.806      ;
; 0.588 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.808      ;
; 0.599 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.818      ;
; 0.608 ; adc_bit_counter[3]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.827      ;
; 0.611 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.830      ;
; 0.612 ; adc_bit_counter[3]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.831      ;
; 0.616 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.835      ;
; 0.617 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.401      ; 1.175      ;
; 0.620 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.620 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.840      ;
; 0.621 ; adc_bit_counter[2]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.840      ;
; 0.623 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.842      ;
; 0.626 ; adc_bit_counter[3]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.845      ;
; 0.627 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.846      ;
; 0.629 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.848      ;
; 0.664 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.883      ;
; 0.670 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.889      ;
; 0.673 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.892      ;
; 0.674 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[6]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.893      ;
; 0.674 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.893      ;
; 0.674 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.893      ;
; 0.681 ; adc_process:adc|DATA_RECEIVE[3]                                      ; tp_DATA[3]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.276     ; 0.592      ;
; 0.682 ; adc_process:adc|DATA_RECEIVE[0]                                      ; tp_DATA[0]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.276     ; 0.593      ;
; 0.682 ; adc_process:adc|DATA_RECEIVE[11]                                     ; tp_DATA[11]                                                          ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.276     ; 0.593      ;
; 0.684 ; adc_process:adc|DATA_RECEIVE[9]                                      ; tp_DATA[9]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.276     ; 0.595      ;
; 0.687 ; adc_process:adc|DATA_RECEIVE[8]                                      ; tp_DATA[8]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.282     ; 0.592      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.248 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.489     ; 1.744      ;
; -1.248 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.489     ; 1.744      ;
; -1.248 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.489     ; 1.744      ;
; -1.248 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.489     ; 1.744      ;
; -1.248 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.489     ; 1.744      ;
; -1.246 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.477     ; 1.754      ;
; -1.177 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.482     ; 1.680      ;
; -1.177 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.482     ; 1.680      ;
; -1.177 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.482     ; 1.680      ;
; -1.159 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.485     ; 1.659      ;
; -1.159 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.485     ; 1.659      ;
; -1.159 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.485     ; 1.659      ;
; -0.778 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.479     ; 1.284      ;
; -0.778 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.479     ; 1.284      ;
; -0.778 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.479     ; 1.284      ;
; -0.778 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.479     ; 1.284      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 1.230 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.275     ; 1.142      ;
; 1.230 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.275     ; 1.142      ;
; 1.230 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.275     ; 1.142      ;
; 1.230 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.275     ; 1.142      ;
; 1.616 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.281     ; 1.522      ;
; 1.616 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.281     ; 1.522      ;
; 1.616 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.281     ; 1.522      ;
; 1.630 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.278     ; 1.539      ;
; 1.630 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.278     ; 1.539      ;
; 1.630 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.278     ; 1.539      ;
; 1.680 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.285     ; 1.582      ;
; 1.680 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.285     ; 1.582      ;
; 1.680 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.285     ; 1.582      ;
; 1.680 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.285     ; 1.582      ;
; 1.680 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.285     ; 1.582      ;
; 1.685 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 1.600      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 245.76 MHz ; 245.76 MHz      ; CLOCK_50                                      ;      ;
; 381.1 MHz  ; 381.1 MHz       ; adc_process:adc|virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.069 ; -350.996      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.624 ; -20.488       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.219 ; 0.000         ;
; CLOCK_50                                      ; 0.291 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.005 ; -14.006           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.099 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -201.000      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.069 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.014      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.064 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.009      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.045 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.992      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.040 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.980      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.039 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.979      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.038 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.985      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.029 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.974      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -3.026 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.971      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.957 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[7]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.897      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.952 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[10] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.624 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.561      ;
; -1.613 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.550      ;
; -1.496 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.433      ;
; -1.486 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.423      ;
; -1.485 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.422      ;
; -1.484 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.421      ;
; -1.352 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.289      ;
; -1.350 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.287      ;
; -1.193 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.130      ;
; -1.191 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.128      ;
; -1.189 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.126      ;
; -1.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 2.124      ;
; -1.136 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.076      ;
; -1.129 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.069      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.979 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.613      ;
; -0.890 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.524      ;
; -0.878 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.818      ;
; -0.878 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.822      ;
; -0.842 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.786      ;
; -0.781 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.415      ;
; -0.779 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.361     ; 1.413      ;
; -0.750 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.690      ;
; -0.746 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.686      ;
; -0.740 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.684      ;
; -0.735 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.675      ;
; -0.711 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.651      ;
; -0.697 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.637      ;
; -0.697 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.637      ;
; -0.696 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.636      ;
; -0.696 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.636      ;
; -0.694 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.634      ;
; -0.694 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.634      ;
; -0.691 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.236      ; 1.922      ;
; -0.678 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.618      ;
; -0.674 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.614      ;
; -0.663 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.603      ;
; -0.662 ; adc_process:adc|sleep[3]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.602      ;
; -0.652 ; adc_process:adc|sleep[5]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.592      ;
; -0.644 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.588      ;
; -0.635 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.575      ;
; -0.629 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.569      ;
; -0.606 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.546      ;
; -0.601 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.541      ;
; -0.601 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.541      ;
; -0.597 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.537      ;
; -0.596 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.536      ;
; -0.595 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.535      ;
; -0.594 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.534      ;
; -0.589 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.529      ;
; -0.583 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.523      ;
; -0.578 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.518      ;
; -0.577 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.517      ;
; -0.569 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.509      ;
; -0.568 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.508      ;
; -0.566 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.506      ;
; -0.563 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.236      ; 1.794      ;
; -0.545 ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.485      ;
; -0.537 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.477      ;
; -0.536 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.239      ; 1.770      ;
; -0.535 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.535 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.535 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.533 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.473      ;
; -0.532 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.472      ;
; -0.529 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.469      ;
; -0.529 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.469      ;
; -0.528 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.468      ;
; -0.527 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.236      ; 1.758      ;
; -0.526 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.466      ;
; -0.524 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.464      ;
; -0.519 ; adc_process:adc|sleep[4]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.459      ;
; -0.503 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.443      ;
; -0.502 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.239      ; 1.736      ;
; -0.501 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.441      ;
; -0.501 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.441      ;
; -0.499 ; adc_process:adc|sleep[9]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.439      ;
; -0.498 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.438      ;
; -0.497 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.497 ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.496 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.436      ;
; -0.495 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.435      ;
; -0.494 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.434      ;
; -0.483 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.423      ;
; -0.483 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.423      ;
; -0.478 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.418      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
; -0.472 ; adc_process:adc|adc_run                               ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.412      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.219 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.426      ; 0.819      ;
; 0.300 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.350 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.549      ;
; 0.352 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.551      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.423      ; 0.992      ;
; 0.396 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.426      ; 0.996      ;
; 0.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.433      ; 1.007      ;
; 0.407 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.420      ; 1.001      ;
; 0.407 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.433      ; 1.014      ;
; 0.414 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.433      ; 1.021      ;
; 0.415 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.433      ; 1.022      ;
; 0.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.433      ; 1.026      ;
; 0.429 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.628      ;
; 0.441 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.423      ; 1.038      ;
; 0.482 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.424      ; 1.080      ;
; 0.493 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.426      ; 1.093      ;
; 0.499 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.704      ;
; 0.508 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.707      ;
; 0.511 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.515 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.541 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.740      ;
; 0.544 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.358      ; 1.046      ;
; 0.618 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.361      ; 1.123      ;
; 0.686 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.885      ;
; 0.686 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.885      ;
; 0.686 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.885      ;
; 0.687 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.886      ;
; 0.690 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.889      ;
; 0.692 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.891      ;
; 0.719 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.918      ;
; 0.745 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.944      ;
; 0.749 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.950      ;
; 0.754 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.758 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.960      ;
; 0.765 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.964      ;
; 0.767 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.966      ;
; 0.784 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.358      ; 1.286      ;
; 0.791 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.990      ;
; 0.792 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.991      ;
; 0.792 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.991      ;
; 0.792 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.991      ;
; 0.793 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.992      ;
; 0.793 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.358      ; 1.295      ;
; 0.794 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.993      ;
; 0.801 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.000      ;
; 0.801 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.000      ;
; 0.801 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.000      ;
; 0.811 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.010      ;
; 0.811 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.010      ;
; 0.811 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.010      ;
; 0.834 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.838 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.361      ; 1.343      ;
; 0.838 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.037      ;
; 0.841 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.040      ;
; 0.845 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.046      ;
; 0.850 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.049      ;
; 0.854 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.053      ;
; 0.854 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.053      ;
; 0.857 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.056      ;
; 0.857 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.056      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.291 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.954      ; 2.599      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_bit_counter[2]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_bit_counter[3]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_bit_counter[1]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; virtual_clock:vclock|virt_clk                                        ; virtual_clock:vclock|virt_clk                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; adc_bit_counter[0]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; mcp4725_dac:dac|data_buffer[11]                                      ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.343 ; adc_bit_counter[0]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; adc_bit_counter[0]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.349 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.548      ;
; 0.350 ; adc_bit_counter[0]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.549      ;
; 0.353 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.552      ;
; 0.355 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; adc_bit_counter[2]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.558      ;
; 0.366 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.566      ;
; 0.367 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.369 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.569      ;
; 0.374 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.573      ;
; 0.382 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[4]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.581      ;
; 0.384 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.583      ;
; 0.426 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.625      ;
; 0.463 ; mcp4725_dac:dac|data_buffer[9]                                       ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.662      ;
; 0.467 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.666      ;
; 0.482 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.682      ;
; 0.483 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.684      ;
; 0.484 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.683      ;
; 0.490 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.689      ;
; 0.496 ; mcp4725_dac:dac|data_buffer[10]                                      ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.501 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; adc_bit_counter[1]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; adc_bit_counter[1]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.514 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.714      ;
; 0.519 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.523 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.527 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.528 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.728      ;
; 0.533 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.733      ;
; 0.535 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.735      ;
; 0.535 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.735      ;
; 0.539 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.738      ;
; 0.545 ; adc_bit_counter[3]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.545 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.745      ;
; 0.547 ; adc_bit_counter[3]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.746      ;
; 0.551 ; adc_bit_counter[2]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.750      ;
; 0.553 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.753      ;
; 0.555 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.754      ;
; 0.555 ; adc_bit_counter[3]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.754      ;
; 0.556 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.755      ;
; 0.557 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.756      ;
; 0.562 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.761      ;
; 0.564 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.763      ;
; 0.578 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.359      ; 1.081      ;
; 0.584 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.783      ;
; 0.605 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.804      ;
; 0.606 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.805      ;
; 0.608 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.807      ;
; 0.608 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.807      ;
; 0.609 ; adc_process:adc|DATA_RECEIVE[3]                                      ; tp_DATA[3]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 0.537      ;
; 0.610 ; adc_process:adc|DATA_RECEIVE[0]                                      ; tp_DATA[0]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 0.538      ;
; 0.611 ; adc_process:adc|DATA_RECEIVE[11]                                     ; tp_DATA[11]                                                          ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 0.539      ;
; 0.612 ; adc_process:adc|DATA_RECEIVE[9]                                      ; tp_DATA[9]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 0.540      ;
; 0.616 ; adc_process:adc|DATA_RECEIVE[6]                                      ; tp_DATA[6]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.253     ; 0.537      ;
; 0.617 ; adc_process:adc|DATA_RECEIVE[8]                                      ; tp_DATA[8]                                                           ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.253     ; 0.538      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.005 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.425     ; 1.565      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.437     ; 1.552      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.437     ; 1.552      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.437     ; 1.552      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.437     ; 1.552      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.437     ; 1.552      ;
; -0.944 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.430     ; 1.499      ;
; -0.944 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.430     ; 1.499      ;
; -0.944 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.430     ; 1.499      ;
; -0.935 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.433     ; 1.487      ;
; -0.935 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.433     ; 1.487      ;
; -0.935 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.433     ; 1.487      ;
; -0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.427     ; 1.144      ;
; -0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.427     ; 1.144      ;
; -0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.427     ; 1.144      ;
; -0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.427     ; 1.144      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 1.099 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 1.027      ;
; 1.099 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 1.027      ;
; 1.099 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 1.027      ;
; 1.099 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.246     ; 1.027      ;
; 1.471 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.252     ; 1.393      ;
; 1.471 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.252     ; 1.393      ;
; 1.471 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.252     ; 1.393      ;
; 1.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.249     ; 1.404      ;
; 1.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.249     ; 1.404      ;
; 1.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.249     ; 1.404      ;
; 1.521 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.257     ; 1.438      ;
; 1.521 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.257     ; 1.438      ;
; 1.521 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.257     ; 1.438      ;
; 1.521 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.257     ; 1.438      ;
; 1.521 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.257     ; 1.438      ;
; 1.524 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.244     ; 1.454      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -1.524 ; -153.455      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -0.662 ; -4.602        ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; -0.017 ; -0.017        ;
; CLOCK_50                                      ; 0.186  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.425 ; -5.328            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.773 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -255.701      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[21] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.524 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[20] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.479      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[16] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.472      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.469      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.517 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[23] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.474      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.511 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[2]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.466      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.464      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.433      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
; -1.474 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.431      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.662 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.609      ;
; -0.658 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.605      ;
; -0.574 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.521      ;
; -0.570 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.517      ;
; -0.563 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.510      ;
; -0.559 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.506      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.398      ;
; -0.447 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.394      ;
; -0.376 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.326      ;
; -0.374 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.321      ;
; -0.373 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.320      ;
; -0.372 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.322      ;
; -0.370 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.317      ;
; -0.369 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.040     ; 1.316      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.245 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 1.006      ;
; -0.206 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.033     ; 1.160      ;
; -0.206 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.226     ; 0.967      ;
; -0.186 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.033     ; 1.140      ;
; -0.171 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.122      ;
; -0.124 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.225     ; 0.886      ;
; -0.113 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.225     ; 0.875      ;
; -0.113 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.033     ; 1.067      ;
; -0.098 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.048      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.044      ;
; -0.083 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.033      ;
; -0.083 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.034      ;
; -0.079 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.029      ;
; -0.074 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.024      ;
; -0.074 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.024      ;
; -0.072 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.023      ;
; -0.065 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.141      ; 1.193      ;
; -0.056 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.007      ;
; -0.055 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.006      ;
; -0.050 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.001      ;
; -0.041 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.991      ;
; -0.037 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.987      ;
; -0.037 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.987      ;
; -0.037 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.987      ;
; -0.023 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.974      ;
; -0.021 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.971      ;
; -0.019 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.970      ;
; -0.017 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.967      ;
; -0.015 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.965      ;
; -0.013 ; adc_process:adc|sleep[3]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.963      ;
; -0.011 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.961      ;
; -0.006 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.956      ;
; -0.006 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.956      ;
; -0.005 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.955      ;
; -0.005 ; adc_process:adc|sleep[5]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.955      ;
; 0.002  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.033     ; 0.952      ;
; 0.006  ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.944      ;
; 0.019  ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.931      ;
; 0.019  ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.144      ; 1.112      ;
; 0.021  ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.930      ;
; 0.023  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.141      ; 1.105      ;
; 0.030  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.919      ;
; 0.031  ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.919      ;
; 0.031  ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.919      ;
; 0.032  ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.918      ;
; 0.032  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.919      ;
; 0.033  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.034  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.141      ; 1.094      ;
; 0.038  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.913      ;
; 0.039  ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.911      ;
; 0.040  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.911      ;
; 0.043  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.908      ;
; 0.043  ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.907      ;
; 0.043  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.908      ;
; 0.044  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.907      ;
; 0.047  ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.903      ;
; 0.047  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.904      ;
; 0.048  ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.902      ;
; 0.049  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.902      ;
; 0.051  ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.899      ;
; 0.052  ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.898      ;
; 0.052  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.144      ; 1.079      ;
; 0.053  ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.897      ;
; 0.057  ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.893      ;
; 0.062  ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.888      ;
; 0.062  ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.888      ;
; 0.063  ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.887      ;
; 0.063  ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.887      ;
; 0.068  ; adc_process:adc|sleep[9]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.882      ;
; 0.076  ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.144      ; 1.055      ;
; 0.083  ; adc_process:adc|sleep[4]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.867      ;
; 0.099  ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.851      ;
; 0.099  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.852      ;
; 0.099  ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.851      ;
; 0.099  ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.851      ;
; 0.100  ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.850      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.017 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.381      ; 0.478      ;
; 0.073  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.388      ; 0.575      ;
; 0.073  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.388      ; 0.575      ;
; 0.074  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.388      ; 0.576      ;
; 0.074  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.388      ; 0.576      ;
; 0.080  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.381      ; 0.575      ;
; 0.085  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.388      ; 0.587      ;
; 0.098  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.376      ; 0.588      ;
; 0.099  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.378      ; 0.591      ;
; 0.118  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.378      ; 0.610      ;
; 0.135  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.378      ; 0.627      ;
; 0.137  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.381      ; 0.632      ;
; 0.179  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.207  ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.328      ;
; 0.208  ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.329      ;
; 0.259  ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.380      ;
; 0.289  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.409      ;
; 0.296  ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.421      ;
; 0.303  ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.424      ;
; 0.305  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.307  ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.323  ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.444      ;
; 0.334  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.221      ; 0.639      ;
; 0.352  ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.226      ; 0.662      ;
; 0.399  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.519      ;
; 0.400  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.520      ;
; 0.403  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.523      ;
; 0.403  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.523      ;
; 0.405  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.525      ;
; 0.411  ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.533      ;
; 0.420  ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.541      ;
; 0.435  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.555      ;
; 0.440  ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.562      ;
; 0.446  ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.453  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.221      ; 0.758      ;
; 0.457  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.221      ; 0.764      ;
; 0.460  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.582      ;
; 0.461  ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.582      ;
; 0.465  ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.586      ;
; 0.473  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.474  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.225      ; 0.783      ;
; 0.478  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.598      ;
; 0.479  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.599      ;
; 0.479  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.599      ;
; 0.480  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.480  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.601      ;
; 0.480  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.601      ;
; 0.480  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.601      ;
; 0.483  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.604      ;
; 0.484  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.485  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.605      ;
; 0.490  ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.611      ;
; 0.509  ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.630      ;
; 0.510  ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.630      ;
; 0.512  ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.633      ;
; 0.513  ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.514  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.221      ; 0.819      ;
; 0.516  ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.225      ; 0.825      ;
; 0.518  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.639      ;
; 0.522  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.221      ; 0.827      ;
; 0.523  ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.523  ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.523  ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_bit_counter[2]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_bit_counter[3]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_bit_counter[1]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc_bit_counter[0]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; virtual_clock:vclock|virt_clk                                        ; virtual_clock:vclock|virt_clk                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; mcp4725_dac:dac|data_buffer[11]                                      ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.199 ; adc_bit_counter[0]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; adc_bit_counter[0]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_bit_counter[0]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.214 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; adc_bit_counter[2]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.341      ;
; 0.235 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.165      ; 1.619      ;
; 0.237 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.358      ;
; 0.238 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[4]       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.359      ;
; 0.255 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; mcp4725_dac:dac|data_buffer[9]                                       ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.378      ;
; 0.268 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.389      ;
; 0.275 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.283 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.405      ;
; 0.294 ; mcp4725_dac:dac|data_buffer[10]                                      ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc_bit_counter[1]                                                   ; adc_bit_counter[3]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; adc_bit_counter[1]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.424      ;
; 0.307 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.436      ;
; 0.322 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.220      ; 0.627      ;
; 0.326 ; adc_bit_counter[3]                                                   ; adc_bit_counter[0]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; adc_bit_counter[3]                                                   ; adc_bit_counter[2]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.449      ;
; 0.332 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; adc_bit_counter[2]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; adc_bit_counter[3]                                                   ; adc_bit_counter[1]                                                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.457      ;
; 0.336 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.457      ;
; 0.339 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.460      ;
; 0.345 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[6]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.466      ;
; 0.354 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.475      ;
; 0.355 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.476      ;
; 0.360 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.481      ;
; 0.364 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.485      ;
; 0.366 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.487      ;
; 0.374 ; mcp4725_dac:dac|data_buffer[1]                                       ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.498      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.425 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.392     ; 1.010      ;
; -0.425 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.392     ; 1.010      ;
; -0.425 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.392     ; 1.010      ;
; -0.425 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.392     ; 1.010      ;
; -0.425 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.392     ; 1.010      ;
; -0.424 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.380     ; 1.021      ;
; -0.381 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.384     ; 0.974      ;
; -0.381 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.384     ; 0.974      ;
; -0.381 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.384     ; 0.974      ;
; -0.376 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.387     ; 0.966      ;
; -0.376 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.387     ; 0.966      ;
; -0.376 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.387     ; 0.966      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.382     ; 0.722      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.382     ; 0.722      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.382     ; 0.722      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.382     ; 0.722      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.773 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.261     ; 0.626      ;
; 0.773 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.261     ; 0.626      ;
; 0.773 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.261     ; 0.626      ;
; 0.773 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.261     ; 0.626      ;
; 0.989 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.263     ; 0.840      ;
; 0.989 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.263     ; 0.840      ;
; 0.989 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.263     ; 0.840      ;
; 0.991 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.267     ; 0.838      ;
; 0.991 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.267     ; 0.838      ;
; 0.991 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.267     ; 0.838      ;
; 1.014 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.259     ; 0.869      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 0.866      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 0.866      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 0.866      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 0.866      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.272     ; 0.866      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.851 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                               ; -3.462   ; -0.017 ; -1.248   ; 0.773   ; -3.000              ;
;  CLOCK_50                                      ; -3.462   ; 0.186  ; -1.248   ; 0.773   ; -3.000              ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -1.930   ; -0.017 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                ; -438.4   ; -0.017 ; -17.606  ; 0.0     ; -293.701            ;
;  CLOCK_50                                      ; -412.425 ; 0.000  ; -17.606  ; 0.000   ; -255.701            ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -25.975  ; -0.017 ; N/A      ; N/A     ; -38.000             ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCL                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 107      ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 5428     ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 107      ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 5428     ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 133   ; 133  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; Target                                        ; Clock                                         ; Type ; Status      ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; CLOCK_50                                      ; CLOCK_50                                      ; Base ; Constrained ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 31 18:25:33 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name adc_process:adc|virtual_clock:vclock|virt_clk adc_process:adc|virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.462            -412.425 CLOCK_50 
    Info (332119):    -1.930             -25.975 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.235               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
    Info (332119):     0.301               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.248             -17.606 CLOCK_50 
Info (332146): Worst-case removal slack is 1.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.230               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -201.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.069            -350.996 CLOCK_50 
    Info (332119):    -1.624             -20.488 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
    Info (332119):     0.291               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.005             -14.006 CLOCK_50 
Info (332146): Worst-case removal slack is 1.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.099               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -201.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.524            -153.455 CLOCK_50 
    Info (332119):    -0.662              -4.602 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is -0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.017              -0.017 adc_process:adc|virtual_clock:vclock|virt_clk 
    Info (332119):     0.186               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.425              -5.328 CLOCK_50 
Info (332146): Worst-case removal slack is 0.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.773               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -255.701 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.851 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Thu Oct 31 18:25:34 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


