// Seed: 135498493
macromodule module_0 ();
  assign id_1[-1] = 1;
  wire id_2 = id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  id_2(
      id_0, id_0 ? id_0 : 1, 1
  );
  always $display(id_0, -1, 1, 1, id_0);
  wire id_3, id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input  wor   id_0,
    output wire  id_1,
    output uwire id_2
);
  assign id_1 = 1;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
