// Seed: 2794145577
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4
);
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2
    , id_15,
    input supply1 id_3,
    input logic id_4,
    input wand id_5,
    input supply1 id_6,
    input wor id_7
    , id_16,
    inout tri1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  always @(posedge 1 or posedge 1) id_15 <= id_4;
  module_0(
      id_6, id_5, id_2, id_5, id_1
  );
endmodule
