# verilog_tools

a collection of [https://github.com/YosysHQ/yosys](yosys) wrappers to provide circuit compilation tools.

## tools
- `sv-netlist` -- Create a Netlist in BLIF or JSON format from a Verilog file(s)
- `sv-stat` -- Temporarily convert a Verilog file(s) into a netlist and print the number of gates
