
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.00000000000000000000;
1.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38  175654.4      1.25    8890.2   29216.2                          
    0:00:38  175654.4      1.25    8890.2   29216.2                          
    0:00:38  175699.1      1.25    8890.2   29216.2                          
    0:00:38  175743.8      1.25    8890.2   29216.2                          
    0:00:38  175788.5      1.25    8890.2   29216.2                          
    0:00:38  175833.2      1.25    8890.2   29216.2                          
    0:00:38  175870.2      1.25    8890.1   29213.8                          
    0:00:39  176380.9      1.25    5012.2   19289.3                          
    0:00:40  176890.0      1.25     876.2    9256.6                          
    0:01:05  169039.8      0.71     357.9     160.8                          
    0:01:05  169039.8      0.71     357.9     160.8                          
    0:01:05  169039.8      0.71     357.9     160.8                          
    0:01:06  169037.1      0.71     357.8     160.8                          
    0:01:06  169037.1      0.71     357.8     160.8                          
    0:01:07  169037.1      0.71     357.8     160.8                          
    0:01:20  142531.6      0.74     292.4      68.6                          
    0:01:23  142460.8      0.72     291.4      66.9                          
    0:01:26  142466.9      0.72     290.1      65.3                          
    0:01:28  142470.7      0.72     289.7      63.6                          
    0:01:29  142473.9      0.72     288.2      60.3                          
    0:01:29  142478.4      0.71     285.7      58.7                          
    0:01:30  142480.8      0.71     285.3      57.0                          
    0:01:30  142483.7      0.71     284.8      55.4                          
    0:01:31  142486.6      0.71     284.2      53.7                          
    0:01:31  142489.0      0.71     283.9      52.1                          
    0:01:32  142491.4      0.71     283.5      50.5                          
    0:01:32  142494.3      0.70     280.3      48.8                          
    0:01:32  142498.6      0.70     280.0      47.2                          
    0:01:33  142500.5      0.70     275.5      45.5                          
    0:01:33  142502.8      0.69     274.9      43.9                          
    0:01:34  142504.4      0.69     274.5      42.2                          
    0:01:34  142509.0      0.68     273.8      38.9                          
    0:01:35  142338.5      0.68     273.8      38.9                          
    0:01:35  142338.5      0.68     273.8      38.9                          
    0:01:36  142352.0      0.68     255.3      20.6                          
    0:01:36  142358.7      0.68     248.4      10.4                          
    0:01:36  142360.8      0.67     241.1       4.2                          
    0:01:37  142362.7      0.67     238.1       1.6                          
    0:01:37  142363.2      0.62     234.7       0.0                          
    0:01:37  142363.2      0.62     234.7       0.0                          
    0:01:37  142363.2      0.62     234.7       0.0                          
    0:01:37  142363.2      0.62     234.7       0.0                          
    0:01:37  142408.2      0.55     225.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:38  142463.7      0.54     222.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38  142463.7      0.54     222.4       0.0                          
    0:01:38  142495.7      0.53     219.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:38  142525.2      0.52     215.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[33]/D
    0:01:38  142542.5      0.52     213.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:39  142563.8      0.51     211.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:39  142578.9      0.51     210.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[37]/D
    0:01:39  142598.1      0.51     208.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[26]/D
    0:01:39  142600.5      0.51     208.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142615.1      0.50     207.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:39  142618.0      0.50     207.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[36]/D
    0:01:39  142624.7      0.50     206.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[37]/D
    0:01:40  142634.0      0.50     205.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:01:40  142639.3      0.50     203.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[37]/D
    0:01:40  142647.8      0.49     202.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:40  142653.4      0.49     202.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:40  142662.7      0.49     202.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40  142669.6      0.49     201.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:40  142676.8      0.49     201.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:41  142686.7      0.48     200.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:41  142698.4      0.48     199.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:41  142706.6      0.48     198.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:41  142709.3      0.48     198.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[36]/D
    0:01:41  142711.7      0.48     198.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:41  142713.8      0.48     198.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[37]/D
    0:01:41  142718.8      0.48     197.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:41  142721.8      0.48     197.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:01:41  142727.9      0.48     197.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:42  142733.2      0.48     196.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:42  142739.9      0.47     196.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:42  142742.5      0.47     196.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:42  142751.8      0.47     195.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[35]/D
    0:01:42  142755.3      0.47     195.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:42  142756.1      0.47     195.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:42  142759.5      0.47     195.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:42  142765.7      0.47     194.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:42  142772.0      0.47     194.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:01:43  142780.3      0.47     193.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:43  142788.3      0.47     193.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[36]/D
    0:01:43  142795.4      0.47     193.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[36]/D
    0:01:43  142798.6      0.47     192.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:43  142805.0      0.46     192.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:43  142810.1      0.46     191.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:43  142815.7      0.46     191.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  142821.0      0.46     191.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:43  142826.0      0.46     191.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:44  142830.0      0.46     190.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:44  142831.9      0.46     190.8       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:44  142835.6      0.46     190.7       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:44  142839.9      0.46     190.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:44  142841.7      0.46     190.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[35]/D
    0:01:44  142848.6      0.46     190.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:44  142855.8      0.46     190.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:01:44  142862.5      0.46     189.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:44  142867.3      0.46     189.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:01:44  142866.7      0.46     189.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:45  142869.7      0.46     189.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:01:45  142874.4      0.46     189.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[35]/D
    0:01:45  142878.7      0.45     189.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[33]/D
    0:01:45  142881.1      0.45     189.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:01:45  142883.5      0.45     188.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:01:45  142886.4      0.45     188.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:01:45  142893.1      0.45     188.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:01:45  142896.3      0.45     188.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[36]/D
    0:01:45  142898.1      0.45     188.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:45  142900.0      0.45     188.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:45  142903.4      0.45     188.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:46  142911.7      0.45     187.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:01:46  142914.6      0.45     187.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:46  142919.7      0.45     187.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[36]/D
    0:01:46  142921.8      0.45     187.3       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:46  142922.9      0.45     187.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:46  142929.2      0.45     187.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[36]/D
    0:01:46  142934.8      0.45     187.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:46  142937.8      0.45     186.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:01:46  142942.8      0.45     186.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  142945.2      0.45     186.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[37]/D
    0:01:46  142952.9      0.45     186.8       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:47  142958.5      0.45     186.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:47  142965.4      0.45     186.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:01:47  142975.3      0.45     186.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:47  142977.1      0.45     186.2       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:01:47  142981.1      0.45     186.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  142984.6      0.45     186.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[36]/D
    0:01:47  142988.8      0.45     185.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  142990.7      0.45     185.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  142989.1      0.44     185.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  142992.6      0.44     185.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  142996.0      0.44     185.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:48  142998.1      0.44     185.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:01:48  143005.3      0.44     185.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:48  143009.6      0.44     185.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143012.0      0.44     185.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:48  143018.4      0.44     185.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143019.2      0.44     184.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:01:48  143025.8      0.44     184.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143037.5      0.44     184.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:01:48  143044.7      0.44     184.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  143053.2      0.44     184.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:49  143061.7      0.44     184.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:01:49  143070.0      0.44     184.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:49  143074.2      0.44     184.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143082.7      0.44     184.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:01:49  143083.5      0.44     183.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:49  143086.2      0.44     183.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[27]/D
    0:01:49  143089.1      0.44     183.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[36]/D
    0:01:49  143088.8      0.44     183.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[36]/D
    0:01:49  143089.9      0.44     183.0       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:50  143098.7      0.44     182.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  143107.5      0.44     182.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:50  143112.5      0.44     182.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:50  143117.8      0.43     182.5       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:01:50  143126.4      0.43     182.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:50  143130.3      0.43     182.3       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:01:50  143138.1      0.43     182.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:50  143149.8      0.43     181.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:50  143158.5      0.43     181.4       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:01:50  143163.6      0.43     181.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  143168.6      0.43     180.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:51  143174.8      0.43     180.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  143180.9      0.43     180.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:51  143185.4      0.43     180.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  143191.5      0.43     180.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:01:51  143198.4      0.43     180.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:01:51  143202.7      0.43     179.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:51  143206.9      0.43     179.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:51  143212.8      0.43     179.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[36]/D
    0:01:51  143216.8      0.43     179.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:51  143221.3      0.43     179.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:52  143226.1      0.43     179.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:01:52  143230.4      0.43     179.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:52  143235.1      0.43     178.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:01:52  143241.0      0.43     178.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:52  143247.6      0.43     178.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:52  143252.4      0.43     178.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:52  143258.0      0.43     178.3       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:52  143264.1      0.43     178.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:52  143267.1      0.42     177.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:52  143273.2      0.42     177.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:52  143277.7      0.42     177.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:53  143281.4      0.42     177.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:01:53  143286.7      0.42     177.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[33]/D
    0:01:53  143291.3      0.42     177.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:01:53  143294.5      0.42     177.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  143300.3      0.42     177.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:53  143305.4      0.42     177.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:53  143307.2      0.42     177.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:53  143308.0      0.42     177.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:53  143310.4      0.42     176.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:53  143314.9      0.42     176.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:54  143318.9      0.42     176.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143326.6      0.42     176.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143330.9      0.42     176.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:54  143333.8      0.42     176.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143337.3      0.42     176.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:01:54  143339.4      0.42     176.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:01:54  143344.2      0.42     176.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:54  143348.7      0.42     176.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:54  143352.5      0.42     175.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  143353.2      0.42     175.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:01:54  143357.0      0.42     175.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:54  143358.6      0.42     175.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:01:55  143362.0      0.42     175.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:55  143366.3      0.42     175.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:55  143368.9      0.42     175.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143372.1      0.42     175.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143372.4      0.42     175.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143377.5      0.42     175.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143375.6      0.42     175.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143382.2      0.42     175.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:55  143384.9      0.42     174.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  143390.0      0.41     174.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:55  143391.6      0.41     174.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:56  143397.4      0.41     174.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:56  143404.3      0.41     174.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:01:56  143411.0      0.41     174.5       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:56  143416.3      0.41     174.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[36]/D
    0:01:56  143417.6      0.41     174.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:56  143421.3      0.41     174.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:56  143424.8      0.41     174.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:56  143431.5      0.41     174.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[34]/D
    0:01:56  143437.6      0.41     174.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:01:57  143442.9      0.41     174.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:01:57  143449.0      0.41     174.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  143452.7      0.41     174.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:01:57  143458.6      0.41     174.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:57  143460.2      0.41     173.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143465.5      0.41     173.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143471.4      0.41     173.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[34]/D
    0:01:57  143476.7      0.41     173.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  143483.1      0.41     173.6       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:57  143485.5      0.41     173.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:57  143487.3      0.41     173.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:01:58  143490.0      0.41     173.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:58  143493.4      0.41     173.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:58  143498.5      0.41     173.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:58  143501.9      0.41     173.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  143507.3      0.41     173.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:58  143510.5      0.41     173.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:01:58  143513.1      0.41     172.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:58  143515.8      0.41     172.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  143516.3      0.41     172.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:58  143519.5      0.41     172.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:58  143523.0      0.41     172.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:01:58  143527.2      0.41     172.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:59  143528.8      0.41     172.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:59  143528.8      0.41     172.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:59  143531.5      0.41     172.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:01:59  143530.4      0.41     172.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:01:59  143534.7      0.41     172.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:59  143540.0      0.41     172.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[37]/D
    0:01:59  143542.9      0.41     172.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:59  143542.9      0.41     172.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:01:59  143545.6      0.41     171.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:59  143544.5      0.41     171.9       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:01:59  143546.1      0.41     171.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:59  143548.8      0.41     171.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:02:00  143552.2      0.41     171.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:00  143553.8      0.41     171.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:02:00  143556.7      0.41     171.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:02:00  143558.3      0.40     171.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:00  143560.7      0.40     171.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:02:00  143563.7      0.40     171.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:00  143567.9      0.40     171.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:00  143571.9      0.40     171.0       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:02:00  143575.1      0.40     171.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:00  143577.5      0.40     171.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:00  143583.3      0.40     171.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:01  143586.8      0.40     170.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:01  143587.9      0.40     170.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:01  143591.1      0.40     170.7       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:01  143596.6      0.40     170.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:01  143600.9      0.40     170.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[34]/D
    0:02:01  143605.7      0.40     170.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:01  143608.3      0.40     170.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:01  143609.9      0.40     170.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:01  143615.0      0.40     170.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:01  143619.0      0.40     170.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:01  143619.5      0.40     170.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:01  143623.2      0.40     170.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:02  143627.2      0.40     170.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:02  143633.9      0.40     170.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:02  143636.8      0.40     170.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:02  143638.7      0.40     169.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:02  143639.2      0.40     169.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[32]/D
    0:02:02  143641.3      0.40     169.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:02  143642.1      0.40     169.8       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:02:02  143642.1      0.40     169.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:02  143643.2      0.40     169.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:02  143645.1      0.40     169.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:02  143646.6      0.40     169.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:02  143645.6      0.40     169.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:03  143645.8      0.40     169.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143646.6      0.40     169.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:02:03  143647.2      0.40     169.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:02:03  143650.4      0.40     169.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143652.2      0.40     169.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143654.1      0.40     169.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:03  143657.6      0.40     169.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143660.7      0.40     169.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:03  143660.2      0.40     169.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:02:03  143659.9      0.40     169.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:02:03  143660.7      0.40     169.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:03  143661.8      0.40     169.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[36]/D
    0:02:04  143662.6      0.40     168.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143662.6      0.40     168.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:04  143665.5      0.40     168.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:04  143667.1      0.40     168.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143668.2      0.40     168.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[35]/D
    0:02:04  143668.7      0.40     168.6       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:04  143670.1      0.40     168.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:04  143671.7      0.40     168.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  143671.9      0.40     168.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[29]/D
    0:02:04  143671.7      0.40     168.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  143672.7      0.40     168.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  143674.8      0.40     168.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:05  143679.9      0.40     168.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143682.0      0.40     168.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:02:05  143682.8      0.40     168.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:05  143683.4      0.40     168.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:05  143687.6      0.40     168.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:05  143688.7      0.40     168.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[35]/D
    0:02:05  143690.3      0.40     168.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[37]/D
    0:02:05  143691.3      0.40     168.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[37]/D
    0:02:05  143696.4      0.40     168.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:05  143698.8      0.39     168.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:05  143698.8      0.39     168.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[37]/D
    0:02:06  143699.0      0.39     167.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:06  143702.0      0.39     167.8       0.0                          
    0:02:07  143467.9      0.39     167.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:07  143467.9      0.39     167.8       0.0                          
    0:02:08  143467.9      0.39     167.8       0.0                          
    0:02:11  143324.5      0.40     167.5       0.0                          
    0:02:13  143270.8      0.40     167.5       0.0                          
    0:02:13  143240.5      0.40     167.5       0.0                          
    0:02:14  143213.9      0.40     167.5       0.0                          
    0:02:15  143190.5      0.40     167.5       0.0                          
    0:02:15  143167.0      0.40     167.5       0.0                          
    0:02:16  143144.7      0.40     167.5       0.0                          
    0:02:17  143122.9      0.40     167.5       0.0                          
    0:02:17  143111.7      0.40     167.5       0.0                          
    0:02:18  143093.1      0.40     167.5       0.0                          
    0:02:18  143082.5      0.40     167.5       0.0                          
    0:02:19  143071.8      0.40     167.5       0.0                          
    0:02:19  143061.2      0.40     167.5       0.0                          
    0:02:20  143050.5      0.40     167.5       0.0                          
    0:02:20  143039.9      0.40     167.5       0.0                          
    0:02:20  143029.3      0.40     167.5       0.0                          
    0:02:20  143029.3      0.40     167.5       0.0                          
    0:02:21  143029.3      0.40     167.5       0.0                          
    0:02:22  142945.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:22  142940.7      0.40     168.3       0.0                          
    0:02:23  142946.8      0.40     167.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[24]/D
    0:02:23  142953.5      0.40     167.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:02:23  142960.4      0.40     167.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:23  142970.2      0.39     167.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:23  142973.7      0.39     167.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:23  142976.6      0.39     167.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:23  142982.7      0.39     167.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:23  142982.7      0.39     167.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:23  142990.2      0.39     167.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:24  142994.9      0.39     167.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[36]/D
    0:02:24  142996.5      0.39     167.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:24  143001.3      0.39     167.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:24  143014.9      0.39     167.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:24  143016.5      0.39     167.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:02:24  143018.9      0.39     167.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:24  143019.4      0.39     167.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:24  143022.3      0.39     167.1       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:24  143024.2      0.39     167.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:24  143028.7      0.39     167.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:25  143028.5      0.39     167.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:25  143033.3      0.39     166.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:25  143038.0      0.39     166.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:02:25  143037.8      0.39     166.8       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:25  143038.6      0.39     166.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:25  143040.7      0.39     166.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:25  143046.0      0.39     166.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:25  143053.7      0.39     166.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:25  143060.1      0.39     166.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:25  143060.6      0.39     166.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:02:25  143066.2      0.39     166.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:02:26  143068.9      0.39     166.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:26  143070.8      0.39     166.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:26  143072.6      0.39     166.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:26  143075.0      0.39     166.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:26  143079.8      0.39     166.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[32]/D
    0:02:26  143082.2      0.39     166.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:26  143093.1      0.39     166.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:02:26  143096.3      0.39     166.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:26  143101.1      0.39     166.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[33]/D
    0:02:26  143105.1      0.39     165.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:26  143111.7      0.39     165.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:02:27  143114.4      0.39     165.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:27  143117.0      0.39     165.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:27  143118.9      0.39     165.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:27  143124.2      0.39     165.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:27  143130.9      0.39     165.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:27  143132.7      0.39     165.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:27  143135.4      0.39     165.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[36]/D
    0:02:27  143139.4      0.39     165.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:27  143141.0      0.39     165.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[29]/D
    0:02:27  143146.8      0.39     165.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:02:27  143149.2      0.39     165.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:27  143150.6      0.39     165.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:28  143153.5      0.39     165.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:28  143156.4      0.39     164.9       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:28  143156.7      0.39     164.9       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:28  143159.6      0.39     164.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:28  143159.1      0.39     164.8       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:28  143163.1      0.39     164.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:28  143164.9      0.39     164.7       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:28  143167.6      0.39     164.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:02:28  143172.4      0.39     164.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:29  143174.5      0.39     164.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:29  143181.7      0.39     164.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:29  143183.0      0.39     164.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:29  143189.7      0.39     164.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:29  143191.5      0.39     164.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:29  143191.5      0.39     164.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:29  143194.7      0.39     163.9       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:29  143195.8      0.39     163.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:29  143200.3      0.39     163.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:02:29  143204.0      0.39     163.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:02:30  143205.4      0.39     163.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:30  143208.0      0.39     163.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[32]/D
    0:02:30  143210.4      0.39     163.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:30  143211.7      0.38     163.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:30  143214.9      0.38     163.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:30  143219.7      0.38     163.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:30  143223.7      0.38     163.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:02:30  143224.0      0.38     163.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:30  143228.0      0.38     163.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:30  143232.2      0.38     163.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[29]/D
    0:02:31  143235.1      0.38     163.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:31  143236.2      0.38     163.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:31  143239.7      0.38     163.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:31  143242.1      0.38     163.2       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:31  143242.9      0.38     163.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:02:31  143238.3      0.38     163.2       0.0                          
    0:02:32  143209.6      0.38     163.2       0.0                          
    0:02:32  143178.8      0.38     163.1       0.0                          
    0:02:32  143150.3      0.38     163.1       0.0                          
    0:02:32  143099.8      0.38     163.1       0.0                          
    0:02:32  143069.7      0.38     163.1       0.0                          
    0:02:33  143027.1      0.38     163.1       0.0                          
    0:02:33  142994.4      0.38     163.1       0.0                          
    0:02:33  142959.8      0.38     163.0       0.0                          
    0:02:33  142914.3      0.38     163.0       0.0                          
    0:02:33  142884.6      0.38     163.0       0.0                          
    0:02:34  142832.7      0.38     163.0       0.0                          
    0:02:36  142784.0      0.38     163.0       0.0                          
    0:02:36  142662.7      0.38     163.0       0.0                          
    0:02:37  142536.6      0.38     163.0       0.0                          
    0:02:37  142416.9      0.38     163.0       0.0                          
    0:02:38  142296.4      0.38     163.0       0.0                          
    0:02:38  142197.5      0.38     163.0       0.0                          
    0:02:39  142142.4      0.38     163.0       0.0                          
    0:02:39  142124.9      0.38     163.0       0.0                          
    0:02:40  142072.7      0.38     163.0       0.0                          
    0:02:41  142017.7      0.38     163.0       0.0                          
    0:02:42  141991.3      0.38     163.0       0.0                          
    0:02:42  141988.9      0.38     163.0       0.0                          
    0:02:42  141986.5      0.38     163.0       0.0                          
    0:02:42  141984.9      0.38     163.0       0.0                          
    0:02:42  141982.6      0.38     163.0       0.0                          
    0:02:42  141978.8      0.38     162.9       0.0                          
    0:02:43  141975.6      0.38     162.9       0.0                          
    0:02:43  141973.8      0.38     162.9       0.0                          
    0:02:44  141968.7      0.38     162.9       0.0                          
    0:02:46  141968.7      0.38     162.9       0.0                          
    0:02:46  141926.7      0.40     164.2       0.0                          
    0:02:46  141925.4      0.40     164.2       0.0                          
    0:02:46  141925.4      0.40     164.2       0.0                          
    0:02:46  141925.4      0.40     164.2       0.0                          
    0:02:47  141925.4      0.40     164.2       0.0                          
    0:02:47  141925.4      0.40     164.2       0.0                          
    0:02:47  141925.4      0.40     164.2       0.0                          
    0:02:47  141927.5      0.39     163.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:47  141927.8      0.39     163.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:02:47  141933.3      0.39     163.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:02:47  141936.0      0.39     163.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:47  141942.9      0.38     162.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:02:47  141949.6      0.38     162.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[37]/D
    0:02:47  141952.2      0.38     162.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:02:48  141954.6      0.38     162.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:02:48  141961.3      0.38     162.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:48  141971.4      0.38     162.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:48  141973.5      0.38     162.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[29]/D
    0:02:48  141976.7      0.38     162.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:48  141981.0      0.38     162.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:02:48  141992.1      0.38     162.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:48  141996.6      0.38     162.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:48  141999.0      0.38     162.2       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:48  141998.8      0.38     162.2       0.0                          
    0:02:49  142001.2      0.38     162.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:49  142002.8      0.38     162.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:49  142007.3      0.38     162.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:49  142009.7      0.38     162.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:02:49  142012.1      0.38     162.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:49  142017.4      0.38     162.0       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:49  142020.3      0.38     161.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:49  142022.7      0.38     161.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:02:49  142026.2      0.38     161.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:49  142027.8      0.38     161.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[36]/D
    0:02:50  142035.0      0.38     161.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:02:50  142037.3      0.38     161.6       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:50  142042.4      0.38     161.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:50  142043.7      0.38     161.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:02:50  142047.2      0.38     161.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:50  142050.9      0.38     161.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[29]/D
    0:02:50  142054.6      0.38     161.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:02:50  142054.6      0.38     161.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:50  142059.2      0.38     161.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:51  142060.0      0.38     161.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:51  142062.1      0.38     161.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:51  142064.5      0.38     161.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:51  142071.1      0.38     161.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:02:51  142071.7      0.38     161.3       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:51  142074.6      0.38     161.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:51  142078.8      0.38     161.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:51  142080.7      0.38     161.2       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:02:51  142082.0      0.38     161.2       0.0 path/path/path/genblk1.add_in_reg[35]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:42:02 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              71060.570309
Buf/Inv area:                     4042.934011
Noncombinational area:           71021.465573
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                142082.035881
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:42:09 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  76.9015 mW   (87%)
  Net Switching Power  =  11.0404 mW   (13%)
                         ---------
Total Dynamic Power    =  87.9418 mW  (100%)

Cell Leakage Power     =   2.9504 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.1334e+04        1.3308e+03        1.1889e+06        7.3853e+04  (  81.25%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.5678e+03        9.7096e+03        1.7615e+06        1.7039e+04  (  18.75%)
--------------------------------------------------------------------------------------------------
Total          7.6902e+04 uW     1.1040e+04 uW     2.9504e+06 nW     9.0892e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:42:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[15]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[15] (memory_b20_SIZE16_LOGSIZE4_0)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[15] (seqMemory_b20_SIZE16_0)
                                                          0.00       0.22 f
  path/path/path/in0[15] (mac_b20_g1_0)                   0.00       0.22 f
  path/path/path/mult_21/a[15] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/path/path/mult_21/U1755/Z (XOR2_X1)                0.10       0.31 f
  path/path/path/mult_21/U1283/ZN (NAND2_X1)              0.04       0.35 r
  path/path/path/mult_21/U1203/Z (CLKBUF_X1)              0.05       0.40 r
  path/path/path/mult_21/U2046/ZN (OAI22_X1)              0.04       0.44 f
  path/path/path/mult_21/U585/CO (FA_X1)                  0.11       0.55 f
  path/path/path/mult_21/U572/S (FA_X1)                   0.15       0.69 r
  path/path/path/mult_21/U570/CO (FA_X1)                  0.07       0.76 r
  path/path/path/mult_21/U560/S (FA_X1)                   0.11       0.87 f
  path/path/path/mult_21/U559/S (FA_X1)                   0.14       1.01 r
  path/path/path/mult_21/U1332/ZN (NOR2_X1)               0.03       1.04 f
  path/path/path/mult_21/U1800/ZN (NOR2_X1)               0.05       1.09 r
  path/path/path/mult_21/U1801/ZN (NAND2_X1)              0.04       1.13 f
  path/path/path/mult_21/U1356/ZN (OAI21_X1)              0.10       1.23 r
  path/path/path/mult_21/U2106/ZN (AOI21_X1)              0.04       1.27 f
  path/path/path/mult_21/U1307/ZN (XNOR2_X1)              0.06       1.33 f
  path/path/path/mult_21/product[25] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       1.33 f
  path/path/path/genblk1.add_in_reg[25]/D (DFF_X1)        0.01       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  path/path/path/genblk1.add_in_reg[25]/CK (DFF_X1)       0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
