Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 16 21:39:33 2021
| Host         : DESKTOP-0BA32RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_bd_wrapper_timing_summary_routed.rpt -pb audio_bd_wrapper_timing_summary_routed.pb -rpx audio_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_bd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.688        0.000                      0                 3242        0.058        0.000                      0                 3226        3.000        0.000                       0                  1516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                              ------------       ----------      --------------
audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1                  {0.000 31.250}     62.500          16.000          
  clkfbout_design_1_clk_wiz_0_0_1                  {0.000 5.000}      10.000          100.000         
sys_clock                                          {0.000 5.000}      10.000          100.000         
  clk_out1_audio_bd_clk_wiz_0_0                    {0.000 22.125}     44.250          22.599          
  clk_out2_audio_bd_clk_wiz_0_0                    {0.000 5.000}      10.000          100.000         
  clkfbout_audio_bd_clk_wiz_0_0                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1                       57.760        0.000                      0                  196        0.122        0.000                      0                  196       30.750        0.000                       0                   135  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_audio_bd_clk_wiz_0_0                         39.940        0.000                      0                  872        0.058        0.000                      0                  872       20.875        0.000                       0                   378  
  clk_out2_audio_bd_clk_wiz_0_0                          4.688        0.000                      0                 2154        0.072        0.000                      0                 2154        3.750        0.000                       0                   995  
  clkfbout_audio_bd_clk_wiz_0_0                                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_audio_bd_clk_wiz_0_0  clk_out1_audio_bd_clk_wiz_0_0        8.790        0.000                      0                    8                                                                        
clk_out1_audio_bd_clk_wiz_0_0  clk_out2_audio_bd_clk_wiz_0_0       42.948        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_audio_bd_clk_wiz_0_0  clk_out2_audio_bd_clk_wiz_0_0        6.869        0.000                      0                    4        0.726        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
  To Clock:  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       57.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.760ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.126ns (24.676%)  route 3.437ns (75.324%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          1.093     5.575    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.699 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.471     6.170    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[0]
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.047    63.930    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         63.930    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 57.760    

Slack (MET) :             57.995ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X61Y79         FDRE (Setup_fdre_C_CE)      -0.205    63.772    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         63.772    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 57.995    

Slack (MET) :             57.995ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y79         FDSE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X61Y79         FDSE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X61Y79         FDSE (Setup_fdse_C_CE)      -0.205    63.772    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         63.772    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 57.995    

Slack (MET) :             57.995ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X61Y79         FDRE (Setup_fdre_C_CE)      -0.205    63.772    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         63.772    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 57.995    

Slack (MET) :             57.995ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X61Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X61Y79         FDRE (Setup_fdre_C_CE)      -0.205    63.772    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         63.772    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 57.995    

Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X60Y79         FDRE (Setup_fdre_C_CE)      -0.169    63.808    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         63.808    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 58.031    

Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X60Y79         FDRE (Setup_fdre_C_CE)      -0.169    63.808    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         63.808    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 58.031    

Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X60Y79         FDRE (Setup_fdre_C_CE)      -0.169    63.808    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         63.808    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 58.031    

Slack (MET) :             58.031ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.126ns (27.003%)  route 3.044ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.804     5.287    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg_1
    SLICE_X62Y78         LUT5 (Prop_lut5_I4_O)        0.124     5.411 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.366     5.777    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X60Y79         FDRE (Setup_fdre_C_CE)      -0.169    63.808    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         63.808    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 58.031    

Slack (MET) :             58.135ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.126ns (26.100%)  route 3.188ns (73.900%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 63.997 - 62.500 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.574     1.574    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.607     1.607    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.125 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          1.208     3.333    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.152     3.485 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2/O
                         net (fo=2, routed)           0.666     4.151    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.332     4.483 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          1.315     5.797    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X60Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.921 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.921    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[3]
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    62.500 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.455    63.955    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    60.822 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    62.409    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    62.500 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.497    63.997    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X60Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.092    64.089    
                         clock uncertainty           -0.112    63.977    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.079    64.056    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         64.056    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 58.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.583     0.583    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X59Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.780    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X59Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.850    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X59Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.268     0.583    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.075     0.658    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.582     0.582    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
    SLICE_X61Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.779    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X61Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.849    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
    SLICE_X61Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.582    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.075     0.657    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.584     0.584    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X59Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.781    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_4
    SLICE_X59Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.851     0.851    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X59Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.268     0.584    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.075     0.659    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.583     0.583    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X58Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065     0.789    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X58Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.850    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X58Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.268     0.583    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.075     0.658    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.582     0.582    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X58Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.788    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X58Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.849    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X58Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.582    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.075     0.657    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.585     0.585    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X62Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.791    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X62Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.853     0.853    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X62Y80         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.585    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.075     0.660    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.580     0.580    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.800    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.846     0.846    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X60Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.580    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.064     0.644    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.582     0.582    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.056     0.802    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.849    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.268     0.582    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.064     0.646    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.580     0.580    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X62Y75         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[2]/Q
                         net (fo=3, routed)           0.076     0.797    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0110[2]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.842 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[2]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.847     0.847    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y75         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.092     0.685    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.549     0.549    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.582     0.582    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.802    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_2
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.816     0.816    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.849    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X60Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.268     0.582    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.060     0.642    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         62.500      61.026     ILOGIC_X1Y89     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         62.500      61.026     ILOGIC_X1Y95     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         62.500      61.026     OLOGIC_X1Y97     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X58Y78     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X58Y78     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X58Y78     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X59Y80     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y79     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y79     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y79     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X63Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_d2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X62Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_audio_bd_clk_wiz_0_0
  To Clock:  clk_out1_audio_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.940ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.202ns (30.411%)  route 2.751ns (69.589%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 42.697 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.149     0.796    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.299     1.095 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.498     1.594    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_l[23]_i_3_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I0_O)        0.152     1.746 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_i_2/O
                         net (fo=1, routed)           1.103     2.849    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_i_2_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I0_O)        0.332     3.181 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_i_1/O
                         net (fo=1, routed)           0.000     3.181    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.443    42.697    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X51Y98         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_reg/C
                         clock pessimism              0.491    43.188    
                         clock uncertainty           -0.096    43.092    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.029    43.121    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_axis_s_ready_reg
  -------------------------------------------------------------------
                         required time                         43.121    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 39.940    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[4]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[5]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[6]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[8]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             39.974ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.842ns (22.863%)  route 2.841ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.696 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.740    -0.772    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X57Y100        FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.353 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.165     0.812    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.299     1.111 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.891     2.003    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/p_1_in_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.127 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          0.785     2.911    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift[23]
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.442    42.696    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X55Y96         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.491    43.187    
                         clock uncertainty           -0.096    43.091    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    42.886    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         42.886    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 39.974    

Slack (MET) :             40.025ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@44.250ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.796ns (21.238%)  route 2.952ns (78.762%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 42.763 - 44.250 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.560    -0.952    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X56Y99         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[7]/Q
                         net (fo=5, routed)           0.852     0.419    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/count_reg[7]
    SLICE_X56Y98         LUT5 (Prop_lut5_I3_O)        0.124     0.543 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_sdout_INST_0_i_1/O
                         net (fo=6, routed)           0.680     1.222    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_sdout_INST_0_i_1_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I0_O)        0.154     1.376 r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift[23]_i_1/O
                         net (fo=24, routed)          1.420     2.796    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift_1
    SLICE_X65Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                     44.250    44.250 r  
    W5                                                0.000    44.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.250    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.638 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.800    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.582 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.164    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.255 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         1.509    42.763    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/i2s_clk
    SLICE_X65Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift_reg[0]/C
                         clock pessimism              0.562    43.325    
                         clock uncertainty           -0.096    43.229    
    SLICE_X65Y94         FDRE (Setup_fdre_C_CE)      -0.408    42.821    audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/rx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 40.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMS32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMS32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.170    -0.279    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X60Y94         RAMS32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X60Y94         RAMS32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y94         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.336    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.767%)  route 0.223ns (61.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.223    -0.226    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD3
    SLICE_X60Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X60Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.255    -0.573    
    SLICE_X60Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.333    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.767%)  route 0.223ns (61.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.592    -0.589    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.223    -0.226    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD3
    SLICE_X60Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=378, routed)         0.861    -0.828    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X60Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.255    -0.573    
    SLICE_X60Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.333    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_audio_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 22.125 }
Period(ns):         44.250
Sources:            { audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.250      42.095     BUFGCTRL_X0Y0    audio_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.250      43.001     MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X54Y97     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X54Y99     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X54Y97     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X52Y98     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X56Y98     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X52Y96     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X56Y98     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.250      43.250     SLICE_X52Y98     audio_bd_i/pmod_i2s2_0/U0/axis_i2s2_inst/tx_data_l_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.250      169.110    MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         22.125      20.875     SLICE_X64Y92     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         22.125      20.875     SLICE_X60Y95     audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_audio_bd_clk_wiz_0_0
  To Clock:  clk_out2_audio_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.112ns (24.863%)  route 3.360ns (75.137%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.776     3.502    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[3]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y78         FDRE (Setup_fdre_C_R)       -0.732     8.190    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.112ns (24.863%)  route 3.360ns (75.137%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.776     3.502    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[4]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y78         FDRE (Setup_fdre_C_R)       -0.732     8.190    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.112ns (24.863%)  route 3.360ns (75.137%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.776     3.502    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[5]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y78         FDRE (Setup_fdre_C_R)       -0.732     8.190    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.112ns (24.863%)  route 3.360ns (75.137%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.776     3.502    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y78         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[6]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y78         FDRE (Setup_fdre_C_R)       -0.732     8.190    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.112ns (25.394%)  route 3.267ns (74.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.683     3.408    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.428     8.432    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y77         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[9]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X54Y77         FDRE (Setup_fdre_C_R)       -0.732     8.188    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.112ns (26.055%)  route 3.156ns (73.945%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.541    -0.971    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/Q
                         net (fo=3, routed)           0.906     0.354    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_1_in16_in
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.296     0.650 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2/O
                         net (fo=1, routed)           0.585     1.235    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
    SLICE_X56Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0/O
                         net (fo=4, routed)           0.506     1.865    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/ip2intc_irpt
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.989 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3/O
                         net (fo=2, routed)           0.587     2.576    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_3_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I1_O)        0.149     2.725 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1/O
                         net (fo=6, routed)           0.572     3.297    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0
    SLICE_X54Y74         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.425     8.429    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X54Y74         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[31]/C
                         clock pessimism              0.562     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.732     8.185    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.086ns (24.590%)  route 3.330ns (75.410%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.546    -0.966    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.717     0.269    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.393 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.685     1.078    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.118     1.196 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.917     2.113    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
    SLICE_X53Y75         LUT3 (Prop_lut3_I0_O)        0.326     2.439 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1/O
                         net (fo=32, routed)          1.012     3.451    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y71         FDRE (Setup_fdre_C_R)       -0.524     8.398    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.086ns (24.590%)  route 3.330ns (75.410%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.546    -0.966    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.717     0.269    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.393 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.685     1.078    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.118     1.196 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.917     2.113    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
    SLICE_X53Y75         LUT3 (Prop_lut3_I0_O)        0.326     2.439 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1/O
                         net (fo=32, routed)          1.012     3.451    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y71         FDRE (Setup_fdre_C_R)       -0.524     8.398    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.086ns (24.590%)  route 3.330ns (75.410%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.546    -0.966    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.717     0.269    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.393 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.685     1.078    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.118     1.196 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.917     2.113    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
    SLICE_X53Y75         LUT3 (Prop_lut3_I0_O)        0.326     2.439 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1/O
                         net (fo=32, routed)          1.012     3.451    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y71         FDRE (Setup_fdre_C_R)       -0.524     8.398    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.086ns (24.590%)  route 3.330ns (75.410%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.546    -0.966    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.448 f  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=7, routed)           0.717     0.269    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.393 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.685     1.078    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.118     1.196 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.917     2.113    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
    SLICE_X53Y75         LUT3 (Prop_lut3_I0_O)        0.326     2.439 r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1/O
                         net (fo=32, routed)          1.012     3.451    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.430     8.434    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y71         FDRE (Setup_fdre_C_R)       -0.524     8.398    audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X49Y93         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[18]/Q
                         net (fo=1, routed)           0.115    -0.361    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/DIA0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.433    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.795%)  route 0.116ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.563    -0.618    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X49Y92         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[20]/Q
                         net (fo=1, routed)           0.116    -0.361    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/DIB0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.434    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X49Y93         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[22]/Q
                         net (fo=1, routed)           0.115    -0.361    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/DIC0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.436    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X51Y93         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.364    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.454    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X51Y93         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.364    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIC0
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.457    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/audio_balance_0/U0/multiplier_inst/aclk
    SLICE_X51Y94         FDRE                                         r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/audio_balance_0/U0/multiplier_inst/m_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.360    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIB0
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X50Y94         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.251    -0.604    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.458    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.649%)  route 0.305ns (68.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X48Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.305    -0.172    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.270    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.649%)  route 0.305ns (68.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X48Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.305    -0.172    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.270    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.649%)  route 0.305ns (68.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X48Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.305    -0.172    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.270    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.649%)  route 0.305ns (68.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.564    -0.617    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X48Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.305    -0.172    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD0
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.834    -0.855    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X50Y93         RAMD32                                       r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.270    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_audio_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33     audio_bd_i/audio_balance_0/U0/multiplier_inst/lut_inst/result_right_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     audio_bd_i/audio_balance_0/U0/multiplier_inst/lut_inst/result_left_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     audio_bd_i/volume_controller_0/U0/multiplier_inst/lut_inst/result_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    audio_bd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y80     audio_bd_i/LED_controller_0/U0/blue_reg[7]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X50Y80     audio_bd_i/LED_controller_0/U0/green_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y80     audio_bd_i/LED_controller_0/U0/red_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X52Y74     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y76     audio_bd_i/Pmod_JSTK2_0/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_33/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92     audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_33/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_bd_clk_wiz_0_0
  To Clock:  clkfbout_audio_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    audio_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_audio_bd_clk_wiz_0_0
  To Clock:  clk_out1_audio_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.790ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.452%)  route 0.524ns (55.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.524     0.943    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y95         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)       -0.267     9.733    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.780%)  route 0.586ns (56.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.586     1.042    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y98         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.829%)  route 0.584ns (56.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.584     1.040    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y98         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)       -0.093     9.907    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.421%)  route 0.446ns (51.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.446     0.865    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y98         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)       -0.268     9.732    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.221%)  route 0.575ns (55.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.575     1.031    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y92         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.095     9.905    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X49Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)       -0.268     9.732    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             8.883ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.640%)  route 0.566ns (55.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.566     1.022    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)       -0.095     9.905    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.883    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Path Group:             clk_out1_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.056%)  route 0.437ns (48.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.437     0.893    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y94         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)       -0.093     9.907    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_audio_bd_clk_wiz_0_0
  To Clock:  clk_out2_audio_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.948ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.948ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.043%)  route 0.627ns (59.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.627     1.046    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y91         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.256    43.994    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         43.994    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 42.948    

Slack (MET) :             42.988ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.147%)  route 0.625ns (59.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.044    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y91         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.218    44.032    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.032    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 42.988    

Slack (MET) :             42.998ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.834%)  route 0.749ns (62.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.749     1.205    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y91         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.047    44.203    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.203    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 42.998    

Slack (MET) :             43.027ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.569%)  route 0.589ns (58.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y91         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.215    44.035    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         44.035    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 43.027    

Slack (MET) :             43.062ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.309%)  route 0.577ns (52.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.577     1.095    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X45Y90         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.093    44.157    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         44.157    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 43.062    

Slack (MET) :             43.082ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.617     1.073    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X45Y93         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)       -0.095    44.155    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.155    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 43.082    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.728%)  route 0.611ns (57.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.611     1.067    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y91         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.045    44.205    audio_bd_i/pmod_i2s2_0/U0/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         44.205    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.190ns  (required time - arrival time)
  Source:                 audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@22.125ns period=44.250ns})
  Destination:            audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_audio_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.250ns  (MaxDelay Path 44.250ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.111%)  route 0.495ns (48.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94                                      0.000     0.000 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.495     1.013    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y93         FDRE                                         r  audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.250    44.250    
    SLICE_X46Y93         FDRE (Setup_fdre_C_D)       -0.047    44.203    audio_bd_i/pmod_i2s2_0/U0/input_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.203    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 43.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_audio_bd_clk_wiz_0_0
  To Clock:  clk_out2_audio_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.608ns (25.472%)  route 1.779ns (74.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.545    -0.967    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X48Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/Q
                         net (fo=4, routed)           1.229     0.718    audio_bd_i/debouncer_0/U0/input_signal
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.152     0.870 f  audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.550     1.420    audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X47Y78         FDCE                                         f  audio_bd_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.426     8.430    audio_bd_i/debouncer_0/U0/clk
    SLICE_X47Y78         FDCE                                         r  audio_bd_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.629     8.289    audio_bd_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_0/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.582%)  route 1.879ns (76.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.545    -0.967    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X48Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/Q
                         net (fo=4, routed)           1.229     0.718    audio_bd_i/debouncer_0/U0/input_signal
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.124     0.842 f  audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.650     1.493    audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X46Y78         FDPE                                         f  audio_bd_i/debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.426     8.430    audio_bd_i/debouncer_0/U0/clk
    SLICE_X46Y78         FDPE                                         r  audio_bd_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X46Y78         FDPE (Recov_fdpe_C_PRE)     -0.361     8.557    audio_bd_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          8.557    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_1/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.609ns (26.756%)  route 1.667ns (73.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.551    -0.961    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X53Y83         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/Q
                         net (fo=4, routed)           0.854     0.349    audio_bd_i/debouncer_1/U0/input_signal
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.153     0.502 f  audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.813     1.315    audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X54Y82         FDCE                                         f  audio_bd_i/debouncer_1/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.434     8.438    audio_bd_i/debouncer_1/U0/clk
    SLICE_X54Y82         FDCE                                         r  audio_bd_i/debouncer_1/U0/debounced_int_reg_C/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.526     8.400    audio_bd_i/debouncer_1/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_1/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@10.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.803%)  route 1.366ns (70.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.551    -0.961    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X53Y83         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.505 f  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/Q
                         net (fo=4, routed)           0.854     0.349    audio_bd_i/debouncer_1/U0/input_signal
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124     0.473 f  audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.512     0.985    audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X56Y83         FDPE                                         f  audio_bd_i/debouncer_1/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         1.436     8.440    audio_bd_i/debouncer_1/U0/clk
    SLICE_X56Y83         FDPE                                         r  audio_bd_i/debouncer_1/U0/debounced_int_reg_P/C
                         clock pessimism              0.562     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X56Y83         FDPE (Recov_fdpe_C_PRE)     -0.361     8.567    audio_bd_i/debouncer_1/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  7.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_1/U0/debounced_int_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.952%)  route 0.504ns (73.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.559    -0.622    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X53Y83         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/Q
                         net (fo=4, routed)           0.320    -0.161    audio_bd_i/debouncer_1/U0/input_signal
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.116 f  audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.184     0.068    audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X56Y83         FDPE                                         f  audio_bd_i/debouncer_1/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.827    -0.862    audio_bd_i/debouncer_1/U0/clk
    SLICE_X56Y83         FDPE                                         r  audio_bd_i/debouncer_1/U0/debounced_int_reg_P/C
                         clock pessimism              0.275    -0.587    
    SLICE_X56Y83         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.658    audio_bd_i/debouncer_1/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_1/U0/debounced_int_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.367%)  route 0.642ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.559    -0.622    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X53Y83         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/trigger_btn_reg/Q
                         net (fo=4, routed)           0.320    -0.161    audio_bd_i/debouncer_1/U0/input_signal
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.044    -0.117 f  audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.322     0.205    audio_bd_i/debouncer_1/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X54Y82         FDCE                                         f  audio_bd_i/debouncer_1/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.826    -0.863    audio_bd_i/debouncer_1/U0/clk
    SLICE_X54Y82         FDCE                                         r  audio_bd_i/debouncer_1/U0/debounced_int_reg_C/C
                         clock pessimism              0.275    -0.588    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.135    -0.723    audio_bd_i/debouncer_1/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_0/U0/debounced_int_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.119%)  route 0.738ns (79.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.555    -0.626    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X48Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/Q
                         net (fo=4, routed)           0.488     0.003    audio_bd_i/debouncer_0/U0/input_signal
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.250     0.298    audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X46Y78         FDPE                                         f  audio_bd_i/debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.820    -0.870    audio_bd_i/debouncer_0/U0/clk
    SLICE_X46Y78         FDPE                                         r  audio_bd_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism              0.275    -0.595    
    SLICE_X46Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.666    audio_bd_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_bd_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_audio_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_audio_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.185ns (21.289%)  route 0.684ns (78.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.555    -0.626    audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/clk
    SLICE_X48Y79         FDRE                                         r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  audio_bd_i/Pmod_JSTK2_0/U0/pmod_jstk2_axi_qspi_0/jstk_btn_reg/Q
                         net (fo=4, routed)           0.488     0.003    audio_bd_i/debouncer_0/U0/input_signal
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.044     0.047 f  audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.196     0.243    audio_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X47Y78         FDCE                                         f  audio_bd_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_audio_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    audio_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  audio_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    audio_bd_i/clk_wiz_0/inst/clk_in1_audio_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  audio_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  audio_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=994, routed)         0.820    -0.870    audio_bd_i/debouncer_0/U0/clk
    SLICE_X47Y78         FDCE                                         r  audio_bd_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism              0.275    -0.595    
    SLICE_X47Y78         FDCE (Remov_fdce_C_CLR)     -0.165    -0.760    audio_bd_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  1.003    





