obj_info_RAM.v,verilog,xil_defaultlib,../../../../VSG.srcs/sources_1/ip/obj_info_RAM/sim/obj_info_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
