$date
	Sat Nov  9 20:02:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 16 ! aluresult [15:0] $end
$var reg 12 " alusignals [11:0] $end
$var reg 1 # clk $end
$var reg 5 $ immx [4:0] $end
$var reg 1 % isimmediate $end
$var reg 16 & op1 [15:0] $end
$var reg 16 ' op2 [15:0] $end
$scope module uut $end
$var wire 16 ( aluresult [15:0] $end
$var wire 12 ) alusignals [11:0] $end
$var wire 1 # clk $end
$var wire 5 * immx [4:0] $end
$var wire 1 % isimmediate $end
$var wire 16 + op1 [15:0] $end
$var wire 16 , op2 [15:0] $end
$var wire 1 - issub $end
$var wire 1 . isst $end
$var wire 1 / isor $end
$var wire 1 0 isnot $end
$var wire 1 1 ismul $end
$var wire 1 2 ismov $end
$var wire 1 3 islsr $end
$var wire 1 4 islsl $end
$var wire 1 5 isld $end
$var wire 1 6 iscmp $end
$var wire 1 7 isand $end
$var wire 1 8 isadd $end
$var reg 16 9 A [15:0] $end
$var reg 16 : B [15:0] $end
$var reg 5 ; immx_reg [4:0] $end
$var reg 1 < isadd_reg $end
$var reg 1 = isand_reg $end
$var reg 1 > iscmp_reg $end
$var reg 1 ? isimmediate_reg $end
$var reg 1 @ isld_reg $end
$var reg 1 A islsl_reg $end
$var reg 1 B islsr_reg $end
$var reg 1 C ismov_reg $end
$var reg 1 D ismul_reg $end
$var reg 1 E isnot_reg $end
$var reg 1 F isor_reg $end
$var reg 1 G isst_reg $end
$var reg 1 H issub_reg $end
$var reg 16 I op1_reg [15:0] $end
$var reg 16 J op2_reg [15:0] $end
$var reg 16 K result [15:0] $end
$var integer 32 L file [31:0] $end
$var integer 32 M i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx M
bx L
b0 K
b11 J
b101 I
xH
xG
xF
xE
xD
xC
xB
xA
x@
0?
x>
x=
x<
b0 ;
b11 :
b101 9
08
07
06
05
04
03
02
01
00
0/
0.
0-
b11 ,
b101 +
b11 *
b0 )
b0 (
b11 '
b101 &
0%
b11 $
1#
b0 "
b0 !
$end
#5000
0#
#10000
0B
0A
0E
0=
0F
0C
0>
0D
0H
0G
0@
1<
18
1#
b1 "
b1 )
#15000
0#
#20000
1@
0<
b1000 !
b1000 (
b1000 K
08
15
1#
b10 "
b10 )
#25000
0#
#30000
1G
0@
05
1.
1#
b100 "
b100 )
#35000
0#
#40000
1H
0G
0.
1-
1#
b1000 "
b1000 )
#45000
0#
#50000
1D
0H
b10 !
b10 (
b10 K
0-
11
1#
b10000 "
b10000 )
#55000
0#
#60000
1>
0D
b1111 !
b1111 (
b1111 K
01
16
1#
b100000 "
b100000 )
#65000
0#
#70000
1C
0>
b0 !
b0 (
b0 K
b1000 M
b10000000000000000000000000000011 L
06
12
1#
b1000000 "
b1000000 )
#75000
0#
#80000
1F
0C
b11 !
b11 (
b11 K
02
1/
1#
b10000000 "
b10000000 )
#85000
0#
#90000
1=
0F
b111 !
b111 (
b111 K
0/
17
1#
b100000000 "
b100000000 )
#95000
0#
#100000
1E
0=
b1 !
b1 (
b1 K
07
10
1#
b1000000000 "
b1000000000 )
#105000
0#
#110000
1A
0E
b1111111111111010 !
b1111111111111010 (
b1111111111111010 K
00
14
1#
b10000000000 "
b10000000000 )
#115000
0#
#120000
1B
0A
b101000 !
b101000 (
b101000 K
04
13
1#
b100000000000 "
b100000000000 )
#125000
0#
#130000
b0 !
b0 (
b0 K
1#
