INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:26:58 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 oehb4/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux0/tehb1/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.982ns (19.066%)  route 4.169ns (80.934%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 7.149 - 6.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=629, unset)          1.276     1.276    oehb4/clk
    SLICE_X13Y117        FDCE                                         r  oehb4/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDCE (Prop_fdce_C_Q)         0.223     1.499 r  oehb4/validArray_reg[0]/Q
                         net (fo=11, routed)          0.581     2.080    control_merge3/oehb1/oehb4_validArray_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I0_O)        0.043     2.123 f  control_merge3/oehb1/full_reg_i_2__3/O
                         net (fo=19, routed)          0.463     2.586    control_merge3/oehb1/validArray_reg[0]
    SLICE_X7Y117         LUT4 (Prop_lut4_I2_O)        0.043     2.629 r  control_merge3/oehb1/data_reg[31]_i_5/O
                         net (fo=32, routed)          0.307     2.937    tehb2/data_reg_reg[0]_1
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.043     2.980 r  tehb2/data_reg[3]_i_1__4/O
                         net (fo=2, routed)           0.242     3.222    mux2/tehb1/data_reg_reg[31]_0[3]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.043     3.265 r  mux2/tehb1/data_reg[3]_i_1__3/O
                         net (fo=3, routed)           0.357     3.621    mux2/tehb1/D[3]
    SLICE_X7Y115         LUT6 (Prop_lut6_I3_O)        0.043     3.664 r  mux2/tehb1/dataOutArray[0]0_carry_i_3__0/O
                         net (fo=1, routed)           0.330     3.994    cmpi1/DI[1]
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.247 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.247    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.301 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.355 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.355    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.409 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=13, routed)          0.628     5.037    control_merge3/fork_C1/generateBlocks[0].regblock/condition[0][0]
    SLICE_X12Y118        LUT6 (Prop_lut6_I3_O)        0.043     5.080 r  control_merge3/fork_C1/generateBlocks[0].regblock/reg_value_i_2__4/O
                         net (fo=2, routed)           0.432     5.512    fork5/generateBlocks[2].regblock/reg_value_reg_5
    SLICE_X9Y118         LUT6 (Prop_lut6_I4_O)        0.043     5.555 r  fork5/generateBlocks[2].regblock/full_reg_i_3/O
                         net (fo=12, routed)          0.330     5.886    control_merge3/oehb1/reg_value_reg_7
    SLICE_X12Y118        LUT6 (Prop_lut6_I2_O)        0.043     5.929 r  control_merge3/oehb1/data_reg[31]_i_1/O
                         net (fo=32, routed)          0.498     6.427    mux0/tehb1/E[0]
    SLICE_X11Y114        FDCE                                         r  mux0/tehb1/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=629, unset)          1.149     7.149    mux0/tehb1/clk
    SLICE_X11Y114        FDCE                                         r  mux0/tehb1/data_reg_reg[4]/C
                         clock pessimism              0.085     7.234    
                         clock uncertainty           -0.035     7.199    
    SLICE_X11Y114        FDCE (Setup_fdce_C_CE)      -0.201     6.998    mux0/tehb1/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  0.571    




