# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/ipshared/ec67/hdl" --include "../../../../Lab_4_Inshallah.srcs/sources_1/bd/Overall_CPU/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_0_0/sim/datapath_xlslice_0_0.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/Users/travisallabon/Lab_4_Inshallah/Lab_4_Inshallah.srcs/sources_1/bd/datapath/ip/datapath_xlslice_1_0/sim/datapath_xlslice_1_0.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_processing_system7_0_1/sim/Overall_CPU_processing_system7_0_1.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_xbar_1/sim/Overall_CPU_xbar_1.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_blk_mem_gen_0_1/sim/Overall_CPU_blk_mem_gen_0_1.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_xlconstant_0_1/sim/Overall_CPU_xlconstant_0_1.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_xlconcat_0_1/sim/Overall_CPU_xlconcat_0_1.v" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/Overall_CPU/ip/Overall_CPU_auto_pc_0/sim/Overall_CPU_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
