module im(
	input wire[15:0] AddrOut,

	output wire[15:0] InsOut,

	output wire Ram2_EN, // Ram2 enable
	output wire Ram2_OE, // Ram2 read enable
	output wire Ram2_WE, // Ram2 write enable
	output wire[17:0] Ram2_address, // Ram2 address
	inout wire[15:0] Ram2_data // Ram2 data
	);
	reg[15:0] mem[63:0]; 
	initial 
     begin
        $readmemb("test/test.txt", mem); 
     end
	//assign InsOut = Ram2_data;
	assign InsOut = mem[AddrOut][15:0];
	assign Ram2_address = {2'b0, AddrOut};
	assign Ram2_data = 16'bZ;

	assign Ram2_EN = 0;
	assign Ram2_OE = 0;
	assign Ram2_WE = 1;

endmodule
