<?xml version="1.0"?>
<!--Created by Custom Designer (TM), build , on Fri Feb  2 03:35:50 2018-->
<file-format version="1.0" name="netlisting-timestamps">
<module contextID="switched: vlsi_lib inverter schematic vl: auCdl schematic symbol sl: auCdl" isSubcircuit="1" viewStopList="auCdl" timestamp="422" viewSearchList="auCdl schematic symbol">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="403"/>
<PortOrder>VDDVINVOUTVSS</PortOrder>
</module>
</file-format>
