List of CLB Tiles
CLEL_L_X84Y394
CLEL_R_X84Y394
CLEM_X83Y364
CLEL_R_X83Y364
CLEM_X96Y437
CLEL_R_X96Y437
CLEM_X79Y372
CLEL_R_X79Y372
CLEM_X96Y363
CLEL_R_X96Y363
CLEM_X96Y364
CLEL_R_X96Y364
CLEM_X79Y375
CLEL_R_X79Y375
CLEL_L_X86Y376
CLEL_R_X86Y376
CLEM_X78Y364
CLEL_R_X78Y364
CLEM_X96Y360
CLEL_R_X96Y360

List of Congested Nets
gru_inst/gen_new_gates[6].new_gate_inst/hidden_mac_count_reg_n_0_[3]
gru_inst/gen_new_gates[6].new_gate_inst/hidden_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[6].new_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[6].new_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_new_gates[1].new_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[5].new_gate_inst/hidden_mac_count_reg_n_0_[3]
gru_inst/gen_new_gates[5].new_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[5].new_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[6].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[2]
h_t_prev[5][0]
h_t_prev[4][0]
h_t_prev[3][0]
h_t_prev[0][0]
h_t_prev[10][0]
h_t_prev[9][0]
h_t_prev[8][0]
h_t_prev[15][0]
h_t_prev[13][0]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg_n_0_[1]
h_t_prev[3][8]
h_t_prev[2][8]
h_t_prev[6][8]
h_t_prev[4][8]
h_t_prev[11][8]
h_t_prev[10][8]
h_t_prev[8][8]
h_t_prev[15][8]
h_t_prev[13][8]
gru_inst/gen_update_gates[3].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg_n_0_[1]
h_t_prev[4][7]
h_t_prev[15][7]
h_t_prev[13][7]
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[3].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[6].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg[1]_rep__0_n_0
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg[1]_rep__1_n_0
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg[0]_rep_n_0
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg_n_0_[1]
x_t[35][13]
x_t[34][13]
x_t[32][13]
x_t[39][13]
x_t[38][13]
x_t[37][13]
x_t[36][13]
x_t[43][13]
x_t[42][13]
x_t[41][13]
x_t[45][13]
x_t[7][13]
x_t[6][13]
x_t[5][13]
x_t[4][13]
x_t[3][13]
x_t[2][13]
x_t[1][13]
x_t[0][13]
x_t[15][13]
x_t[14][13]
x_t[13][13]
x_t[12][13]
x_t[11][13]
x_t[10][13]
x_t[9][13]
x_t[8][13]
gru_inst/gen_reset_gates[1].reset_gate_inst/input_mac_count_reg_n_0_[1]
x_t[61][9]
x_t[60][9]
x_t[51][9]
x_t[50][9]
x_t[49][9]
x_t[48][9]
gru_inst/gen_new_gates[4].new_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
x_t[23][9]
x_t[22][9]
x_t[21][9]
x_t[20][9]
x_t[18][9]
x_t[17][9]
x_t[16][9]
x_t[31][9]
x_t[30][9]
x_t[29][9]
x_t[28][9]
x_t[27][9]
x_t[26][9]
x_t[25][9]
x_t[24][9]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[1].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[3].update_gate_inst/input_mac_count_reg[0]_rep__2_n_0
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_new_gates[6].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg_n_0_[5]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg_n_0_[4]
x_t[11][14]
x_t[10][14]
x_t[9][14]
x_t[14][14]
x_t[12][14]
x_t[7][14]
x_t[6][14]
x_t[21][14]
x_t[19][14]
x_t[17][14]
x_t[16][14]
x_t[31][14]
x_t[30][14]
x_t[28][14]
x_t[27][14]
x_t[25][14]
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg[0]_rep__3_n_0
x_t[47][14]
x_t[46][14]
x_t[45][14]
x_t[44][14]
x_t[43][14]
x_t[42][14]
x_t[41][14]
x_t[34][14]
x_t[33][14]
x_t[39][14]
x_t[38][14]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[6].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[1].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
x_t[63][8]
x_t[62][8]
x_t[60][8]
x_t[59][8]
x_t[57][8]
x_t[56][8]
x_t[51][8]
x_t[50][8]
x_t[48][8]
x_t[55][8]
x_t[54][8]
x_t[53][8]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
x_t[23][8]
x_t[17][8]
x_t[31][8]
x_t[27][8]
x_t[24][8]
gru_inst/gen_reset_gates[0].reset_gate_inst/sum_input0_i_33__3_n_0
gru_inst/gen_reset_gates[0].reset_gate_inst/sum_input0_i_34__3_n_0
x_t[39][8]
x_t[38][8]
x_t[37][8]
x_t[42][8]
x_t[41][8]
x_t[47][8]
x_t[45][8]
gru_inst/gen_reset_gates[0].reset_gate_inst/sum_input0_i_57__3_n_0
gru_inst/gen_reset_gates[1].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg[0]_rep__2_n_0
x_t[23][3]
x_t[22][3]
x_t[21][3]
x_t[20][3]
x_t[19][3]
x_t[18][3]
x_t[17][3]
x_t[16][3]
x_t[31][3]
x_t[30][3]
x_t[29][3]
x_t[28][3]
x_t[27][3]
x_t[26][3]
x_t[25][3]
x_t[24][3]
x_t[47][6]
x_t[55][6]
x_t[49][6]
x_t[51][6]
x_t[48][6]
x_t[54][6]
x_t[53][6]
x_t[52][6]
x_t[58][6]
x_t[56][6]
x_t[63][6]
x_t[62][6]
x_t[60][6]
x_t[46][6]
x_t[41][6]
x_t[33][6]
x_t[32][6]
x_t[4][7]
x_t[44][6]
x_t[43][6]
x_t[42][6]
x_t[37][6]
x_t[7][3]
x_t[6][3]
x_t[5][3]
x_t[4][3]
x_t[3][3]
x_t[2][3]
x_t[1][3]
x_t[0][3]
x_t[15][3]
x_t[14][3]
x_t[13][3]
x_t[12][3]
x_t[11][3]
x_t[10][3]
x_t[9][3]
x_t[38][6]
x_t[36][6]
x_t[40][6]
x_t[8][7]
x_t[2][7]
x_t[18][7]
x_t[7][7]
x_t[1][7]
x_t[5][7]
x_t[3][7]
x_t[0][7]
x_t[15][7]
x_t[13][7]
x_t[11][7]
x_t[10][7]
x_t[9][7]
x_t[51][3]
x_t[50][3]
x_t[49][3]
x_t[48][3]
x_t[55][3]
x_t[54][3]
x_t[53][3]
x_t[52][3]
x_t[59][3]
x_t[58][3]
x_t[57][3]
x_t[56][3]
x_t[63][3]
x_t[62][3]
x_t[61][3]
x_t[60][3]
x_t[27][7]
x_t[26][7]
x_t[24][7]
x_t[19][7]
x_t[17][7]

