{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554371118023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554371118023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:45:17 2019 " "Processing started: Thu Apr 04 11:45:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554371118023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554371118023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554371118023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554371118460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slave_FPGA-logic " "Found design unit 1: SPI_slave_FPGA-logic" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554371119069 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave_FPGA " "Found entity 1: SPI_slave_FPGA" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554371119069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554371119069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_slave_FPGA " "Elaborating entity \"SPI_slave_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554371119100 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(50) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(50): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(63) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(63): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(68) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(68): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave_FPGA.vhd(73) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(73): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(73) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(73): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave_FPGA.vhd(75) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(75): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(77) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(77): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(77) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(77): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave_FPGA.vhd(79) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(79): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(79) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(79): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave_FPGA.vhd(84) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(84): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(84) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(84): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119100 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave_FPGA.vhd(86) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(86): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119131 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(88) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(88): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119131 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(88) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(88): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(90) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(90): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(90) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(90): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave_FPGA.vhd(95) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(95): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(95) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(95): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave_FPGA.vhd(97) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(97): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slave_FPGA.vhd(99) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(99): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(99) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(99): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(99) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(99): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(101) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(101): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(101) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(101): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(107) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(107): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave_FPGA.vhd(111) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(111): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(111) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(111): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(117) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(117): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slave_FPGA.vhd(120) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(120): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(124) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(124): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119147 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slave_FPGA.vhd(127) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(127): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave_FPGA.vhd(128) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(128): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(128) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(128): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave_FPGA.vhd(133) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(133): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave_FPGA.vhd(135) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(135): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave_FPGA.vhd(142) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(142): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave_FPGA.vhd(142) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(142): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slave_FPGA.vhd(59) " "VHDL Process Statement warning at SPI_slave_FPGA.vhd(59): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554371119163 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[0\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[1\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[2\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[3\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[4\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[5\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[6\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slave_FPGA.vhd(59) " "Inferred latch for \"rx_data\[7\]\" at SPI_slave_FPGA.vhd(59)" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554371119179 "|SPI_slave_FPGA"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554371120006 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554371120006 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "trdy~reg0 trdy~reg0_emulated trdy~1 " "Register \"trdy~reg0\" is converted into an equivalent circuit using register \"trdy~reg0_emulated\" and latch \"trdy~1\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rrdy~reg0 rrdy~reg0_emulated rrdy~1 " "Register \"rrdy~reg0\" is converted into an equivalent circuit using register \"rrdy~reg0_emulated\" and latch \"rrdy~1\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "roe~reg0 roe~reg0_emulated roe~1 " "Register \"roe~reg0\" is converted into an equivalent circuit using register \"roe~reg0_emulated\" and latch \"roe~1\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[7\] tx_buf\[7\]~_emulated tx_buf\[7\]~1 " "Register \"tx_buf\[7\]\" is converted into an equivalent circuit using register \"tx_buf\[7\]~_emulated\" and latch \"tx_buf\[7\]~1\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[6\] tx_buf\[6\]~_emulated tx_buf\[6\]~6 " "Register \"tx_buf\[6\]\" is converted into an equivalent circuit using register \"tx_buf\[6\]~_emulated\" and latch \"tx_buf\[6\]~6\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[5\] tx_buf\[5\]~_emulated tx_buf\[5\]~11 " "Register \"tx_buf\[5\]\" is converted into an equivalent circuit using register \"tx_buf\[5\]~_emulated\" and latch \"tx_buf\[5\]~11\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[4\] tx_buf\[4\]~_emulated tx_buf\[4\]~16 " "Register \"tx_buf\[4\]\" is converted into an equivalent circuit using register \"tx_buf\[4\]~_emulated\" and latch \"tx_buf\[4\]~16\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[3\] tx_buf\[3\]~_emulated tx_buf\[3\]~21 " "Register \"tx_buf\[3\]\" is converted into an equivalent circuit using register \"tx_buf\[3\]~_emulated\" and latch \"tx_buf\[3\]~21\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[2\] tx_buf\[2\]~_emulated tx_buf\[2\]~26 " "Register \"tx_buf\[2\]\" is converted into an equivalent circuit using register \"tx_buf\[2\]~_emulated\" and latch \"tx_buf\[2\]~26\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[1\] tx_buf\[1\]~_emulated tx_buf\[1\]~31 " "Register \"tx_buf\[1\]\" is converted into an equivalent circuit using register \"tx_buf\[1\]~_emulated\" and latch \"tx_buf\[1\]~31\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[0\] tx_buf\[0\]~_emulated tx_buf\[0\]~36 " "Register \"tx_buf\[0\]\" is converted into an equivalent circuit using register \"tx_buf\[0\]~_emulated\" and latch \"tx_buf\[0\]~36\"" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1554371120006 "|SPI_slave_FPGA|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1554371120006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554371120287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554371120835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554371120835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554371120959 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554371120959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554371120959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554371120959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554371121037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:45:21 2019 " "Processing ended: Thu Apr 04 11:45:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554371121037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554371121037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554371121037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554371121037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554371123350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554371123350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:45:22 2019 " "Processing started: Thu Apr 04 11:45:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554371123350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554371123350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554371123350 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554371123491 ""}
{ "Info" "0" "" "Project  = SPI_slave_FPGA" {  } {  } 0 0 "Project  = SPI_slave_FPGA" 0 0 "Fitter" 0 0 1554371123491 ""}
{ "Info" "0" "" "Revision = SPI_slave_FPGA" {  } {  } 0 0 "Revision = SPI_slave_FPGA" 0 0 "Fitter" 0 0 1554371123491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554371123616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_slave_FPGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"SPI_slave_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554371123631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554371123772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554371123788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554371123788 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554371123929 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554371123944 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554371124272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554371124272 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554371124272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554371124272 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554371124272 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554371124288 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 31 " "No exact pin location assignment(s) for 19 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trdy " "Pin trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { trdy } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rrdy " "Pin rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rrdy } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "roe " "Pin roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { roe } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Pin busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { busy } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_req " "Pin rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rx_req } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_trdy " "Pin st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { st_load_trdy } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_en " "Pin tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_en } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_en " "Pin st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { st_load_en } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_rrdy " "Pin st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { st_load_rrdy } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_roe " "Pin st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { st_load_roe } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[7\] " "Pin tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[7] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[6\] " "Pin tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[6] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[5\] " "Pin tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[5] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[4\] " "Pin tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[4] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[3\] " "Pin tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[3] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[2\] " "Pin tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[2] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[1\] " "Pin tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[1] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[0\] " "Pin tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_load_data[0] } } } { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554371126037 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554371126037 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554371126241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_slave_FPGA.sdc " "Synopsys Design Constraints File file not found: 'SPI_slave_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554371126241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554371126241 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554371126257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554371126257 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554371126257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~0  " "Automatically promoted node process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~5 " "Destination node process_1~5" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554371126257 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554371126257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_buf\[0\]~43  " "Automatically promoted node tx_buf\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[7\]~0 " "Destination node tx_buf\[7\]~0" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[7\]~2 " "Destination node tx_buf\[7\]~2" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[6\]~7 " "Destination node tx_buf\[6\]~7" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[5\]~12 " "Destination node tx_buf\[5\]~12" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[5]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[4\]~17 " "Destination node tx_buf\[4\]~17" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[3\]~22 " "Destination node tx_buf\[3\]~22" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[3]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[2\]~27 " "Destination node tx_buf\[2\]~27" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[2]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[1\]~32 " "Destination node tx_buf\[1\]~32" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[1]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[0\]~37 " "Destination node tx_buf\[0\]~37" {  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[0]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554371126257 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554371126257 ""}  } { { "SPI_slave_FPGA.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/SPI_slave_FPGA.vhd" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554371126257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554371126584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554371126881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554371126881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554371126881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 15 4 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 15 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554371126881 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554371126881 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554371126881 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 21 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 37 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554371126881 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554371126881 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554371126881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554371126913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554371128272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554371128444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554371128444 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554371129944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554371129959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554371130272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554371131257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554371131257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554371132132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554371132132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554371132132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554371132132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554371132210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554371132709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554371132757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554371133257 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554371134226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/output_files/SPI_slave_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/output_files/SPI_slave_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554371135898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554371136381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:45:36 2019 " "Processing ended: Thu Apr 04 11:45:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554371136381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554371136381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554371136381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554371136381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554371138834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554371138834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:45:38 2019 " "Processing started: Thu Apr 04 11:45:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554371138834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554371138834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554371138834 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554371140256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554371140289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554371140897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:45:40 2019 " "Processing ended: Thu Apr 04 11:45:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554371140897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554371140897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554371140897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554371140897 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554371141600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554371143398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554371143398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:45:43 2019 " "Processing started: Thu Apr 04 11:45:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554371143398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554371143398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_slave_FPGA -c SPI_slave_FPGA " "Command: quartus_sta SPI_slave_FPGA -c SPI_slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554371143398 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554371143491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554371143710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554371143710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554371143819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554371143819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1554371144022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_slave_FPGA.sdc " "Synopsys Design Constraints File file not found: 'SPI_slave_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1554371144132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1554371144132 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sclk sclk " "create_clock -period 1.000 -name sclk sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_n reset_n " "create_clock -period 1.000 -name reset_n reset_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx_req rx_req " "create_clock -period 1.000 -name rx_req rx_req" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144132 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1554371144350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144350 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554371144350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554371144366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554371144429 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554371144429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.531 " "Worst-case setup slack is -3.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.531             -45.903 sclk  " "   -3.531             -45.903 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 rx_req  " "   -0.091              -0.091 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371144429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.657 " "Worst-case hold slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -4.683 rx_req  " "   -0.657              -4.683 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 sclk  " "    0.050               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371144444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.876 " "Worst-case recovery slack is -0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876             -14.148 sclk  " "   -0.876             -14.148 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -0.301 rx_req  " "   -0.283              -0.301 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.125 reset_n  " "   -0.125              -0.125 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.442 " "Worst-case removal slack is -0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -2.487 reset_n  " "   -0.442              -2.487 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -2.866 rx_req  " "   -0.386              -2.866 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 sclk  " "    0.224               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371144460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 sclk  " "   -3.000             -42.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_n  " "   -3.000              -3.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rx_req  " "   -3.000              -3.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371144475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554371144757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554371144788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554371145491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554371145569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554371145569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.060 " "Worst-case setup slack is -3.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060             -38.736 sclk  " "   -3.060             -38.736 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 rx_req  " "   -0.009              -0.009 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371145632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.519 " "Worst-case hold slack is -0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -3.576 rx_req  " "   -0.519              -3.576 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 sclk  " "    0.039               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371145647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.719 " "Worst-case recovery slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719             -10.906 sclk  " "   -0.719             -10.906 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.191 rx_req  " "   -0.191              -0.191 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 reset_n  " "   -0.059              -0.059 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371145663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.453 " "Worst-case removal slack is -0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -2.667 reset_n  " "   -0.453              -2.667 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -3.037 rx_req  " "   -0.401              -3.037 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 sclk  " "    0.201               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371145741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 sclk  " "   -3.000             -42.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_n  " "   -3.000              -3.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rx_req  " "   -3.000              -3.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371145897 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554371146194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554371146335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554371146335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.209 " "Worst-case setup slack is -2.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209             -21.364 sclk  " "   -2.209             -21.364 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 rx_req  " "    0.344               0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371146366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.449 " "Worst-case hold slack is -0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -3.252 rx_req  " "   -0.449              -3.252 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 sclk  " "   -0.035              -0.035 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371146381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.629 " "Worst-case recovery slack is -0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629             -10.339 sclk  " "   -0.629             -10.339 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 rx_req  " "    0.235               0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 reset_n  " "    0.408               0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371146413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.397 " "Worst-case removal slack is -0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -2.632 reset_n  " "   -0.397              -2.632 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -2.513 rx_req  " "   -0.327              -2.513 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 sclk  " "    0.061               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371146444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.798 sclk  " "   -3.000             -46.798 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.212 rx_req  " "   -3.000              -3.212 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.037 reset_n  " "   -3.000              -3.037 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554371146476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554371147053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554371147053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554371147303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:45:47 2019 " "Processing ended: Thu Apr 04 11:45:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554371147303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554371147303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554371147303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554371147303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554371149569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554371149569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 11:45:49 2019 " "Processing started: Thu Apr 04 11:45:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554371149569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554371149569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPI_slave_FPGA -c SPI_slave_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554371149569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_6_1200mv_85c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_6_1200mv_85c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371150429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_6_1200mv_0c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_6_1200mv_0c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371150491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_min_1200mv_0c_fast.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_min_1200mv_0c_fast.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371150585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371150678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_6_1200mv_85c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371150913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_6_1200mv_0c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371151023 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_min_1200mv_0c_vhd_fast.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371151147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPI_slave_FPGA_vhd.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/ simulation " "Generated file SPI_slave_FPGA_vhd.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554371151241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554371151444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 11:45:51 2019 " "Processing ended: Thu Apr 04 11:45:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554371151444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554371151444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554371151444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554371151444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554371152179 ""}
