#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x597ea8cf7a30 .scope module, "tb_dram_controller" "tb_dram_controller" 2 6;
 .timescale -9 -12;
P_0x597ea8cf7bc0 .param/l "ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x597ea8cf7c00 .param/l "AXI4_ID_WIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x597ea8cf7c40 .param/l "DATA_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v0x597ea8d4b920_0 .var "M2_AXI4_ARADDR", 31 0;
v0x597ea8d4ba30_0 .var "M2_AXI4_ARBURST", 1 0;
v0x597ea8d4bb00_0 .var "M2_AXI4_ARID", 3 0;
v0x597ea8d4bc00_0 .var "M2_AXI4_ARLEN", 7 0;
v0x597ea8d4bcd0_0 .net "M2_AXI4_ARREADY", 0 0, v0x597ea8d47770_0;  1 drivers
v0x597ea8d4bd70_0 .var "M2_AXI4_ARSIZE", 2 0;
v0x597ea8d4be40_0 .var "M2_AXI4_ARVALID", 0 0;
v0x597ea8d4bf10_0 .var "M2_AXI4_AWADDR", 31 0;
v0x597ea8d4bfe0_0 .var "M2_AXI4_AWBURST", 1 0;
v0x597ea8d4c0b0_0 .var "M2_AXI4_AWID", 3 0;
v0x597ea8d4c180_0 .var "M2_AXI4_AWLEN", 7 0;
v0x597ea8d4c250_0 .net "M2_AXI4_AWREADY", 0 0, v0x597ea8d47da0_0;  1 drivers
v0x597ea8d4c320_0 .var "M2_AXI4_AWSIZE", 2 0;
v0x597ea8d4c3f0_0 .var "M2_AXI4_AWVALID", 0 0;
v0x597ea8d4c4c0_0 .net "M2_AXI4_BID", 3 0, v0x597ea8d48000_0;  1 drivers
v0x597ea8d4c590_0 .var "M2_AXI4_BREADY", 0 0;
v0x597ea8d4c660_0 .net "M2_AXI4_BRESP", 1 0, v0x597ea8d481a0_0;  1 drivers
v0x597ea8d4c730_0 .net "M2_AXI4_BVALID", 0 0, v0x597ea8d48280_0;  1 drivers
v0x597ea8d4c800_0 .net "M2_AXI4_RDATA", 31 0, v0x597ea8d48340_0;  1 drivers
v0x597ea8d4c8d0_0 .net "M2_AXI4_RID", 3 0, v0x597ea8d48420_0;  1 drivers
v0x597ea8d4c9a0_0 .net "M2_AXI4_RLAST", 0 0, v0x597ea8d48500_0;  1 drivers
v0x597ea8d4ca70_0 .var "M2_AXI4_RREADY", 0 0;
v0x597ea8d4cb40_0 .net "M2_AXI4_RRESP", 1 0, v0x597ea8d48680_0;  1 drivers
v0x597ea8d4cc10_0 .net "M2_AXI4_RVALID", 0 0, v0x597ea8d48760_0;  1 drivers
v0x597ea8d4cce0_0 .var "M2_AXI4_WDATA", 31 0;
v0x597ea8d4cdb0_0 .var "M2_AXI4_WLAST", 0 0;
v0x597ea8d4ce80_0 .net "M2_AXI4_WREADY", 0 0, v0x597ea8d489c0_0;  1 drivers
v0x597ea8d4cf50_0 .var "M2_AXI4_WSTRB", 3 0;
v0x597ea8d4d020_0 .var "M2_AXI4_WVALID", 0 0;
v0x597ea8d4d0f0_0 .var "clk", 0 0;
v0x597ea8d4d1c0_0 .net "dram_addr", 13 0, v0x597ea8d48dc0_0;  1 drivers
v0x597ea8d4d260_0 .net "dram_ba", 2 0, v0x597ea8d48ea0_0;  1 drivers
v0x597ea8d4d350_0 .net "dram_cas", 0 0, v0x597ea8d48f80_0;  1 drivers
v0x597ea8d4d650_0 .net "dram_ck", 0 0, v0x597ea8d49040_0;  1 drivers
v0x597ea8d4d740_0 .net "dram_cs", 0 0, v0x597ea8d49100_0;  1 drivers
v0x597ea8d4d830_0 .net "dram_dm", 3 0, v0x597ea8d49360_0;  1 drivers
RS_0x7ddb7ba7f858 .resolv tri, L_0x597ea8d4dd80, L_0x597ea8d4dec0;
v0x597ea8d4d920_0 .net8 "dram_dq", 31 0, RS_0x7ddb7ba7f858;  2 drivers
v0x597ea8d4da10_0 .net "dram_dqs", 0 0, v0x597ea8d49520_0;  1 drivers
v0x597ea8d4db00_0 .net "dram_ras", 0 0, v0x597ea8d495e0_0;  1 drivers
v0x597ea8d4dbf0_0 .net "dram_we", 0 0, v0x597ea8d496a0_0;  1 drivers
v0x597ea8d4dce0_0 .var "rst_n", 0 0;
S_0x597ea8ca0d40 .scope task, "axi_read" "axi_read" 2 129, 2 129 0, S_0x597ea8cf7a30;
 .timescale -9 -12;
v0x597ea8d17440_0 .var "addr", 31 0;
v0x597ea8d18010_0 .var "id", 3 0;
E_0x597ea8ce3760 .event posedge, v0x597ea8d48d00_0;
E_0x597ea8ce47c0 .event anyedge, v0x597ea8d48760_0;
E_0x597ea8ce5a70 .event anyedge, v0x597ea8d47770_0;
TD_tb_dram_controller.axi_read ;
    %wait E_0x597ea8ce3760;
    %load/vec4 v0x597ea8d18010_0;
    %store/vec4 v0x597ea8d4bb00_0, 0, 4;
    %load/vec4 v0x597ea8d17440_0;
    %store/vec4 v0x597ea8d4b920_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x597ea8d4bc00_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x597ea8d4bd70_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x597ea8d4ba30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4be40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4ca70_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x597ea8d4bcd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x597ea8ce5a70;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x597ea8ce3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4be40_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x597ea8d4cc10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x597ea8ce47c0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x597ea8ce3760;
    %vpi_call 2 148 "$display", "Read: addr=%h data=%h", v0x597ea8d17440_0, v0x597ea8d4c800_0 {0 0 0};
    %wait E_0x597ea8ce3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4ca70_0, 0, 1;
    %end;
S_0x597ea8d46730 .scope task, "axi_write" "axi_write" 2 155, 2 155 0, S_0x597ea8cf7a30;
 .timescale -9 -12;
v0x597ea8cd59e0_0 .var "addr", 31 0;
v0x597ea8cd6720_0 .var "data", 31 0;
v0x597ea8cd6ec0_0 .var "id", 3 0;
E_0x597ea8d15e40 .event anyedge, v0x597ea8d48280_0;
E_0x597ea8d2adf0 .event anyedge, v0x597ea8d489c0_0;
E_0x597ea8d2ae30 .event anyedge, v0x597ea8d47da0_0;
TD_tb_dram_controller.axi_write ;
    %wait E_0x597ea8ce3760;
    %load/vec4 v0x597ea8cd6ec0_0;
    %store/vec4 v0x597ea8d4c0b0_0, 0, 4;
    %load/vec4 v0x597ea8cd59e0_0;
    %store/vec4 v0x597ea8d4bf10_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x597ea8d4c180_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x597ea8d4c320_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x597ea8d4bfe0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4c3f0_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x597ea8d4c250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x597ea8d2ae30;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x597ea8ce3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4c3f0_0, 0, 1;
    %load/vec4 v0x597ea8cd6720_0;
    %store/vec4 v0x597ea8d4cce0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x597ea8d4cf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4cdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4d020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4c590_0, 0, 1;
T_1.6 ;
    %load/vec4 v0x597ea8d4ce80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.7, 6;
    %wait E_0x597ea8d2adf0;
    %jmp T_1.6;
T_1.7 ;
    %wait E_0x597ea8ce3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4cdb0_0, 0, 1;
T_1.8 ;
    %load/vec4 v0x597ea8d4c730_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_0x597ea8d15e40;
    %jmp T_1.8;
T_1.9 ;
    %wait E_0x597ea8ce3760;
    %vpi_call 2 184 "$display", "Write: addr=%h data=%h resp=%h", v0x597ea8cd59e0_0, v0x597ea8cd6720_0, v0x597ea8d4c660_0 {0 0 0};
    %wait E_0x597ea8ce3760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4c590_0, 0, 1;
    %end;
S_0x597ea8d46a50 .scope module, "dut" "dram_controller" 2 67, 3 1 0, S_0x597ea8cf7a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "M2_AXI4_AWID";
    .port_info 3 /INPUT 32 "M2_AXI4_AWADDR";
    .port_info 4 /INPUT 8 "M2_AXI4_AWLEN";
    .port_info 5 /INPUT 3 "M2_AXI4_AWSIZE";
    .port_info 6 /INPUT 2 "M2_AXI4_AWBURST";
    .port_info 7 /INPUT 1 "M2_AXI4_AWVALID";
    .port_info 8 /OUTPUT 1 "M2_AXI4_AWREADY";
    .port_info 9 /INPUT 32 "M2_AXI4_WDATA";
    .port_info 10 /INPUT 4 "M2_AXI4_WSTRB";
    .port_info 11 /INPUT 1 "M2_AXI4_WLAST";
    .port_info 12 /INPUT 1 "M2_AXI4_WVALID";
    .port_info 13 /OUTPUT 1 "M2_AXI4_WREADY";
    .port_info 14 /OUTPUT 4 "M2_AXI4_BID";
    .port_info 15 /OUTPUT 2 "M2_AXI4_BRESP";
    .port_info 16 /OUTPUT 1 "M2_AXI4_BVALID";
    .port_info 17 /INPUT 1 "M2_AXI4_BREADY";
    .port_info 18 /INPUT 4 "M2_AXI4_ARID";
    .port_info 19 /INPUT 32 "M2_AXI4_ARADDR";
    .port_info 20 /INPUT 8 "M2_AXI4_ARLEN";
    .port_info 21 /INPUT 3 "M2_AXI4_ARSIZE";
    .port_info 22 /INPUT 2 "M2_AXI4_ARBURST";
    .port_info 23 /INPUT 1 "M2_AXI4_ARVALID";
    .port_info 24 /OUTPUT 1 "M2_AXI4_ARREADY";
    .port_info 25 /OUTPUT 4 "M2_AXI4_RID";
    .port_info 26 /OUTPUT 32 "M2_AXI4_RDATA";
    .port_info 27 /OUTPUT 2 "M2_AXI4_RRESP";
    .port_info 28 /OUTPUT 1 "M2_AXI4_RLAST";
    .port_info 29 /OUTPUT 1 "M2_AXI4_RVALID";
    .port_info 30 /INPUT 1 "M2_AXI4_RREADY";
    .port_info 31 /OUTPUT 1 "dram_ck";
    .port_info 32 /OUTPUT 1 "dram_cs";
    .port_info 33 /OUTPUT 1 "dram_we";
    .port_info 34 /OUTPUT 1 "dram_ras";
    .port_info 35 /OUTPUT 1 "dram_cas";
    .port_info 36 /OUTPUT 14 "dram_addr";
    .port_info 37 /OUTPUT 3 "dram_ba";
    .port_info 38 /INOUT 32 "dram_dq";
    .port_info 39 /OUTPUT 4 "dram_dm";
    .port_info 40 /OUTPUT 1 "dram_dqs";
P_0x597ea8ca2690 .param/l "ADDR_PHASE" 1 3 70, C4<01>;
P_0x597ea8ca26d0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x597ea8ca2710 .param/l "AXI4_ID_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x597ea8ca2750 .param/l "DATA_PHASE" 1 3 71, C4<10>;
P_0x597ea8ca2790 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x597ea8ca27d0 .param/l "IDLE" 1 3 69, C4<00>;
P_0x597ea8ca2810 .param/l "RESP_PHASE" 1 3 72, C4<11>;
v0x597ea8d222a0_0 .net "M2_AXI4_ARADDR", 31 0, v0x597ea8d4b920_0;  1 drivers
v0x597ea8d18570_0 .net "M2_AXI4_ARBURST", 1 0, v0x597ea8d4ba30_0;  1 drivers
v0x597ea8d475a0_0 .net "M2_AXI4_ARID", 3 0, v0x597ea8d4bb00_0;  1 drivers
v0x597ea8d47690_0 .net "M2_AXI4_ARLEN", 7 0, v0x597ea8d4bc00_0;  1 drivers
v0x597ea8d47770_0 .var "M2_AXI4_ARREADY", 0 0;
v0x597ea8d47880_0 .net "M2_AXI4_ARSIZE", 2 0, v0x597ea8d4bd70_0;  1 drivers
v0x597ea8d47960_0 .net "M2_AXI4_ARVALID", 0 0, v0x597ea8d4be40_0;  1 drivers
v0x597ea8d47a20_0 .net "M2_AXI4_AWADDR", 31 0, v0x597ea8d4bf10_0;  1 drivers
v0x597ea8d47b00_0 .net "M2_AXI4_AWBURST", 1 0, v0x597ea8d4bfe0_0;  1 drivers
v0x597ea8d47be0_0 .net "M2_AXI4_AWID", 3 0, v0x597ea8d4c0b0_0;  1 drivers
v0x597ea8d47cc0_0 .net "M2_AXI4_AWLEN", 7 0, v0x597ea8d4c180_0;  1 drivers
v0x597ea8d47da0_0 .var "M2_AXI4_AWREADY", 0 0;
v0x597ea8d47e60_0 .net "M2_AXI4_AWSIZE", 2 0, v0x597ea8d4c320_0;  1 drivers
v0x597ea8d47f40_0 .net "M2_AXI4_AWVALID", 0 0, v0x597ea8d4c3f0_0;  1 drivers
v0x597ea8d48000_0 .var "M2_AXI4_BID", 3 0;
v0x597ea8d480e0_0 .net "M2_AXI4_BREADY", 0 0, v0x597ea8d4c590_0;  1 drivers
v0x597ea8d481a0_0 .var "M2_AXI4_BRESP", 1 0;
v0x597ea8d48280_0 .var "M2_AXI4_BVALID", 0 0;
v0x597ea8d48340_0 .var "M2_AXI4_RDATA", 31 0;
v0x597ea8d48420_0 .var "M2_AXI4_RID", 3 0;
v0x597ea8d48500_0 .var "M2_AXI4_RLAST", 0 0;
v0x597ea8d485c0_0 .net "M2_AXI4_RREADY", 0 0, v0x597ea8d4ca70_0;  1 drivers
v0x597ea8d48680_0 .var "M2_AXI4_RRESP", 1 0;
v0x597ea8d48760_0 .var "M2_AXI4_RVALID", 0 0;
v0x597ea8d48820_0 .net "M2_AXI4_WDATA", 31 0, v0x597ea8d4cce0_0;  1 drivers
v0x597ea8d48900_0 .net "M2_AXI4_WLAST", 0 0, v0x597ea8d4cdb0_0;  1 drivers
v0x597ea8d489c0_0 .var "M2_AXI4_WREADY", 0 0;
v0x597ea8d48a80_0 .net "M2_AXI4_WSTRB", 3 0, v0x597ea8d4cf50_0;  1 drivers
v0x597ea8d48b60_0 .net "M2_AXI4_WVALID", 0 0, v0x597ea8d4d020_0;  1 drivers
o0x7ddb7ba7f678 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x597ea8d48c20_0 name=_ivl_0
v0x597ea8d48d00_0 .net "clk", 0 0, v0x597ea8d4d0f0_0;  1 drivers
v0x597ea8d48dc0_0 .var "dram_addr", 13 0;
v0x597ea8d48ea0_0 .var "dram_ba", 2 0;
v0x597ea8d48f80_0 .var "dram_cas", 0 0;
v0x597ea8d49040_0 .var "dram_ck", 0 0;
v0x597ea8d49100_0 .var "dram_cs", 0 0;
v0x597ea8d491c0_0 .var "dram_data_oe", 0 0;
v0x597ea8d49280_0 .var "dram_data_out", 31 0;
v0x597ea8d49360_0 .var "dram_dm", 3 0;
v0x597ea8d49440_0 .net8 "dram_dq", 31 0, RS_0x7ddb7ba7f858;  alias, 2 drivers
v0x597ea8d49520_0 .var "dram_dqs", 0 0;
v0x597ea8d495e0_0 .var "dram_ras", 0 0;
v0x597ea8d496a0_0 .var "dram_we", 0 0;
v0x597ea8d49760_0 .var "read_addr", 31 0;
v0x597ea8d49840_0 .var "read_count", 7 0;
v0x597ea8d49920_0 .var "read_data_reg", 31 0;
v0x597ea8d49a00_0 .var "read_data_valid", 0 0;
v0x597ea8d49ac0_0 .var "read_id", 3 0;
v0x597ea8d49ba0_0 .var "read_len", 7 0;
v0x597ea8d49c80_0 .var "read_state", 1 0;
v0x597ea8d49d60_0 .net "rst_n", 0 0, v0x597ea8d4dce0_0;  1 drivers
v0x597ea8d49e20_0 .var "write_addr", 31 0;
v0x597ea8d49f00_0 .var "write_count", 7 0;
v0x597ea8d49fe0_0 .var "write_id", 3 0;
v0x597ea8d4a0c0_0 .var "write_len", 7 0;
v0x597ea8d4a1a0_0 .var "write_state", 1 0;
E_0x597ea8d474a0/0 .event negedge, v0x597ea8d49d60_0;
E_0x597ea8d474a0/1 .event posedge, v0x597ea8d48d00_0;
E_0x597ea8d474a0 .event/or E_0x597ea8d474a0/0, E_0x597ea8d474a0/1;
L_0x597ea8d4dd80 .functor MUXZ 32, o0x7ddb7ba7f678, v0x597ea8d49280_0, v0x597ea8d491c0_0, C4<>;
S_0x597ea8d4a8f0 .scope module, "lpddr4_inst" "lpddr4_dummy" 2 112, 4 1 0, S_0x597ea8cf7a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "cs";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "ras";
    .port_info 4 /INPUT 1 "cas";
    .port_info 5 /INPUT 14 "addr";
    .port_info 6 /INPUT 3 "ba";
    .port_info 7 /INOUT 32 "dq";
    .port_info 8 /INPUT 4 "dm";
    .port_info 9 /INPUT 1 "dqs";
o0x7ddb7ba80338 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x597ea8d4ab00_0 name=_ivl_2
v0x597ea8d4ac00_0 .net "addr", 13 0, v0x597ea8d48dc0_0;  alias, 1 drivers
v0x597ea8d4acc0_0 .net "ba", 2 0, v0x597ea8d48ea0_0;  alias, 1 drivers
v0x597ea8d4adc0_0 .net "cas", 0 0, v0x597ea8d48f80_0;  alias, 1 drivers
v0x597ea8d4ae90_0 .net "clk", 0 0, v0x597ea8d49040_0;  alias, 1 drivers
v0x597ea8d4af80_0 .net "cs", 0 0, v0x597ea8d49100_0;  alias, 1 drivers
v0x597ea8d4b050_0 .var "data_out", 31 0;
v0x597ea8d4b0f0_0 .net "dm", 3 0, v0x597ea8d49360_0;  alias, 1 drivers
v0x597ea8d4b1c0_0 .net8 "dq", 31 0, RS_0x7ddb7ba7f858;  alias, 2 drivers
v0x597ea8d4b290_0 .net "dqs", 0 0, v0x597ea8d49520_0;  alias, 1 drivers
v0x597ea8d4b360_0 .net "mem_addr", 9 0, L_0x597ea8d4de20;  1 drivers
v0x597ea8d4b400 .array "memory", 1023 0, 31 0;
v0x597ea8d4b4a0_0 .var "output_enable", 0 0;
v0x597ea8d4b540_0 .net "ras", 0 0, v0x597ea8d495e0_0;  alias, 1 drivers
v0x597ea8d4b610_0 .net "we", 0 0, v0x597ea8d496a0_0;  alias, 1 drivers
v0x597ea8d4b6e0_0 .var "write_data", 31 0;
E_0x597ea8d4aa80 .event posedge, v0x597ea8d49040_0;
L_0x597ea8d4de20 .part v0x597ea8d48dc0_0, 0, 10;
L_0x597ea8d4dec0 .functor MUXZ 32, o0x7ddb7ba80338, v0x597ea8d4b050_0, v0x597ea8d4b4a0_0, C4<>;
    .scope S_0x597ea8d46a50;
T_2 ;
    %wait E_0x597ea8d474a0;
    %load/vec4 v0x597ea8d49d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d4a1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d47da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d489c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d481a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x597ea8d49f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d491c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d496a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d495e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d48f80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x597ea8d48dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x597ea8d48ea0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x597ea8d4a1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d47da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d491c0_0, 0;
    %load/vec4 v0x597ea8d47f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x597ea8d47da0_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x597ea8d47be0_0;
    %assign/vec4 v0x597ea8d49fe0_0, 0;
    %load/vec4 v0x597ea8d47a20_0;
    %assign/vec4 v0x597ea8d49e20_0, 0;
    %load/vec4 v0x597ea8d47cc0_0;
    %assign/vec4 v0x597ea8d4a0c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x597ea8d49f00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x597ea8d4a1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d47da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d489c0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x597ea8d48b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.11, 9;
    %load/vec4 v0x597ea8d489c0_0;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d496a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d495e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48f80_0, 0;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x597ea8d49e20_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x597ea8d48dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x597ea8d48ea0_0, 0;
    %load/vec4 v0x597ea8d48820_0;
    %assign/vec4 v0x597ea8d49280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d491c0_0, 0;
    %load/vec4 v0x597ea8d48a80_0;
    %inv;
    %assign/vec4 v0x597ea8d49360_0, 0;
    %load/vec4 v0x597ea8d49f00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x597ea8d49f00_0, 0;
    %load/vec4 v0x597ea8d49e20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x597ea8d49e20_0, 0;
    %load/vec4 v0x597ea8d48900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x597ea8d4a1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d489c0_0, 0;
T_2.12 ;
T_2.9 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d491c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d496a0_0, 0;
    %load/vec4 v0x597ea8d49fe0_0;
    %assign/vec4 v0x597ea8d48000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d481a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d48280_0, 0;
    %load/vec4 v0x597ea8d480e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x597ea8d48280_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d4a1a0_0, 0;
T_2.14 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x597ea8d46a50;
T_3 ;
    %wait E_0x597ea8d474a0;
    %load/vec4 v0x597ea8d49d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d49c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d47770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d48680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x597ea8d49840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d49a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x597ea8d49c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d47770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48760_0, 0;
    %load/vec4 v0x597ea8d47960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x597ea8d47770_0;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x597ea8d475a0_0;
    %assign/vec4 v0x597ea8d49ac0_0, 0;
    %load/vec4 v0x597ea8d222a0_0;
    %assign/vec4 v0x597ea8d49760_0, 0;
    %load/vec4 v0x597ea8d47690_0;
    %assign/vec4 v0x597ea8d49ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x597ea8d49840_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x597ea8d49c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d47770_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d496a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d495e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48f80_0, 0;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x597ea8d49760_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x597ea8d48dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x597ea8d48ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d491c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x597ea8d49c80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x597ea8d49a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x597ea8d49440_0;
    %assign/vec4 v0x597ea8d49920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d49a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d49100_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x597ea8d49ac0_0;
    %assign/vec4 v0x597ea8d48420_0, 0;
    %load/vec4 v0x597ea8d49920_0;
    %assign/vec4 v0x597ea8d48340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d48680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d48760_0, 0;
    %load/vec4 v0x597ea8d49840_0;
    %load/vec4 v0x597ea8d49ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x597ea8d48500_0, 0;
    %load/vec4 v0x597ea8d485c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x597ea8d48760_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x597ea8d49840_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x597ea8d49840_0, 0;
    %load/vec4 v0x597ea8d49760_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x597ea8d49760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d49a00_0, 0;
    %load/vec4 v0x597ea8d48500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x597ea8d49c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d48500_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x597ea8d49c80_0, 0;
T_3.15 ;
T_3.11 ;
T_3.10 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x597ea8d46a50;
T_4 ;
    %wait E_0x597ea8d474a0;
    %load/vec4 v0x597ea8d49d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d49040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x597ea8d49040_0;
    %inv;
    %assign/vec4 v0x597ea8d49040_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x597ea8d4a8f0;
T_5 ;
    %vpi_call 4 27 "$readmemh", "test_program.hex", v0x597ea8d4b400 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x597ea8d4b050_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4b4a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x597ea8d4b6e0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x597ea8d4a8f0;
T_6 ;
    %wait E_0x597ea8d4aa80;
    %load/vec4 v0x597ea8d4af80_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0x597ea8d4b540_0;
    %nor/r;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x597ea8d4adc0_0;
    %nor/r;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x597ea8d4b610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x597ea8d4b1c0_0;
    %load/vec4 v0x597ea8d4b360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x597ea8d4b400, 0, 4;
    %load/vec4 v0x597ea8d4b360_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %vpi_call 4 39 "$display", "LPDDR4: Write addr=%03x data=%08x (AXI_addr would be: 0x%08x)", v0x597ea8d4b360_0, v0x597ea8d4b1c0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d4b4a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x597ea8d4b360_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x597ea8d4b400, 4;
    %assign/vec4 v0x597ea8d4b050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x597ea8d4b4a0_0, 0;
    %load/vec4 v0x597ea8d4b360_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x597ea8d4b400, 4;
    %load/vec4 v0x597ea8d4b360_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %vpi_call 4 45 "$display", "LPDDR4: Read addr=%03x data=%08x (AXI_addr would be: 0x%08x)", v0x597ea8d4b360_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_6.5 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x597ea8d4b4a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x597ea8cf7a30;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x597ea8d4d0f0_0;
    %inv;
    %store/vec4 v0x597ea8d4d0f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x597ea8cf7a30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4be40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x597ea8d4ca70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x597ea8d4dce0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 206 "$display", "Starting DRAM Controller Test..." {0 0 0};
    %vpi_call 2 209 "$display", "\012--- Testing Initial Data Read ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %vpi_call 2 218 "$display", "\012--- Testing Write and Read Back ---" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x597ea8cd59e0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x597ea8cd6720_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x597ea8cd6ec0_0, 0, 4;
    %fork TD_tb_dram_controller.axi_write, S_0x597ea8d46730;
    %join;
    %delay 20000, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x597ea8cd59e0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x597ea8cd6720_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x597ea8cd6ec0_0, 0, 4;
    %fork TD_tb_dram_controller.axi_write, S_0x597ea8d46730;
    %join;
    %delay 20000, 0;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %vpi_call 2 228 "$display", "\012--- Verifying Data Persistence ---" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x597ea8d17440_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x597ea8d18010_0, 0, 4;
    %fork TD_tb_dram_controller.axi_read, S_0x597ea8ca0d40;
    %join;
    %delay 100000, 0;
    %vpi_call 2 233 "$display", "\012Test completed!" {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x597ea8cf7a30;
T_9 ;
    %vpi_call 2 239 "$dumpfile", "tb_dram_controller.vcd" {0 0 0};
    %vpi_call 2 240 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x597ea8cf7a30 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_dram_controller.v";
    "./dram_controller.v";
    "./lpddr4_dummy.v";
