
---------- Begin Simulation Statistics ----------
final_tick                                 2585854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179372                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715648                       # Number of bytes of host memory used
host_op_rate                                   179417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.83                       # Real time elapsed on the host
host_tick_rate                              108498982                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4274925                       # Number of instructions simulated
sim_ops                                       4276047                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002586                       # Number of seconds simulated
sim_ticks                                  2585854500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.574760                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  106075                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               106528                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 27                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11941                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            132561                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              238                       # Number of indirect misses.
system.cpu.branchPred.lookups                  136976                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        75982                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        26970                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        17909                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        85043                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           20                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           13                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         2331                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1317                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           68                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2107                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9            9                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4897                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         2930                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         2777                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         7660                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         8843                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         2838                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         9042                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          950                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1121                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          992                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          347                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         2014                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         4673                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        19711                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          290                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         3576                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          304                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        22537                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          210                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1316                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         2328                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8            9                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2168                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          796                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         2269                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1906                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         2868                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         7666                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         2771                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         7052                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           29                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        10411                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         4181                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1124                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           96                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          332                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         2564                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        24742                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        66992                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          174                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         7046                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     251                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  17426221                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   316440                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             11781                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     104289                       # Number of branches committed
system.cpu.commit.bw_lim_events                 40181                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          812487                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4274925                       # Number of instructions committed
system.cpu.commit.committedOps                4276047                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5042724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.847964                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.888683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1269697     25.18%     25.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3667949     72.74%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13110      0.26%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          387      0.01%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          295      0.01%     98.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        49770      0.99%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          106      0.00%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1229      0.02%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        40181      0.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5042724                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                   4172071                       # Number of committed integer instructions.
system.cpu.commit.loads                       1374349                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1680267     39.29%     39.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           50003      1.17%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     40.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1374349     32.14%     72.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1171428     27.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4276047                       # Class of committed instruction
system.cpu.commit.refs                        2545777                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4274925                       # Number of Instructions Simulated
system.cpu.committedOps                       4276047                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.209778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.209778                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4248863                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   162                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                92122                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5211346                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   216086                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    137747                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12396                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   624                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                534225                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      136976                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    476237                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4642665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        5654909                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            16                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   25116                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.026486                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             494062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             106342                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.093431                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5149317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.098648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.467087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4082940     79.29%     79.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113472      2.20%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    95346      1.85%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169712      3.30%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    77749      1.51%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57493      1.12%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    58091      1.13%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    59132      1.15%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   435382      8.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5149317                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           22393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12242                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   108007                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.849151                       # Inst execution rate
system.cpu.iew.exec_refs                      2615420                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1196990                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   96065                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1647566                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               294                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1429576                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5088512                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1418430                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12762                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4391565                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    76                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12396                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   117                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1196275                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          806                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       273217                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       258148                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            806                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3689                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3439927                       # num instructions consuming a value
system.cpu.iew.wb_count                       4389180                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.895349                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3079935                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.848690                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4390394                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  5683271                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3031205                       # number of integer regfile writes
system.cpu.ipc                               0.826598                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.826598                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1725751     39.18%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                50650      1.15%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     40.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1419824     32.24%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1208100     27.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4404327                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         427                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000097                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       9      2.11%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    335     78.45%     80.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    83     19.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4404752                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13958461                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4389180                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5901681                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5088467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4404327                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  45                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          812464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                63                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3497640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5149317                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.855323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.651502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1287166     25.00%     25.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3486326     67.70%     92.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              268508      5.21%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               51777      1.01%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               53965      1.05%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 649      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 189      0.00%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 481      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 256      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5149317                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.851619                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1576713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1189782                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1647566                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1429576                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5705979                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                          5171710                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2161696                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3257288                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2090313                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   286561                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6113                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25217869                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5131113                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3852384                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    589164                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1923                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12396                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2098202                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   595096                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          6718702                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1298                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3277533                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     10090947                       # The number of ROB reads
system.cpu.rob.rob_writes                    10283695                       # The number of ROB writes
system.cpu.timesIdled                             214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::ReadExReq                56                       # Transaction distribution
system.membus.trans_dist::ReadExResp               56                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 459                       # Request fanout histogram
system.membus.reqLayer0.occupancy              565000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2421750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              530                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    486     91.70%     91.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     44      8.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                530                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             463000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            267992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                       62                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  45                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                      62                       # number of overall hits
system.l2.demand_misses::.cpu.inst                309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                159                       # number of demand (read+write) misses
system.l2.demand_misses::total                    468                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               309                       # number of overall misses
system.l2.overall_misses::.cpu.data               159                       # number of overall misses
system.l2.overall_misses::total                   468                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         37009000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13087500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        37009000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.903409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.903409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77415.857605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82311.320755                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79079.059829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77415.857605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82311.320755                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79079.059829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               460                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              460                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31865000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31865000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.857955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.857955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67448.220065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73003.311258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69271.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67448.220065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73003.311258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69271.739130                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          121                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  56                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88803.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88803.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78803.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78803.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77415.857605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77415.857605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67448.220065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67448.220065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78781.553398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78781.553398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69584.210526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69584.210526                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   405.784549                       # Cycle average of tags in use
system.l2.tags.total_refs                         642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.398693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       267.158077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       138.626472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.014008                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5667                       # Number of tag accesses
system.l2.tags.data_accesses                     5667                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          19712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19712                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 459                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7623012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3737256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11360268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7623012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7623012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7623012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3737256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11360268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000545000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4377000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12983250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9535.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28285.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           86                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.139535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.625391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.065031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           26     30.23%     30.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     23.26%     53.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     15.12%     68.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      5.81%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      5.81%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      4.65%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      2.33%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.16%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     11.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           86                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  29376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   29376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        11.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2585764500                       # Total gap between requests
system.mem_ctrls.avgGap                    5633473.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7623012.044954578392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3737255.905156303197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8184750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4798500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26573.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31778.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               214200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               110055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1263780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     204060480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         47849220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        952674240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1206171975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.450055                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2476286000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     23248500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     204060480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         48722460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        951938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1207365735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.911706                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2474386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25148500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       475760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           475760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       475760                       # number of overall hits
system.cpu.icache.overall_hits::total          475760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          477                       # number of overall misses
system.cpu.icache.overall_misses::total           477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32144500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32144500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32144500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32144500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       476237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       476237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       476237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       476237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67388.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67388.888889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24952000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24952000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000743                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000743                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000743                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000743                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70485.875706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70485.875706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70485.875706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70485.875706                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       475760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          475760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32144500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32144500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       476237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       476237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24952000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24952000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70485.875706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70485.875706                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.433959                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              476113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1348.762040                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.433959                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.814195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            952827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           952827                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1392560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1392560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1392560                       # number of overall hits
system.cpu.dcache.overall_hits::total         1392560                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          711                       # number of overall misses
system.cpu.dcache.overall_misses::total           711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49054498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49054498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49054498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49054498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1393271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1393271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1393271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1393271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68993.668073                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68993.668073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68993.668073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68993.668073                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          534                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13555998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13555998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13555998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13555998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77022.715909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77022.715909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77022.715909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77022.715909                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       221664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          221664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       221904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       221904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60720.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60720.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8495500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8495500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70795.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70795.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1170896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1170896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34481498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34481498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1171367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1171367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73209.125265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73209.125265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5060498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5060498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90366.035714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90366.035714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        30500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        30500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           159.545531                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1392763                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7913.426136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   159.545531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.155806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.155806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2786774                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2786774                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2585854500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2585854500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
