Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ravenlin/Desktop/EEC_181_SeniorDesign/ --output-directory=/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/ --report-file=bsf:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.qsys
Progress: Loading EEC_181_SeniorDesign/mysystem.qsys
Progress: Reading input file
Progress: Adding System_Clk [clock_source 13.1]
Progress: Parameterizing module System_Clk
Progress: Adding Arm_A9_HPS [altera_hps 13.1]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module system_console
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding HEX3_HEX0 [altera_avalon_pio 13.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 13.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding pushbuttons [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuttons
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mysystem.pushbuttons: pushbuttons.external_connection must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ravenlin/Desktop/EEC_181_SeniorDesign/ --output-directory=/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.html --report-file=sopcinfo:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.sopcinfo --report-file=cmp:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.cmp --report-file=qip:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.qip --report-file=svd --report-file=regmap:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.regmap --report-file=debuginfo:/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem.qsys --language=VERILOG
Progress: Loading EEC_181_SeniorDesign/mysystem.qsys
Progress: Reading input file
Progress: Adding System_Clk [clock_source 13.1]
Progress: Parameterizing module System_Clk
Progress: Adding Arm_A9_HPS [altera_hps 13.1]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module system_console
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding HEX3_HEX0 [altera_avalon_pio 13.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 13.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding pushbuttons [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuttons
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mysystem.pushbuttons: pushbuttons.external_connection must be exported, or connected to a matching conduit.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 4 modules, 9 connections
Info: merlin_domain_transform: After transform: 9 modules, 38 connections
Info: merlin_router_transform: After transform: 12 modules, 48 connections
Info: merlin_burst_transform: After transform: 13 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 63 connections
Info: merlin_width_transform: After transform: 20 modules, 71 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 92 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 37 connections
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 24 connections
Info: merlin_translator_transform: After transform: 14 modules, 47 connections
Info: merlin_domain_transform: After transform: 34 modules, 162 connections
Info: merlin_router_transform: After transform: 42 modules, 191 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 199 connections
Info: merlin_burst_transform: After transform: 50 modules, 222 connections
Info: merlin_network_to_switch_transform: After transform: 65 modules, 267 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src1 and cmd_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src1 and rsp_xbar_mux_001.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 69 modules, 287 connections
Info: limiter_update_transform: After transform: 69 modules, 289 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 85 modules, 376 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 68 connections
Info: merlin_mm_transform: After transform: 11 modules, 68 connections
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 70 connections
Error: Cannot find clock for led.clk. If led.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_010, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_010 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_011, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_011 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_012, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_012 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_013, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_013 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_014, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_014 in the generated RTL.
Error: Cannot find clock for . If  is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_015, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_015 in the generated RTL.
Info: reset_adaptation_transform: After transform: 30 modules, 89 connections
Error: Generation stopped, 28 or more modules remaining
Info: mysystem: Done "mysystem" with 14 modules, 1 files, 125407 bytes
Error: ip-generate failed with exit code 1: 15 Errors, 5 Warnings
Info: Finished: Create HDL design files for synthesis
