# eey217523_Task2
IEC LAB ELP831
TASK 2 :  RTL2GDSII Implementation of Mod 5 Synchronous Counter
This repository contains : 
Project Report
Verilog code and simulation results for counter : ./rtl
Synthesis scripts and results from Genus run : ./synthesis
Physical Implementation scripts, log files and reports from Innovus : ./physical_design
