# PMOS Low Drop out Regulator (LDO) using Two Stage CMOS Op Amp

- TSMC 180 nm technology is used and designed in LTspice. 
- Two-Stage CMOS Op-Amp has DC Gain 75.82 dB, 3dB frequency 3.25KHz, Unit gain bandwidth 26.72 MHz, Phase Margin 46 degree.
- Overall LDO regulator has an output regulated voltage of 2V and begins dropping out at 2.47V input voltage, the range of the dropout region is between 1.69V and 2.47V input voltage at a max load current of 400uA
