File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.68334e-08	1	64	74	62	62	82	82	8365	25218	33	99	466.68	2314.35	4.1514e-09	5.45453e-09	5.20048e-09	5.54992e-09	9.35188	11.0044	
	0.000793254	123	103	41	33	8381	13
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.13554e-08	1	42	60	29	29	106	106	6042	19244	1463	4389	132.13	1935.13	2.15637e-09	2.7717e-09	4.15216e-09	4.4947e-09	6.30853	7.2664	
	0.000583286	1118	1070	1041	1463	6096	18
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.73038e-09	1	46	50	38	38	304	304	6177	19817	1260	3780	217.4	1222.65	1.66958e-09	2.29311e-09	3.18063e-09	4.25694e-09	4.85021	6.59248	
	0.000597256	1286	1090	1052	1260	6281	51
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.0308e-08	1	58	62	10	10	10	10	4598	13804	0	0	256.55	1167.81	3.23799e-09	4.40438e-09	2.48865e-09	2.83809e-09	5.72664	7.24247	
	0.000434375	10	10	0	0	4598	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.40024e-08	1	64	68	16	16	40	40	4575	13765	0	0	150.98	1626.77	4.60539e-09	5.30139e-09	3.17373e-09	3.19443e-09	7.77912	8.49582	
	0.000436229	40	16	0	0	4575	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.35755e-08	1	48	62	131	131	114	114	3602	12050	1122	3366	83.37	2005.63	2.01963e-09	2.71153e-09	5.52232e-09	6.2212e-09	7.54195	8.93273	
	0.000347622	1244	1263	1132	1122	3602	16
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.97982e-08	1	58	74	20	20	116	116	3539	11521	886	2658	230.98	1027.34	2.71563e-09	3.19832e-09	8.28334e-09	8.97532e-09	10.999	12.1736	
	0.000350814	904	908	888	886	3539	13
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.25244e-08	1	54	64	16	16	46	46	3690	11116	0	0	217.58	618.18	4.1268e-09	3.92579e-09	2.83119e-09	2.83809e-09	6.95799	6.76388	
	0.000361487	46	16	0	0	3690	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.94961e-09	1	46	38	229	229	197	197	1699	5334	224	672	34.73	207.76	9.0111e-10	1.92666e-09	1.33555e-09	1.33555e-09	2.19423	3.21978	
	0.000164806	237	453	224	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.50721e-08	1	32	38	4	4	6	6	1930	5819	8	24	45.95	144.13	2.84417e-09	4.8515e-09	5.52922e-09	7.28332e-09	8.37339	12.1348	
	0.000200449	29	29	25	8	1930	17
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	6.7576e-09	1	48	44	256	256	245	245	1591	5018	0	0	46.04	207.87	1.60121e-09	2.7512e-09	2.15301e-09	2.13231e-09	3.75422	4.88351	
	0.000151392	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.94961e-09	1	40	48	229	229	197	197	1362	4288	224	672	25.51	112.14	9.0111e-10	1.78582e-09	1.33555e-09	1.32865e-09	2.19423	3.07204	
	0.000135293	202	404	175	224	1370	15
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.20777e-08	1	36	40	64	64	39	39	1494	4907	377	1131	22.27	112.73	1.53694e-09	2.30131e-09	5.17288e-09	5.19358e-09	6.70982	7.49489	
	0.000154425	425	453	389	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	9.11813e-09	1	48	54	38	38	3	3	1878	5637	0	0	29.27	447.12	2.22064e-09	2.83187e-09	2.84499e-09	3.18063e-09	5.06563	6.0125	
	0.000182177	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	7.9697e-09	1	46	54	41	41	35	35	1750	5285	0	0	61.86	322.96	1.93896e-09	2.61856e-09	2.48865e-09	2.82429e-09	4.42761	5.44285	
	0.000166801	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.08062e-08	1	32	34	52	52	122	122	1046	3650	385	1155	21.64	147.68	1.18689e-09	1.60941e-09	4.81654e-09	5.52232e-09	6.00343	7.13173	
	0.000109349	512	443	391	385	1046	16
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.72357e-09	1	38	40	14	14	8	8	1522	4574	0	0	29.09	178.5	1.80222e-09	2.69103e-09	2.48865e-09	2.83119e-09	4.29087	5.52222	
	0.000151877	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	8.29805e-09	1	48	50	9	9	19	19	1262	3805	0	0	25.31	115.59	2.47772e-09	2.7635e-09	2.13231e-09	2.49555e-09	4.61003	5.25905	
	0.000122566	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.49599e-09	1	46	48	14	14	14	14	1397	4205	0	0	32.15	104.12	2.01143e-09	2.56249e-09	2.15301e-09	2.50245e-09	4.16444	5.06494	
	0.000136963	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.86519e-09	1	50	60	8	8	63	63	1064	3255	0	0	16.31	116.92	2.21654e-09	2.83597e-09	2.15301e-09	2.50245e-09	4.36955	5.33842	
	0.000107548	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '5573', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
