Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 21 15:10:59 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_wrapper_timing_summary_routed.rpt -pb ZYNQ_wrapper_timing_summary_routed.pb -rpx ZYNQ_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                71          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-16  Warning           Large setup violation                                      63          
XDCB-5     Warning           Runtime inefficient way to find pin objects                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ZYNQ_i/blockdesign_0/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.230    -1127.639                     63                 2010        0.055        0.000                      0                 2010       -0.808       -3.370                       9                  1196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                                {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                             {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                            {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
ext_clk                                      {0.000 41.666}       83.333          12.000          
  clk_out1_ZYNQ_clk_wiz_0                    {0.000 5.000}        10.000          100.000         
  clkfbout_ZYNQ_clk_wiz_0                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1       -3.325       -3.325                      1                  942        0.122        0.000                      0                  942        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                                  5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                               4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                             -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
ext_clk                                                                                                                                                                                       16.667        0.000                       0                     1  
  clk_out1_ZYNQ_clk_wiz_0                        -21.681     -981.668                     46                 1026        0.102        0.000                      0                 1026        4.500        0.000                       0                   384  
  clkfbout_ZYNQ_clk_wiz_0                                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ZYNQ_clk_wiz_0                    clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1      -34.230     -142.646                     16                   16        0.258        0.000                      0                   16  
clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  PixelClkIO_1                                     1.459        0.000                      0                   38        0.055        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                                                           
(none)                                     CLKFBIN_1                                                                             
(none)                                     SerialClkIO_1                                                                         
(none)                                     clk_out1_ZYNQ_clk_wiz_0                                                               
(none)                                     clkfbout_ZYNQ_clk_wiz_0                                                               
(none)                                     clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                             
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  
(none)                                                                                clk_out1_ZYNQ_clk_wiz_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  To Clock:  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.325ns,  Total Violation       -3.325ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 3.242ns (32.572%)  route 6.711ns (67.428%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.595 - 6.734 ) 
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.055     2.055    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X106Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111       FDRE (Prop_fdre_C_Q)         0.456     2.511 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_y_o_reg[3]/Q
                         net (fo=14, routed)          1.725     4.236    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_y_i[3]
    SLICE_X109Y104       LUT3 (Prop_lut3_I1_O)        0.124     4.360 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_8/O
                         net (fo=3, routed)           0.825     5.186    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_8_n_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I1_O)        0.124     5.310 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_4/O
                         net (fo=2, routed)           0.871     6.181    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_4_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.124     6.305 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.305    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_8_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.818 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.818    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.037 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__2/O[0]
                         net (fo=2, routed)           0.805     7.842    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__1_carry__2_n_7
    SLICE_X112Y107       LUT2 (Prop_lut2_I0_O)        0.295     8.137 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     8.137    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__29_carry_i_2_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.367 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__29_carry/O[1]
                         net (fo=1, routed)           0.967     9.334    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__29_carry_n_6
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.306     9.640 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.640    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.064 f  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.814    10.878    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_6
    SLICE_X111Y104       LUT6 (Prop_lut6_I4_O)        0.303    11.181 f  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.703    11.884    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.124    12.008 r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    12.008    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.861     8.595    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.727    
                         clock uncertainty           -0.121     8.606    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.077     8.683    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.445ns (30.257%)  route 3.331ns (69.743%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.453 - 6.734 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.978     1.978    ZYNQ_i/blockdesign_0/paint_ball/U0/clk
    SLICE_X103Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.456     2.434 f  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[7]/Q
                         net (fo=5, routed)           1.646     4.080    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_i[7]
    SLICE_X108Y110       LUT2 (Prop_lut2_I1_O)        0.124     4.204 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry_i_5/O
                         net (fo=1, routed)           0.000     4.204    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry_i_5_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.580 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.580    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.737 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.684     6.422    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o4_carry__0_n_2
    SLICE_X89Y112        LUT6 (Prop_lut6_I3_O)        0.332     6.754 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.754    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.719     8.453    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.585    
                         clock uncertainty           -0.121     8.464    
    SLICE_X89Y112        FDRE (Setup_fdre_C_D)        0.031     8.495    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.671ns (35.439%)  route 3.044ns (64.561%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 8.588 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.053     2.053    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X106Y114       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.456     2.509 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[5]/Q
                         net (fo=5, routed)           1.771     4.280    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_i[5]
    SLICE_X105Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.954 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.963    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__0_n_0
    SLICE_X105Y125       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.191 f  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.264     6.455    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/_carry__1_n_1
    SLICE_X106Y115       LUT6 (Prop_lut6_I4_O)        0.313     6.768 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.768    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.854     8.588    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.173     8.761    
                         clock uncertainty           -0.121     8.640    
    SLICE_X106Y115       FDRE (Setup_fdre_C_D)        0.029     8.669    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.754ns (39.261%)  route 2.713ns (60.739%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 8.512 - 6.734 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.971     1.971    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X105Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.419     2.390 f  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           1.491     3.881    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_i[2]
    SLICE_X105Y126       LUT2 (Prop_lut2_I1_O)        0.299     4.180 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.180    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.730 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.730    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.887 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.223     6.109    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X105Y117       LUT6 (Prop_lut6_I3_O)        0.329     6.438 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.438    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.778     8.512    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X105Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.193     8.705    
                         clock uncertainty           -0.121     8.584    
    SLICE_X105Y117       FDRE (Setup_fdre_C_D)        0.029     8.613    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.061ns (24.820%)  route 3.214ns (75.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 8.587 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.047     2.047    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     2.503 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           1.027     3.530    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X109Y130       LUT5 (Prop_lut5_I2_O)        0.154     3.684 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           1.018     4.701    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X110Y129       LUT3 (Prop_lut3_I0_O)        0.327     5.028 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.834     5.862    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X110Y130       LUT4 (Prop_lut4_I3_O)        0.124     5.986 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.336     6.322    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X110Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.853     8.587    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.132     8.719    
                         clock uncertainty           -0.121     8.598    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)       -0.067     8.531    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.060ns (24.981%)  route 3.183ns (75.019%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456     2.496 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           1.153     3.649    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_1_in
    SLICE_X110Y125       LUT5 (Prop_lut5_I1_O)        0.153     3.802 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=6, routed)           0.861     4.663    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X110Y124       LUT5 (Prop_lut5_I1_O)        0.327     4.990 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1/O
                         net (fo=7, routed)           0.695     5.685    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1_n_0
    SLICE_X111Y124       LUT4 (Prop_lut4_I0_O)        0.124     5.809 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.474     6.283    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X111Y121       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     8.585    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.132     8.717    
                         clock uncertainty           -0.121     8.596    
    SLICE_X111Y121       FDRE (Setup_fdre_C_D)       -0.067     8.529    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.202ns (28.067%)  route 3.081ns (71.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.044     2.044    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X106Y128       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y128       FDRE (Prop_fdre_C_Q)         0.419     2.463 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.026     3.489    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X108Y128       LUT5 (Prop_lut5_I3_O)        0.328     3.817 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.857     4.674    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X108Y127       LUT5 (Prop_lut5_I1_O)        0.331     5.005 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           1.007     6.012    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X108Y128       LUT4 (Prop_lut4_I0_O)        0.124     6.136 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.190     6.327    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X109Y128       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.848     8.582    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y128       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.173     8.755    
                         clock uncertainty           -0.121     8.634    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)       -0.047     8.587    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/pixel_counter_0/U0/hpx_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.660ns (39.333%)  route 2.560ns (60.667%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.453 - 6.734 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.976     1.976    ZYNQ_i/blockdesign_0/pixel_counter_0/U0/pxCLK_i
    SLICE_X104Y112       FDRE                                         r  ZYNQ_i/blockdesign_0/pixel_counter_0/U0/hpx_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y112       FDRE (Prop_fdre_C_Q)         0.518     2.494 r  ZYNQ_i/blockdesign_0/pixel_counter_0/U0/hpx_o_reg[0]/Q
                         net (fo=5, routed)           1.126     3.620    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_i[0]
    SLICE_X103Y109       LUT4 (Prop_lut4_I0_O)        0.124     3.744 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry_i_8/O
                         net (fo=1, routed)           0.000     3.744    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry_i_8_n_0
    SLICE_X103Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.276 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.276    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry_n_0
    SLICE_X103Y110       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.433 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.434     5.867    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o4_carry__0_n_2
    SLICE_X89Y112        LUT5 (Prop_lut5_I2_O)        0.329     6.196 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0/O
                         net (fo=1, routed)           0.000     6.196    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.719     8.453    ZYNQ_i/blockdesign_0/paint_ball/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.585    
                         clock uncertainty           -0.121     8.464    
    SLICE_X89Y112        FDRE (Setup_fdre_C_D)        0.029     8.493    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.767ns (42.203%)  route 2.420ns (57.797%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 8.507 - 6.734 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.056     2.056    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X106Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.456     2.512 f  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[0]/Q
                         net (fo=5, routed)           1.489     4.001    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_x_i[0]
    SLICE_X99Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.125 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry_i_4/O
                         net (fo=1, routed)           0.000     4.125    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry_i_4_n_0
    SLICE_X99Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.657 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.657    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.771 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.771    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry__0_n_0
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.999 f  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry__1/CO[2]
                         net (fo=1, routed)           0.930     5.930    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/_carry__1_n_1
    SLICE_X93Y118        LUT6 (Prop_lut6_I4_O)        0.313     6.243 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.243    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.773     8.507    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.639    
                         clock uncertainty           -0.121     8.518    
    SLICE_X93Y118        FDRE (Setup_fdre_C_D)        0.031     8.549    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.061ns (25.841%)  route 3.045ns (74.159%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.047     2.047    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     2.503 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           1.027     3.530    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X109Y130       LUT5 (Prop_lut5_I2_O)        0.154     3.684 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           1.018     4.701    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X110Y129       LUT3 (Prop_lut3_I0_O)        0.327     5.028 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           1.001     6.029    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I3_O)        0.124     6.153 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.153    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[2]_i_1__0_n_0
    SLICE_X111Y130       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     8.586    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.132     8.718    
                         clock uncertainty           -0.121     8.597    
    SLICE_X111Y130       FDRE (Setup_fdre_C_D)        0.029     8.626    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.716    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.707     0.707    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141     0.848 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.904    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.273     0.707    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.075     0.782    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.691     0.691    ZYNQ_i/blockdesign_0/paint_ball/U0/clk
    SLICE_X103Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141     0.832 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           0.099     0.931    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_i[3]
    SLICE_X102Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.965     0.965    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X102Y109       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[3]/C
                         clock pessimism             -0.261     0.704    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.085     0.789    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_x_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.684     0.684    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X105Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.825 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[7]/Q
                         net (fo=5, routed)           0.103     0.928    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_i[7]
    SLICE_X104Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.957     0.957    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X104Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[7]/C
                         clock pessimism             -0.260     0.697    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.085     0.782    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.102     0.955    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X108Y131       LUT6 (Prop_lut6_I2_O)        0.045     1.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X108Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.984     0.984    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y131       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.259     0.725    
    SLICE_X108Y131       FDRE (Hold_fdre_C_D)         0.121     0.846    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.164     0.805 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.860    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X112Y47        FDPE (Hold_fdpe_C_D)         0.060     0.701    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.718     0.718    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_y_o_reg[3]/Q
                         net (fo=5, routed)           0.114     0.973    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_i[3]
    SLICE_X109Y107       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.992     0.992    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X109Y107       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_o_reg[3]/C
                         clock pessimism             -0.258     0.734    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.072     0.806    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_y_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/video_enable_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/video_enable_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.706     0.706    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X106Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/video_enable_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.847 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/video_enable_o_reg/Q
                         net (fo=1, routed)           0.116     0.963    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/video_enable_i
    SLICE_X107Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/video_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.977     0.977    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X107Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/video_enable_o_reg/C
                         clock pessimism             -0.258     0.719    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.070     0.789    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/video_enable_o_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_paddle_r/U0/video_enable_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_centerline_0/U0/video_enable_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.680     0.680    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X100Y123       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/video_enable_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y123       FDRE (Prop_fdre_C_Q)         0.164     0.844 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/video_enable_o_reg/Q
                         net (fo=1, routed)           0.082     0.926    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/video_enable_i
    SLICE_X101Y123       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/video_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/clk
    SLICE_X101Y123       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_centerline_0/U0/video_enable_o_reg/C
                         clock pessimism             -0.258     0.693    
    SLICE_X101Y123       FDRE (Hold_fdre_C_D)         0.057     0.750    ZYNQ_i/blockdesign_0/paint_centerline_0/U0/video_enable_o_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.663%)  route 0.097ns (34.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.711     0.711    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141     0.852 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.097     0.949    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X113Y130       LUT2 (Prop_lut2_I0_O)        0.045     0.994 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.994    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X113Y130       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.986     0.986    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X113Y130       FDSE (Hold_fdse_C_D)         0.092     0.818    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X98Y120    ZYNQ_i/blockdesign_0/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X89Y112    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y111   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X104Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X104Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X103Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y120    ZYNQ_i/blockdesign_0/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y120    ZYNQ_i/blockdesign_0/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y112    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y112    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y111   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y111   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y120    ZYNQ_i/blockdesign_0/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y120    ZYNQ_i/blockdesign_0/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y112    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X89Y112    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y109   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y111   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y111   ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk
  To Clock:  ext_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ext_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZYNQ_clk_wiz_0
  To Clock:  clk_out1_ZYNQ_clk_wiz_0

Setup :           46  Failing Endpoints,  Worst Slack      -21.681ns,  Total Violation     -981.668ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.681ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.418ns  (logic 14.241ns (45.328%)  route 17.177ns (54.672%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.826    30.249    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X83Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.578 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[21]_i_1/O
                         net (fo=1, routed)           0.000    30.578    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[21]
    SLICE_X83Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[21]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.243     8.865    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)        0.032     8.897    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[21]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                         -30.578    
  -------------------------------------------------------------------
                         slack                                -21.681    

Slack (VIOLATED) :        -21.677ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.413ns  (logic 14.241ns (45.335%)  route 17.172ns (54.665%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.821    30.244    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X83Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.573 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_1/O
                         net (fo=1, routed)           0.000    30.573    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[14]
    SLICE_X83Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.243     8.865    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)        0.031     8.896    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -30.573    
  -------------------------------------------------------------------
                         slack                                -21.677    

Slack (VIOLATED) :        -21.675ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.446ns  (logic 14.241ns (45.288%)  route 17.205ns (54.712%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.854    30.277    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X87Y98         LUT5 (Prop_lut5_I1_O)        0.329    30.606 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[4]_i_1/O
                         net (fo=1, routed)           0.000    30.606    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[4]
    SLICE_X87Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X87Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[4]/C
                         clock pessimism              0.614     9.144    
                         clock uncertainty           -0.243     8.902    
    SLICE_X87Y98         FDRE (Setup_fdre_C_D)        0.029     8.931    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[4]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -30.606    
  -------------------------------------------------------------------
                         slack                                -21.675    

Slack (VIOLATED) :        -21.673ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.443ns  (logic 14.241ns (45.291%)  route 17.202ns (54.709%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.851    30.275    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X88Y98         LUT5 (Prop_lut5_I1_O)        0.329    30.604 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[5]_i_1/O
                         net (fo=1, routed)           0.000    30.604    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[5]
    SLICE_X88Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]/C
                         clock pessimism              0.614     9.144    
                         clock uncertainty           -0.243     8.902    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.029     8.931    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -30.604    
  -------------------------------------------------------------------
                         slack                                -21.673    

Slack (VIOLATED) :        -21.648ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.420ns  (logic 14.241ns (45.324%)  route 17.179ns (54.676%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.828    30.252    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X87Y96         LUT5 (Prop_lut5_I1_O)        0.329    30.581 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    30.581    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[3]
    SLICE_X87Y96         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.549     8.529    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X87Y96         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]/C
                         clock pessimism              0.614     9.143    
                         clock uncertainty           -0.243     8.901    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)        0.032     8.933    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -30.581    
  -------------------------------------------------------------------
                         slack                                -21.648    

Slack (VIOLATED) :        -21.619ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.389ns  (logic 14.241ns (45.369%)  route 17.148ns (54.631%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.797    30.221    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X88Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.550 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[11]_i_1/O
                         net (fo=1, routed)           0.000    30.550    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[11]
    SLICE_X88Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[11]/C
                         clock pessimism              0.614     9.144    
                         clock uncertainty           -0.243     8.902    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)        0.029     8.931    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[11]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -30.550    
  -------------------------------------------------------------------
                         slack                                -21.619    

Slack (VIOLATED) :        -21.614ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.386ns  (logic 14.241ns (45.373%)  route 17.145ns (54.627%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.794    30.218    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X88Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.547 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[9]_i_1/O
                         net (fo=1, routed)           0.000    30.547    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[9]
    SLICE_X88Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.550     8.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[9]/C
                         clock pessimism              0.614     9.144    
                         clock uncertainty           -0.243     8.902    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)        0.031     8.933    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -30.547    
  -------------------------------------------------------------------
                         slack                                -21.614    

Slack (VIOLATED) :        -21.581ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.314ns  (logic 14.241ns (45.479%)  route 17.073ns (54.521%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.722    30.145    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X80Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    30.474    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[16]
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.549     8.529    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[16]/C
                         clock pessimism              0.577     9.106    
                         clock uncertainty           -0.243     8.864    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.029     8.893    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                         -30.474    
  -------------------------------------------------------------------
                         slack                                -21.581    

Slack (VIOLATED) :        -21.576ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.311ns  (logic 14.241ns (45.483%)  route 17.070ns (54.517%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.719    30.142    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X80Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.471 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[17]_i_1/O
                         net (fo=1, routed)           0.000    30.471    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[17]
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.549     8.529    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[17]/C
                         clock pessimism              0.577     9.106    
                         clock uncertainty           -0.243     8.864    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.031     8.895    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[17]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                         -30.471    
  -------------------------------------------------------------------
                         slack                                -21.576    

Slack (VIOLATED) :        -21.576ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@10.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.310ns  (logic 14.241ns (45.483%)  route 17.069ns (54.517%))
  Logic Levels:           46  (CARRY4=28 LUT2=1 LUT3=7 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.717    -0.840    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]/Q
                         net (fo=28, routed)          1.091     0.708    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/echo_counter_reg[4]
    SLICE_X90Y84         LUT3 (Prop_lut3_I2_O)        0.146     0.854 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418/O
                         net (fo=4, routed)           0.961     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_418_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.328     2.143 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474/O
                         net (fo=1, routed)           0.000     2.143    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_474_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.676 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.009     2.685    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_460_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.802 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.802    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_437_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.919 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     2.919    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_404_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.036    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_351_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.275 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425/O[2]
                         net (fo=3, routed)           1.006     4.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_425_n_5
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.331     4.612 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372/O
                         net (fo=2, routed)           0.706     5.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_372_n_0
    SLICE_X91Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.907 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.009     5.916    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_265_n_0
    SLICE_X91Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.250 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           1.070     7.319    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_217_n_6
    SLICE_X95Y83         LUT3 (Prop_lut3_I2_O)        0.303     7.622 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.448     8.071    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_221_n_0
    SLICE_X95Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.591     8.786    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_152_n_0
    SLICE_X92Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     8.910    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_156_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.423    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_96_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.540 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.540    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_94_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.657 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.657    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_36_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000     9.774    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_144_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.089 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95/O[3]
                         net (fo=19, routed)          0.873    10.962    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_95_n_4
    SLICE_X89Y88         LUT2 (Prop_lut2_I1_O)        0.307    11.269 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171/O
                         net (fo=1, routed)           0.000    11.269    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_171_n_0
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.819 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.819    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_113_n_0
    SLICE_X89Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.153 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           0.816    12.970    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_48_n_6
    SLICE_X91Y90         LUT4 (Prop_lut4_I2_O)        0.303    13.273 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    13.273    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_111_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.823    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_45_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.094 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.659    14.753    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_22_n_3
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.373    15.126 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.097    16.223    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_132_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.347 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322/O
                         net (fo=2, routed)           0.954    17.301    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_322_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124    17.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326/O
                         net (fo=1, routed)           0.000    17.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[2]_i_326_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.938 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    17.938    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_222_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.055    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_157_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.172 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]_i_97_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.487 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42/O[3]
                         net (fo=2, routed)           0.962    19.449    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_42_n_4
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.332    19.781 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17/O
                         net (fo=2, routed)           0.645    20.426    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_17_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.332    20.758 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21/O
                         net (fo=1, routed)           0.000    20.758    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[6]_i_21_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.290 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[6]_i_11_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.603 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11/O[3]
                         net (fo=2, routed)           1.021    22.624    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_11_n_4
    SLICE_X83Y93         LUT3 (Prop_lut3_I0_O)        0.335    22.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3/O
                         net (fo=2, routed)           0.690    23.649    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_3_n_0
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.327    23.976 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7/O
                         net (fo=1, routed)           0.000    23.976    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_7_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.377 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.377    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.491 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.491    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.828 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4/O[0]
                         net (fo=11, routed)          0.871    25.698    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_4_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I0_O)        0.329    26.027 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58/O
                         net (fo=1, routed)           0.627    26.654    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    27.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25/O[2]
                         net (fo=3, routed)           0.759    28.172    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5
    SLICE_X82Y94         LUT6 (Prop_lut6_I0_O)        0.302    28.474 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18/O
                         net (fo=1, routed)           0.484    28.958    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    29.423 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.718    30.142    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2
    SLICE_X80Y99         LUT5 (Prop_lut5_I1_O)        0.329    30.471 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_3/O
                         net (fo=1, routed)           0.000    30.471    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/p_1_in[22]
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.549     8.529    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X80Y99         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]/C
                         clock pessimism              0.577     9.106    
                         clock uncertainty           -0.243     8.864    
    SLICE_X80Y99         FDRE (Setup_fdre_C_D)        0.031     8.895    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                         -30.471    
  -------------------------------------------------------------------
                         slack                                -21.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.561    -0.563    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.090 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.827    -0.803    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.561    -0.563    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.079 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.827    -0.803    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.637    -0.487    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.290    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[0]
    SLICE_X111Y90        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.909    -0.721    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[0]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.412    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.561    -0.563    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.054 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.054    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.827    -0.803    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.561    -0.563    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.054 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.054    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.827    -0.803    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.637    -0.487    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.267    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[1]
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.909    -0.721    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[1]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.053    -0.434    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.560    -0.564    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y44         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.159    -0.264    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[5]
    SLICE_X46Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.827    -0.803    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X46Y45         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
                         clock pessimism              0.255    -0.548    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.120    -0.428    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.637    -0.487    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.179    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg_n_0_[2]
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.909    -0.721    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[2]/C
                         clock pessimism              0.234    -0.487    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.063    -0.424    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.575    -0.549    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X81Y77         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.300    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg_n_0_[3]
    SLICE_X81Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.192    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[0]_i_2_n_4
    SLICE_X81Y77         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.841    -0.789    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X81Y77         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]/C
                         clock pessimism              0.240    -0.549    
    SLICE_X81Y77         FDRE (Hold_fdre_C_D)         0.105    -0.444    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.629    -0.495    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y79        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.217    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg_n_0_[2]
    SLICE_X112Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.107 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.107    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[0]_i_2_n_5
    SLICE_X112Y79        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.899    -0.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y79        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]/C
                         clock pessimism              0.236    -0.495    
    SLICE_X112Y79        FDRE (Hold_fdre_C_D)         0.134    -0.361    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/wait_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZYNQ_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    ZYNQ_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZYNQ_clk_wiz_0
  To Clock:  clkfbout_ZYNQ_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZYNQ_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    ZYNQ_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZYNQ_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -34.230ns,  Total Violation     -142.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.230ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        35.766ns  (logic 16.677ns (46.628%)  route 19.089ns (53.372%))
  Logic Levels:           42  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=4)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 2001.773 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973  1999.408    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456  1999.864 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827  2000.691    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124  2000.815 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991  2001.807    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124  2001.931 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889  2002.820    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149  2002.969 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667  2003.636    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781  2004.417 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448  2005.865    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124  2005.989 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445  2006.434    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124  2006.558 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000  2006.558    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2006.959 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2006.959    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2007.073 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2007.073    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2007.187 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000  2007.187    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2007.500 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082  2008.583    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339  2008.922 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816  2009.737    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355  2010.092 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000  2010.092    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2010.605 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2010.605    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2010.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856  2011.680    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324  2012.004 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708  2012.712    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331  2013.043 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000  2013.043    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2013.419 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2013.419    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2013.742 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675  2014.417    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306  2014.723 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000  2014.723    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2015.236 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925  2016.161    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124  2016.285 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996  2017.281    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124  2017.405 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577  2017.982    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124  2018.106 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734  2018.839    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656  2022.495 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089  2023.584    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  2024.240 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2024.240    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2024.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2024.354    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2024.667 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715  2025.382    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306  2025.688 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000  2025.688    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2026.221 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000  2026.221    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2026.460 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849  2027.309    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301  2027.610 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641  2028.251    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404  2028.655 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000  2028.655    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2028.978 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614  2029.592    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306  2029.898 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000  2029.898    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2030.448 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000  2030.448    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2030.562 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.799  2031.362    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y116        LUT5 (Prop_lut5_I1_O)        0.124  2031.486 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[4]_INST_0/O
                         net (fo=23, routed)          0.627  2032.113    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/rect_pos_y[4]
    SLICE_X90Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  2032.633 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  2032.633    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5_n_0
    SLICE_X90Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2032.872 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.628  2033.500    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_5
    SLICE_X91Y118        LUT2 (Prop_lut2_I1_O)        0.301  2033.801 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2033.801    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_2_n_0
    SLICE_X91Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2034.371 f  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.491  2034.861    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1
    SLICE_X93Y118        LUT6 (Prop_lut6_I2_O)        0.313  2035.174 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2035.174    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.773  2001.773    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.773    
                         clock uncertainty           -0.861  2000.912    
    SLICE_X93Y118        FDRE (Setup_fdre_C_D)        0.031  2000.943    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.943    
                         arrival time                       -2035.174    
  -------------------------------------------------------------------
                         slack                                -34.230    

Slack (VIOLATED) :        -32.912ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        34.641ns  (logic 16.608ns (47.943%)  route 18.033ns (52.057%))
  Logic Levels:           42  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 2001.719 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 1999.160 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.725  1999.160    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.518  1999.678 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]/Q
                         net (fo=16, routed)          1.031  2000.709    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]
    SLICE_X87Y97         LUT5 (Prop_lut5_I1_O)        0.124  2000.833 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.189  2001.022    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_5_n_0
    SLICE_X87Y97         LUT5 (Prop_lut5_I3_O)        0.124  2001.146 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_3/O
                         net (fo=23, routed)          0.619  2001.765    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_3_n_0
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.124  2001.889 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1/O
                         net (fo=25, routed)          1.036  2002.925    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_n_0
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.124  2003.049 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3/O
                         net (fo=1, routed)           0.636  2003.684    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_i_3_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  2004.191 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2004.191    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2004.525 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.940  2005.466    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_6
    SLICE_X84Y101        LUT5 (Prop_lut5_I0_O)        0.303  2005.769 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_4/O
                         net (fo=1, routed)           0.537  2006.306    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_4_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  2006.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2006.832    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2006.946 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000  2006.946    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2007.280 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6/O[1]
                         net (fo=15, routed)          1.019  2008.299    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_6
    SLICE_X87Y101        LUT3 (Prop_lut3_I1_O)        0.303  2008.602 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_2/O
                         net (fo=1, routed)           0.637  2009.239    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_2_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404  2009.643 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.001  2009.643    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2009.966 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__3/O[1]
                         net (fo=3, routed)           0.782  2010.749    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__3_n_6
    SLICE_X92Y99         LUT3 (Prop_lut3_I1_O)        0.306  2011.055 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4/O
                         net (fo=1, routed)           0.478  2011.533    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  2012.083 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2012.083    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2012.200 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2012.200    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2012.523 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__5/O[1]
                         net (fo=16, routed)          0.700  2013.224    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6
    SLICE_X89Y101        LUT2 (Prop_lut2_I1_O)        0.306  2013.530 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1/O
                         net (fo=1, routed)           0.000  2013.530    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2013.931 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.072  2015.003    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0
    SLICE_X92Y100        LUT6 (Prop_lut6_I3_O)        0.124  2015.127 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6/O
                         net (fo=3, routed)           0.686  2015.813    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I5_O)        0.124  2015.937 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_2/O
                         net (fo=2, routed)           0.451  2016.388    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_2_n_0_alias
    SLICE_X95Y99         LUT6 (Prop_lut6_I5_O)        0.124  2016.512 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0_comp/O
                         net (fo=1, routed)           0.694  2017.206    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.656  2020.862 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800  2021.662    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124  2021.786 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2021.786    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2022.336 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2022.336    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2022.450 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2022.450    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2022.763 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801  2023.564    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306  2023.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000  2023.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2024.402 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000  2024.402    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2024.715 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837  2025.552    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334  2025.886 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478  2026.364    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598  2026.962 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2026.962    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2027.285 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788  2028.073    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306  2028.380 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2028.380    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2028.930 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.854  2029.783    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X88Y107        LUT5 (Prop_lut5_I1_O)        0.124  2029.907 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.716  2030.623    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/rect_pos_y[5]
    SLICE_X92Y109        LUT1 (Prop_lut1_I0_O)        0.124  2030.747 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_6/O
                         net (fo=1, routed)           0.000  2030.747    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_6_n_0
    SLICE_X92Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  2031.127 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  2031.127    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2031.366 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.579  2031.945    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_i_5_n_5
    SLICE_X90Y111        LUT2 (Prop_lut2_I1_O)        0.301  2032.246 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2032.246    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_i_2_n_0
    SLICE_X90Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574  2032.820 f  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.672  2033.492    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_n_1
    SLICE_X89Y112        LUT6 (Prop_lut6_I2_O)        0.310  2033.802 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2033.802    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.719  2001.719    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.719    
                         clock uncertainty           -0.861  2000.858    
    SLICE_X89Y112        FDRE (Setup_fdre_C_D)        0.031  2000.889    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.890    
                         arrival time                       -2033.802    
  -------------------------------------------------------------------
                         slack                                -32.912    

Slack (VIOLATED) :        -5.976ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.593ns  (logic 0.704ns (9.272%)  route 6.889ns (90.728%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 2001.857 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973  1999.408    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.456  1999.864 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           3.533  2003.397    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X103Y114       LUT4 (Prop_lut4_I3_O)        0.124  2003.521 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_a_INST_0/O
                         net (fo=1, routed)           3.356  2006.877    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/enable
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124  2007.001 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.001    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.857  2001.857    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.857    
                         clock uncertainty           -0.861  2000.996    
    SLICE_X109Y111       FDRE (Setup_fdre_C_D)        0.029  2001.025    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.025    
                         arrival time                       -2007.001    
  -------------------------------------------------------------------
                         slack                                 -5.976    

Slack (VIOLATED) :        -5.751ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.370ns  (logic 0.704ns (9.552%)  route 6.666ns (90.448%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 2001.857 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973  1999.408    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.456  1999.864 f  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           3.535  2003.399    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X103Y114       LUT4 (Prop_lut4_I1_O)        0.124  2003.523 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_INST_0/O
                         net (fo=1, routed)           3.132  2006.655    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/enable
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.124  2006.779 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.779    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.857  2001.857    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.857    
                         clock uncertainty           -0.861  2000.996    
    SLICE_X109Y111       FDRE (Setup_fdre_C_D)        0.031  2001.027    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.027    
                         arrival time                       -2006.778    
  -------------------------------------------------------------------
                         slack                                 -5.751    

Slack (VIOLATED) :        -5.636ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.221ns  (logic 0.704ns (9.750%)  route 6.517ns (90.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 2001.772 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1999.404 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.969  1999.404    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.456  1999.860 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           3.727  2003.587    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X102Y122       LUT4 (Prop_lut4_I2_O)        0.124  2003.711 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_INST_0/O
                         net (fo=1, routed)           2.790  2006.501    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/enable
    SLICE_X102Y122       LUT6 (Prop_lut6_I5_O)        0.124  2006.625 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.625    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y122       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.772  2001.772    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X102Y122       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.772    
                         clock uncertainty           -0.861  2000.911    
    SLICE_X102Y122       FDRE (Setup_fdre_C_D)        0.077  2000.988    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.988    
                         arrival time                       -2006.625    
  -------------------------------------------------------------------
                         slack                                 -5.636    

Slack (VIOLATED) :        -5.621ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.284ns  (logic 0.704ns (9.666%)  route 6.580ns (90.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 2001.854 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973  1999.408    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.456  1999.864 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           3.436  2003.301    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X103Y115       LUT4 (Prop_lut4_I2_O)        0.124  2003.425 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_INST_0/O
                         net (fo=1, routed)           3.143  2006.568    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/enable
    SLICE_X108Y115       LUT6 (Prop_lut6_I5_O)        0.124  2006.692 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.692    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X108Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.854  2001.854    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X108Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.854    
                         clock uncertainty           -0.861  2000.993    
    SLICE_X108Y115       FDRE (Setup_fdre_C_D)        0.077  2001.070    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.070    
                         arrival time                       -2006.692    
  -------------------------------------------------------------------
                         slack                                 -5.621    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.121ns  (logic 0.704ns (9.886%)  route 6.417ns (90.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 2001.775 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1999.404 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.969  1999.404    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.456  1999.860 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           3.606  2003.466    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[3]
    SLICE_X102Y119       LUT4 (Prop_lut4_I1_O)        0.124  2003.590 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_a_INST_0/O
                         net (fo=1, routed)           2.811  2006.401    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/enable
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.124  2006.526 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.526    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.775  2001.775    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.775    
                         clock uncertainty           -0.861  2000.914    
    SLICE_X103Y119       FDRE (Setup_fdre_C_D)        0.029  2000.943    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.943    
                         arrival time                       -2006.525    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.092ns  (logic 0.766ns (10.801%)  route 6.326ns (89.199%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 2001.856 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 1999.406 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.971  1999.406    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X104Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.518  1999.924 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           3.150  2003.074    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[3]
    SLICE_X103Y114       LUT4 (Prop_lut4_I1_O)        0.124  2003.198 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_c_INST_0/O
                         net (fo=1, routed)           3.176  2006.374    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/enable
    SLICE_X109Y112       LUT6 (Prop_lut6_I5_O)        0.124  2006.498 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.498    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.856  2001.856    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X109Y112       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.856    
                         clock uncertainty           -0.861  2000.995    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.029  2001.024    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.025    
                         arrival time                       -2006.498    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.462ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.995ns  (logic 0.704ns (10.064%)  route 6.291ns (89.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 2001.769 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1999.404 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.969  1999.404    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.456  1999.860 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           3.551  2003.412    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[1]
    SLICE_X103Y123       LUT4 (Prop_lut4_I3_O)        0.124  2003.536 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_INST_0/O
                         net (fo=1, routed)           2.740  2006.275    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/enable
    SLICE_X103Y124       LUT6 (Prop_lut6_I5_O)        0.124  2006.399 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.399    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.769  2001.769    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X103Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.769    
                         clock uncertainty           -0.861  2000.908    
    SLICE_X103Y124       FDRE (Setup_fdre_C_D)        0.029  2000.937    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.938    
                         arrival time                       -2006.399    
  -------------------------------------------------------------------
                         slack                                 -5.462    

Slack (VIOLATED) :        -5.460ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.077ns  (logic 0.704ns (9.948%)  route 6.373ns (90.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 2001.854 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 1999.408 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    Y9                                                0.000  1999.992 r  ext_clk (IN)
                         net (fo=0)                   0.000  1999.992    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  2001.537 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2002.822    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1995.479 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1997.334    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1997.435 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973  1999.408    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.456  1999.864 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           3.321  2003.185    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X103Y115       LUT4 (Prop_lut4_I2_O)        0.124  2003.309 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_f_INST_0/O
                         net (fo=1, routed)           3.051  2006.361    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/enable
    SLICE_X106Y115       LUT6 (Prop_lut6_I5_O)        0.124  2006.485 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.485    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609  2001.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1998.184 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1999.909    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.854  2001.854    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.854    
                         clock uncertainty           -0.861  2000.993    
    SLICE_X106Y115       FDRE (Setup_fdre_C_D)        0.031  2001.024    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2001.025    
                         arrival time                       -2006.485    
  -------------------------------------------------------------------
                         slack                                 -5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.231ns (8.866%)  route 2.375ns (91.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           1.206     0.908    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[0]
    SLICE_X103Y119       LUT4 (Prop_lut4_I2_O)        0.045     0.953 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_c_INST_0/O
                         net (fo=1, routed)           1.169     2.122    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/enable
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.045     2.167 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.167    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.861     1.817    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.092     1.909    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.231ns (8.718%)  route 2.419ns (91.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.688    -0.436    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.172     0.877    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[1]
    SLICE_X103Y115       LUT4 (Prop_lut4_I0_O)        0.045     0.922 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_INST_0/O
                         net (fo=1, routed)           1.247     2.169    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/enable
    SLICE_X106Y115       LUT6 (Prop_lut6_I5_O)        0.045     2.214 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.214    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.987     0.987    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X106Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.987    
                         clock uncertainty            0.861     1.848    
    SLICE_X106Y115       FDRE (Hold_fdre_C_D)         0.091     1.939    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.231ns (8.774%)  route 2.402ns (91.226%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.222     0.925    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[1]
    SLICE_X102Y119       LUT4 (Prop_lut4_I2_O)        0.045     0.970 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_INST_0/O
                         net (fo=1, routed)           1.180     2.149    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/enable
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.045     2.194 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.194    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.861     1.817    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.092     1.909    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.231ns (8.750%)  route 2.409ns (91.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           1.266     0.969    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[3]
    SLICE_X103Y123       LUT4 (Prop_lut4_I1_O)        0.045     1.014 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_INST_0/O
                         net (fo=1, routed)           1.143     2.156    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/enable
    SLICE_X103Y124       LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.201    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.950     0.950    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X103Y124       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.861     1.811    
    SLICE_X103Y124       FDRE (Hold_fdre_C_D)         0.091     1.902    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.231ns (8.613%)  route 2.451ns (91.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.288     0.990    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[1]
    SLICE_X102Y122       LUT4 (Prop_lut4_I1_O)        0.045     1.035 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_INST_0/O
                         net (fo=1, routed)           1.164     2.198    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/enable
    SLICE_X102Y122       LUT6 (Prop_lut6_I5_O)        0.045     2.243 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.243    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y122       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.953     0.953    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X102Y122       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.861     1.814    
    SLICE_X102Y122       FDRE (Hold_fdre_C_D)         0.120     1.934    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.231ns (8.581%)  route 2.461ns (91.419%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 f  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           1.268     0.971    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[3]
    SLICE_X102Y123       LUT4 (Prop_lut4_I0_O)        0.045     1.016 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_f_INST_0/O
                         net (fo=1, routed)           1.193     2.208    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/enable
    SLICE_X102Y123       LUT6 (Prop_lut6_I5_O)        0.045     2.253 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.253    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y123       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X102Y123       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.951    
                         clock uncertainty            0.861     1.812    
    SLICE_X102Y123       FDRE (Hold_fdre_C_D)         0.120     1.932    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.231ns (8.649%)  route 2.440ns (91.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.685    -0.439    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.244     0.946    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[2]
    SLICE_X102Y119       LUT4 (Prop_lut4_I3_O)        0.045     0.991 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_a_INST_0/O
                         net (fo=1, routed)           1.196     2.187    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/enable
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.045     2.232 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.232    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X103Y119       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.861     1.817    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.091     1.908    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.231ns (8.386%)  route 2.524ns (91.614%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.688    -0.436    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           1.243     0.948    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[0]
    SLICE_X103Y114       LUT4 (Prop_lut4_I3_O)        0.045     0.993 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_INST_0/O
                         net (fo=1, routed)           1.281     2.274    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/enable
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.319 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.319    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.991     0.991    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.861     1.852    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.092     1.944    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.231ns (8.276%)  route 2.560ns (91.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.688    -0.436    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           1.167     0.872    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[0]
    SLICE_X103Y114       LUT4 (Prop_lut4_I2_O)        0.045     0.917 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_a_INST_0/O
                         net (fo=1, routed)           1.393     2.311    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/enable
    SLICE_X109Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.356    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.991     0.991    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X109Y111       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.861     1.852    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.091     1.943    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.231ns (8.281%)  route 2.559ns (91.719%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.688    -0.436    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/Q
                         net (fo=7, routed)           1.282     0.987    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[2]
    SLICE_X103Y114       LUT4 (Prop_lut4_I0_O)        0.045     1.032 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_c_INST_0/O
                         net (fo=1, routed)           1.277     2.309    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/enable
    SLICE_X109Y112       LUT6 (Prop_lut6_I5_O)        0.045     2.354 r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.354    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.989     0.989    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X109Y112       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.861     1.850    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.091     1.941    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 0.419ns (5.779%)  route 6.832ns (94.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.832     9.291    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     9.152    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.419ns (6.017%)  route 6.545ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.545     9.004    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.419ns (6.148%)  route 6.397ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     8.856    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.419ns (6.187%)  route 6.353ns (93.813%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.353     8.812    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.419ns (6.272%)  route 6.261ns (93.728%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.261     8.720    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.419ns (6.284%)  route 6.248ns (93.716%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.248     8.707    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.419ns (6.427%)  route 6.100ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.040     2.040    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419     2.459 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.100     8.559    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.456ns (7.053%)  route 6.009ns (92.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     2.499 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.009     8.508    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.148    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.518ns (8.192%)  route 5.805ns (91.808%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.047     2.047    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.518     2.565 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.805     8.370    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.149    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  2.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.418ns (9.447%)  route 4.007ns (90.553%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418     2.270 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.007     6.277    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.222    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.367ns (8.251%)  route 4.081ns (91.749%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.852     1.852    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.367     2.219 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.081     6.300    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.222    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           6.300    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.418ns (9.375%)  route 4.041ns (90.625%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.848     1.848    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418     2.266 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.041     6.307    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.218    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.307    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.337ns (7.716%)  route 4.031ns (92.284%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.337     2.188 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.031     6.219    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     6.079    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.079    
                         arrival time                           6.219    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.098%)  route 2.171ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.708     0.708    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     0.849 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.171     3.021    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.521    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.521    
                         clock uncertainty            0.316     2.837    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.856    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.141ns (6.063%)  route 2.185ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.185     3.038    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.858    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.128ns (5.631%)  route 2.145ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.128     0.840 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.145     2.985    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.805    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.148ns (6.509%)  route 2.126ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148     0.860 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.126     2.986    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.805    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.141ns (6.037%)  route 2.195ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.708     0.708    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141     0.849 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.195     3.044    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.521    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.521    
                         clock uncertainty            0.316     2.837    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.856    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.148ns (6.487%)  route 2.133ns (93.513%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.148     0.860 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.133     2.994    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     2.804    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576     7.895    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.938    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     8.343    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.158     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530     7.941    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDCE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     0.509    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.971    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y47        FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.654    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148     0.506    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 0.124ns (2.942%)  route 4.090ns (97.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.563     3.563    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.214    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y125       FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 0.124ns (2.942%)  route 4.090ns (97.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.563     3.563    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.124     3.687 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.214    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y125       FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     1.700    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X113Y48        FDRE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.045ns (2.645%)  route 1.656ns (97.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.484     1.484    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.701    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y125       FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.045ns (2.645%)  route 1.656ns (97.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.484     1.484    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.701    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y125       FDPE                                         f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.418ns  (logic 12.766ns (41.970%)  route 17.651ns (58.030%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    28.931 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    29.896    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    30.228 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.418    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.418ns  (logic 12.766ns (41.970%)  route 17.651ns (58.030%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    28.931 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    29.896    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    30.228 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.418    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.418ns  (logic 12.766ns (41.970%)  route 17.651ns (58.030%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    28.931 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    29.896    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    30.228 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.418    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.418ns  (logic 12.766ns (41.970%)  route 17.651ns (58.030%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    28.931 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    29.896    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    30.228 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.418    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.130ns  (logic 12.766ns (42.371%)  route 17.363ns (57.629%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 r  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    28.931 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.866    29.798    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I3_O)        0.332    30.130 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    30.130    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X95Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.877ns  (logic 12.530ns (41.939%)  route 17.347ns (58.061%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    28.514    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    28.846 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.907    29.753    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X96Y119        LUT6 (Prop_lut6_I3_O)        0.124    29.877 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    29.877    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[4]_i_1_n_0
    SLICE_X96Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.793ns  (logic 12.530ns (42.058%)  route 17.262ns (57.942%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    28.514    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    28.846 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.823    29.669    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X95Y119        LUT6 (Prop_lut6_I3_O)        0.124    29.793 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    29.793    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X95Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.650ns  (logic 12.530ns (42.261%)  route 17.119ns (57.739%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    28.514    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    28.846 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.680    29.526    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X97Y119        LUT6 (Prop_lut6_I3_O)        0.124    29.650 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    29.650    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1_n_0
    SLICE_X97Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.611ns  (logic 12.530ns (42.316%)  route 17.081ns (57.684%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    28.514    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    28.846 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.641    29.487    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X97Y119        LUT6 (Prop_lut6_I3_O)        0.124    29.611 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    29.611    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X97Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.477ns  (logic 12.406ns (42.088%)  route 17.071ns (57.912%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=4 LUT3=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.953    20.350    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.474 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.326    21.800    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X83Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.307 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    22.307    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_5__21_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.837    23.477    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__0_i_5_n_6
    SLICE_X82Y110        LUT2 (Prop_lut2_I1_O)        0.303    23.780 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.780    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry__1_i_3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.318 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.100    25.418    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.310    25.728 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.205    26.933    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.149    27.082 r  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    28.571    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.332    28.903 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.574    29.477    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos[0]_i_1_n_0
    SLICE_X88Y116        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X101Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.140     0.281    ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s
    SLICE_X100Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/point_l_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/point_l_s_reg/C
    SLICE_X101Y117       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/point_l_s_reg/Q
                         net (fo=4, routed)           0.082     0.210    ZYNQ_i/blockdesign_0/score_counter_0/U0/point_l_s
    SLICE_X101Y117       LUT5 (Prop_lut5_I1_O)        0.099     0.309 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_i_1/O
                         net (fo=1, routed)           0.000     0.309    ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_i_1_n_0
    SLICE_X101Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/score_counter_0/U0/game_reset_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDCE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[2]/C
    SLICE_X95Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[2]/Q
                         net (fo=8, routed)           0.133     0.274    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[2]
    SLICE_X95Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[2]_i_1_n_0
    SLICE_X95Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDCE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[1]/C
    SLICE_X95Y119        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.099     0.227    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[1]
    SLICE_X95Y119        LUT6 (Prop_lut6_I0_O)        0.099     0.326 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X95Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/C
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/Q
                         net (fo=3, routed)           0.155     0.296    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]
    SLICE_X97Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.341    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1_n_0
    SLICE_X97Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_reg/C
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_reg/Q
                         net (fo=2, routed)           0.167     0.308    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r
    SLICE_X89Y116        LUT4 (Prop_lut4_I3_O)        0.042     0.350 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_i_1/O
                         net (fo=1, routed)           0.000     0.350    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_i_1_n_0
    SLICE_X89Y116        FDRE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_topbottom_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDPE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/C
    SLICE_X101Y116       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/Q
                         net (fo=3, routed)           0.170     0.311    ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir
    SLICE_X101Y116       LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.356    ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X101Y116       FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDPE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/C
    SLICE_X95Y117        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/Q
                         net (fo=3, routed)           0.170     0.311    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir
    SLICE_X95Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.356    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X95Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left[1]
    SLICE_X103Y117       LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ZYNQ_i/blockdesign_0/score_counter_0/U0/plusOp__0[2]
    SLICE_X103Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left[1]
    SLICE_X103Y117       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    ZYNQ_i/blockdesign_0/score_counter_0/U0/plusOp__0[1]
    SLICE_X103Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     5.170    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.377 f  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.266    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.367 f  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     5.195    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.283 f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.297    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.655    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.387 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.387    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.386 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.386    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.335 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.335    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.334 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.334    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.296 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.296    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803     1.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.295 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.295    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.908 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.908    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.909 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.909    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.909 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.909    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.910 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.910    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.944 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.944    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.945 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.945    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.996 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.996    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.997 r  ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.997    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ZYNQ_clk_wiz_0
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.339ns  (logic 17.584ns (40.573%)  route 25.755ns (59.427%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=3 LUT4=6 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    41.269 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    42.234    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    42.566 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    42.755    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.339ns  (logic 17.584ns (40.573%)  route 25.755ns (59.427%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=3 LUT4=6 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    41.269 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    42.234    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    42.566 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    42.755    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.339ns  (logic 17.584ns (40.573%)  route 25.755ns (59.427%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=3 LUT4=6 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    41.269 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    42.234    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    42.566 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    42.755    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.339ns  (logic 17.584ns (40.573%)  route 25.755ns (59.427%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=3 LUT4=6 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    41.269 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.965    42.234    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I5_O)        0.332    42.566 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    42.755    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.051ns  (logic 17.584ns (40.845%)  route 25.467ns (59.155%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=3 LUT4=6 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 r  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT4 (Prop_lut4_I2_O)        0.360    41.269 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           0.866    42.135    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I3_O)        0.332    42.467 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    42.467    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X95Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.798ns  (logic 17.348ns (40.534%)  route 25.450ns (59.466%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=5 LUT3=3 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    40.851    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    41.183 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.907    42.091    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X96Y119        LUT6 (Prop_lut6_I3_O)        0.124    42.215 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    42.215    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[4]_i_1_n_0
    SLICE_X96Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.714ns  (logic 17.348ns (40.615%)  route 25.366ns (59.385%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=5 LUT3=3 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    40.851    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    41.183 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.823    42.006    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X95Y119        LUT6 (Prop_lut6_I3_O)        0.124    42.130 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    42.130    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X95Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.571ns  (logic 17.348ns (40.751%)  route 25.223ns (59.249%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=5 LUT3=3 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    40.851    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    41.183 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.680    41.863    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X97Y119        LUT6 (Prop_lut6_I3_O)        0.124    41.987 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    41.987    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_1_n_0
    SLICE_X97Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.532ns  (logic 17.348ns (40.788%)  route 25.184ns (59.212%))
  Logic Levels:           46  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=5 LUT3=3 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 f  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.432    40.851    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y119        LUT2 (Prop_lut2_I1_O)        0.332    41.183 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.641    41.825    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[9]_i_3_n_0
    SLICE_X97Y119        LUT6 (Prop_lut6_I3_O)        0.124    41.949 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    41.949    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X97Y119        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.398ns  (logic 17.224ns (40.624%)  route 25.174ns (59.376%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=2 LUT2=4 LUT3=4 LUT4=5 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.973    -0.584    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X101Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.128 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg[5]/Q
                         net (fo=4, routed)           0.827     0.700    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]
    SLICE_X101Y114       LUT5 (Prop_lut5_I0_O)        0.124     0.824 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12/O
                         net (fo=10, routed)          0.991     1.815    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0
    SLICE_X99Y111        LUT6 (Prop_lut6_I4_O)        0.124     1.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1/O
                         net (fo=9, routed)           0.889     2.828    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0
    SLICE_X100Y106       LUT2 (Prop_lut2_I0_O)        0.149     2.977 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.667     3.644    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     4.425 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.448     5.873    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124     5.997 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1/O
                         net (fo=2, routed)           0.445     6.442    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_1_n_0
    SLICE_X99Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.566 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5/O
                         net (fo=1, routed)           0.000     6.566    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_5_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.967 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.967    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.081    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.195    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0
    SLICE_X99Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6/O[3]
                         net (fo=10, routed)          1.082     8.591    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_4
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.339     8.930 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4/O
                         net (fo=2, routed)           0.816     9.745    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0
    SLICE_X98Y109        LUT4 (Prop_lut4_I3_O)        0.355    10.100 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8/O
                         net (fo=1, routed)           0.000    10.100    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_8_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.613 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.613    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0
    SLICE_X98Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.832 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.856    11.688    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_7
    SLICE_X96Y109        LUT3 (Prop_lut3_I1_O)        0.324    12.012 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.708    12.720    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_1_n_0
    SLICE_X96Y109        LUT4 (Prop_lut4_I3_O)        0.331    13.051 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.051    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_i_5_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.427 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.427    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__3_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.750 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.675    14.425    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_6
    SLICE_X94Y110        LUT2 (Prop_lut2_I0_O)        0.306    14.731 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.731    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_4_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.244 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          0.925    16.169    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0
    SLICE_X94Y112        LUT4 (Prop_lut4_I2_O)        0.124    16.293 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11/O
                         net (fo=3, routed)           0.996    17.289    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_11_n_0
    SLICE_X92Y112        LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.577    17.990    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[6]_INST_0_i_1_n_0_alias
    SLICE_X94Y111        LUT5 (Prop_lut5_I4_O)        0.124    18.114 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.734    18.848    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    22.504 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    23.593    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    24.249 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.249    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.363 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.363    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.676 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    25.390    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    25.696 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    25.696    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.229 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    26.229    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.468 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    27.317    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    27.618 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    28.259    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.663 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.663    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.986 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    29.600    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    29.906 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    29.906    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.456 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.456    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.855    31.425    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X91Y114        LUT5 (Prop_lut5_I1_O)        0.124    31.549 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.743    34.292    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_r_pos_y[5]
    SLICE_X80Y109        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    34.416    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_6_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.814 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.814    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry_i_5_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.148 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    35.963    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__0_i_5_n_6
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.303    36.266 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.000    36.266    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.802 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.977    37.778    ZYNQ_i/blockdesign_0/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X91Y113        LUT4 (Prop_lut4_I1_O)        0.313    38.091 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           1.178    39.269    ZYNQ_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X101Y117       LUT2 (Prop_lut2_I1_O)        0.150    39.419 r  ZYNQ_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.489    40.909    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_edge
    SLICE_X89Y116        LUT3 (Prop_lut3_I0_O)        0.332    41.241 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.574    41.815    ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos[0]_i_1_n_0
    SLICE_X88Y116        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.488ns (78.250%)  route 0.413ns (21.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.637    -0.487    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/trigger_reg/Q
                         net (fo=1, routed)           0.413     0.090    trigger_r_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.324     1.414 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.414    trigger_r
    U13                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.425ns (63.241%)  route 0.828ns (36.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.581    -0.543    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X89Y86         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/trigger_reg/Q
                         net (fo=1, routed)           0.828     0.426    trigger_l_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     1.710 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     1.710    trigger_l
    T14                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.786ns  (logic 1.231ns (32.516%)  route 2.555ns (67.484%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.230     3.203    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X95Y115        LUT4 (Prop_lut4_I0_O)        0.045     3.248 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.248    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle_r_i_1_n_0
    SLICE_X95Y115        FDRE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/score_counter_0/U0/point_r_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.878ns  (logic 1.186ns (30.579%)  route 2.692ns (69.421%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.504     2.942    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT4 (Prop_lut4_I2_O)        0.114     3.056 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.284     3.340    ZYNQ_i/blockdesign_0/score_counter_0/U0/point_r
    SLICE_X101Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/score_counter_0/U0/point_r_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.051ns  (logic 1.231ns (30.389%)  route 2.820ns (69.611%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.495     3.468    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X101Y116       LUT6 (Prop_lut6_I1_O)        0.045     3.513 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     3.513    ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X101Y116       FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.145ns  (logic 1.231ns (29.696%)  route 2.914ns (70.304%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.534     3.507    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X94Y117        LUT6 (Prop_lut6_I4_O)        0.045     3.552 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.607    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.145ns  (logic 1.231ns (29.696%)  route 2.914ns (70.304%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.534     3.507    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X94Y117        LUT6 (Prop_lut6_I4_O)        0.045     3.552 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.607    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.145ns  (logic 1.231ns (29.696%)  route 2.914ns (70.304%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.534     3.507    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X94Y117        LUT6 (Prop_lut6_I4_O)        0.045     3.552 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.607    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDCE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.145ns  (logic 1.231ns (29.696%)  route 2.914ns (70.304%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.565     1.947    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.992 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.221     2.213    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[0]
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.048     2.261 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.261    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_i_4_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.393 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.438 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.420     2.859    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l2_carry__0_n_2
    SLICE_X91Y113        LUT6 (Prop_lut6_I4_O)        0.114     2.973 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.534     3.507    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle
    SLICE_X94Y117        LUT6 (Prop_lut6_I4_O)        0.045     3.552 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.607    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.245ns  (logic 1.231ns (28.998%)  route 3.014ns (71.002%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.586    -0.538    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/clk
    SLICE_X83Y98         FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[13]/Q
                         net (fo=1, routed)           0.246    -0.151    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[13]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.106 f  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.583     0.477    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X93Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.289     0.811    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[7]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.382 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.494     1.877    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X92Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.922 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=23, routed)          0.598     2.520    ZYNQ_i/blockdesign_0/collision_detection_0/U0/paddle_l_pos_y[4]
    SLICE_X82Y118        LUT4 (Prop_lut4_I0_O)        0.049     2.569 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_2__18/O
                         net (fo=1, routed)           0.000     2.569    ZYNQ_i/blockdesign_0/collision_detection_0/U0/i__carry_i_2__18_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.653 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.653    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.698 f  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.264     2.962    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_l_index321_in
    SLICE_X87Y117        LUT4 (Prop_lut4_I3_O)        0.116     3.078 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.082     3.160    ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.045     3.205 r  ZYNQ_i/blockdesign_0/collision_detection_0/U0/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.457     3.662    ZYNQ_i/blockdesign_0/position_ball_0/U0/collision_ball_paddle_index[1]
    SLICE_X94Y117        LUT5 (Prop_lut5_I3_O)        0.045     3.707 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000     3.707    ZYNQ_i/blockdesign_0/position_ball_0/U0/angle[1]_i_1_n_0
    SLICE_X94Y117        FDPE                                         r  ZYNQ_i/blockdesign_0/position_ball_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ZYNQ_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    Y9                                                0.000    41.667 f  ext_clk (IN)
                         net (fo=0)                   0.000    41.667    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501    42.168 f  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.648    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    39.444 f  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    40.008    ZYNQ_i/clk_wiz/inst/clkfbout_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    40.037 f  ZYNQ_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    40.881    ZYNQ_i/clk_wiz/inst/clkfbout_buf_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clkfbout_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.452    ZYNQ_i/clk_wiz/inst/clkfbout_buf_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.803    21.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.010 f  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.899    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    20.000 f  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.803    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.269ns  (logic 11.861ns (48.873%)  route 12.408ns (51.127%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          4.754     6.296    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/controller_switch_IBUF_alias
    SLICE_X93Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.420 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_comp/O
                         net (fo=1, routed)           0.451     6.872    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_2[4]
    SLICE_X93Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.996 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.678     7.674    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_l[4]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[4]_P[9])
                                                      3.656    11.330 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           0.800    12.130    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X93Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.254 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.254    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.804 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.804    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.918    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X93Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.801    14.032    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X91Y105        LUT2 (Prop_lut2_I0_O)        0.306    14.338 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    14.338    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_121_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.870 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.870    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.183 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/O[3]
                         net (fo=3, routed)           0.837    16.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_4
    SLICE_X93Y105        LUT3 (Prop_lut3_I1_O)        0.334    16.354 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32/O
                         net (fo=1, routed)           0.478    16.832    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    17.430 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.430    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.753 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.788    18.541    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X89Y107        LUT4 (Prop_lut4_I2_O)        0.306    18.847 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    18.847    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.397 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.854    20.251    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X88Y107        LUT5 (Prop_lut5_I1_O)        0.124    20.375 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.716    21.091    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/rect_pos_y[5]
    SLICE_X92Y109        LUT1 (Prop_lut1_I0_O)        0.124    21.215 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_6/O
                         net (fo=1, routed)           0.000    21.215    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_6_n_0
    SLICE_X92Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.595 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.595    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.834 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.579    22.413    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_i_5_n_5
    SLICE_X90Y111        LUT2 (Prop_lut2_I1_O)        0.301    22.714 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000    22.714    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_i_2_n_0
    SLICE_X90Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.288 f  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.672    23.959    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_n_1
    SLICE_X89Y112        LUT6 (Prop_lut6_I2_O)        0.310    24.269 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.269    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.719     1.719    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.354ns  (logic 11.672ns (52.215%)  route 10.682ns (47.785%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=27, routed)          3.035     4.577    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/controller_switch_IBUF_alias
    SLICE_X91Y112        LUT3 (Prop_lut3_I1_O)        0.124     4.701 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_comp/O
                         net (fo=1, routed)           0.669     5.370    ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.494 r  ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.525     6.020    ZYNQ_i/blockdesign_0/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[8]_P[8])
                                                      3.656     9.676 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           1.089    10.765    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97
    SLICE_X95Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.421 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.421    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.848 f  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          0.715    12.562    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X94Y113        LUT1 (Prop_lut1_I0_O)        0.306    12.868 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    12.868    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.401 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.401    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.640 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[2]
                         net (fo=3, routed)           0.849    14.489    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_5
    SLICE_X96Y115        LUT3 (Prop_lut3_I1_O)        0.301    14.790 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55/O
                         net (fo=1, routed)           0.641    15.431    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_55_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.835 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.835    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.158 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[1]
                         net (fo=3, routed)           0.614    16.772    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_6
    SLICE_X93Y115        LUT4 (Prop_lut4_I2_O)        0.306    17.078 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    17.078    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_29_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.628 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.628    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_5_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.742 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.799    18.542    ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X90Y116        LUT5 (Prop_lut5_I1_O)        0.124    18.666 r  ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[4]_INST_0/O
                         net (fo=23, routed)          0.627    19.292    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/rect_pos_y[4]
    SLICE_X90Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.812 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.812    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5_n_0
    SLICE_X90Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.051 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.628    20.679    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_5
    SLICE_X91Y118        LUT2 (Prop_lut2_I1_O)        0.301    20.980 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000    20.980    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_2_n_0
    SLICE_X91Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.550 f  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.491    22.041    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1
    SLICE_X93Y118        LUT6 (Prop_lut6_I2_O)        0.313    22.354 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    22.354    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.773     1.773    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.591ns  (logic 2.695ns (40.891%)  route 3.896ns (59.109%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDCE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_pos_reg[3]/C
    SLICE_X98Y115        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/x_pos_reg[3]/Q
                         net (fo=12, routed)          1.667     2.185    ZYNQ_i/blockdesign_0/paint_ball/U0/rect_pos_x[3]
    SLICE_X105Y118       LUT1 (Prop_lut1_I0_O)        0.124     2.309 r  ZYNQ_i/blockdesign_0/paint_ball/U0/_carry_i_7/O
                         net (fo=1, routed)           0.000     2.309    ZYNQ_i/blockdesign_0/paint_ball/U0/_carry_i_7_n_0
    SLICE_X105Y118       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.859 r  ZYNQ_i/blockdesign_0/paint_ball/U0/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.859    ZYNQ_i/blockdesign_0/paint_ball/U0/_carry_i_5_n_0
    SLICE_X105Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.172 r  ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__0_i_5/O[3]
                         net (fo=1, routed)           1.179     4.351    ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__0_i_5_n_4
    SLICE_X104Y111       LUT2 (Prop_lut2_I1_O)        0.306     4.657 r  ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.657    ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__1_i_2_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.231 f  ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.050     6.281    ZYNQ_i/blockdesign_0/paint_ball/U0/_carry__1_n_1
    SLICE_X89Y112        LUT5 (Prop_lut5_I1_O)        0.310     6.591 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0/O
                         net (fo=1, routed)           0.000     6.591    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.609     1.609    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.719     1.719    ZYNQ_i/blockdesign_0/paint_ball/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.411ns (51.362%)  route 0.389ns (48.638%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDPE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[9]/C
    SLICE_X88Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  ZYNQ_i/blockdesign_0/position_ball_0/U0/y_pos_reg[9]/Q
                         net (fo=61, routed)          0.289     0.430    ZYNQ_i/blockdesign_0/paint_ball/U0/rect_pos_y[9]
    SLICE_X86Y112        LUT4 (Prop_lut4_I2_O)        0.046     0.476 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.476    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o2_carry__0_i_2_n_0
    SLICE_X86Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     0.584 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.100     0.684    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o2_carry__0_n_2
    SLICE_X89Y112        LUT5 (Prop_lut5_I4_O)        0.116     0.800 r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0/O
                         net (fo=1, routed)           0.000     0.800    ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o0_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.937     0.937    ZYNQ_i/blockdesign_0/paint_ball/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.345ns (23.089%)  route 1.149ns (76.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=32, routed)          1.149     1.449    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/enable
    SLICE_X93Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.494 r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.494    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.955     0.955    ZYNQ_i/blockdesign_0/paint_paddle_r/U0/clk
    SLICE_X93Y118        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.345ns (18.576%)  route 1.512ns (81.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=32, routed)          1.512     1.812    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/enable
    SLICE_X89Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.857    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.862     0.862    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ZYNQ_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.937     0.937    ZYNQ_i/blockdesign_0/paint_paddle_l/U0/clk
    SLICE_X89Y112        FDRE                                         r  ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ZYNQ_clk_wiz_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 1.672ns (15.670%)  route 8.998ns (84.330%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770    10.670    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.482    -1.538    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 1.672ns (15.670%)  route 8.998ns (84.330%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770    10.670    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.482    -1.538    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 1.672ns (15.670%)  route 8.998ns (84.330%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770    10.670    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.482    -1.538    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 1.672ns (15.670%)  route 8.998ns (84.330%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.770    10.670    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.482    -1.538    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.379ns  (logic 1.672ns (16.111%)  route 8.706ns (83.889%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.379    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.379ns  (logic 1.672ns (16.111%)  route 8.706ns (83.889%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.379    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.379ns  (logic 1.672ns (16.111%)  route 8.706ns (83.889%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.379    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.379ns  (logic 1.672ns (16.111%)  route 8.706ns (83.889%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.379    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.378ns  (logic 1.672ns (16.112%)  route 8.706ns (83.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.378    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.378ns  (logic 1.672ns (16.112%)  route 8.706ns (83.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.228     8.776    ZYNQ_i/blockdesign_0/clk_divider_0/U0/reset
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.900 r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.478    10.378    ZYNQ_i/blockdesign_0/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         1.492    -1.527    ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_i
    SLICE_X47Y47         FDRE                                         r  ZYNQ_i/blockdesign_0/clk_divider_0/U0/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.441%)  route 0.089ns (37.559%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[3]/C
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.089     0.237    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[3]
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.957    -0.673    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.039%)  route 0.133ns (50.961%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[2]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.133     0.261    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[2]
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.960    -0.670    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.830%)  route 0.188ns (57.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[3]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.188     0.329    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[3]
    SLICE_X104Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.959    -0.671    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X104Y117       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.249%)  route 0.198ns (54.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[2]/C
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.198     0.362    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[2]
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.957    -0.673    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[2]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.813%)  route 0.233ns (61.187%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[1]/C
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.233     0.381    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[1]
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.957    -0.673    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.567%)  route 0.221ns (57.433%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.221     0.385    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[0]
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.957    -0.673    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.042%)  route 0.250ns (63.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.250     0.391    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[1]
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.960    -0.670    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.647%)  route 0.255ns (64.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[0]/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ZYNQ_i/blockdesign_0/score_counter_0/U0/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.255     0.396    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/value[0]
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.960    -0.670    ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.361ns (38.489%)  route 0.577ns (61.511%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.315     0.315 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.577     0.893    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/reset_i
    SLICE_X112Y91        LUT5 (Prop_lut5_I1_O)        0.046     0.939 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.939    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state[2]
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.909    -0.721    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X112Y91        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[2]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.382ns (39.951%)  route 0.574ns (60.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           0.574     0.911    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/echo
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.045     0.956 r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state[0]
    SLICE_X111Y90        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  ZYNQ_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    ZYNQ_i/clk_wiz/inst/clk_in1_ZYNQ_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  ZYNQ_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ZYNQ_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=383, routed)         0.909    -0.721    ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/clk
    SLICE_X111Y90        FDRE                                         r  ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/next_state_reg[0]/C





