Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/matvec/test-fpga.prj/components/matvec/matvec.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/matvec/test-fpga.prj/components/matvec/matvec --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: matvec: "Transforming system: matvec"
Info: matvec: "Naming system components in system: matvec"
Info: matvec: "Processing generation queue"
Info: matvec: "Generating: matvec"
Info: matvec: "Generating: matvec_internal"
Info: matvec: Done "matvec" with 2 modules, 181 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/matvec/test-fpga.prj/components/matvec/matvec.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/matvec/test-fpga.prj/components/matvec/matvec --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
