#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 19 07:47:51 2018
# Process ID: 2600
# Current directory: C:/pruebas/Sepsa_full_bridge_comunicacion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4384 C:\pruebas\Sepsa_full_bridge_comunicacion\IP_pspwm.xpr
# Log file: C:/pruebas/Sepsa_full_bridge_comunicacion/vivado.log
# Journal file: C:/pruebas/Sepsa_full_bridge_comunicacion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/pruebas/Sepsa_full_bridge_comunicacion'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/pruebas/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Pspwm.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Pspwm_processing_system7_0_0
Pspwm_auto_pc_0
Pspwm_xbar_0
Pspwm_processing_system7_0_axi_periph_0
Pspwm_rst_processing_system7_0_100M_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 810.344 ; gain = 122.906
update_compile_order -fileset sources_1
open_bd_design {C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.srcs/sources_1/bd/Pspwm/Pspwm.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:myip_pspwm:1.0 - myip_pspwm_0
Adding cell -- xilinx.com:user:Alto_nivel:1.0 - Alto_nivel_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /Alto_nivel_0/Clk_fpga(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Pspwm> from BD file <C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.srcs/sources_1/bd/Pspwm/Pspwm.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 889.152 ; gain = 67.914
launch_sdk -workspace C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.sdk -hwspec C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.sdk/Pspwm_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.sdk -hwspec C:/pruebas/Sepsa_full_bridge_comunicacion/IP_pspwm.sdk/Pspwm_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 19 07:49:09 2018...
