<stg><name>test</name>


<trans_list>

<trans id="929" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="8" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="14" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="16" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="18" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="22" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="29" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="30" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="34" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="37" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="38" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="42" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="48" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="52" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="98" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="98" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="99" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="101" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="102" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="103" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="104" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="105" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="108" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="109" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="111" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="111" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="112" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="113" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="114" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="115" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="116" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="117" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="119" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="119" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader10352.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([259584 x i64]* %hcl_rdv3_V), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader10352.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([6238 x i32]* %hcl_trainLabels_V), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader10352.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([973128 x i64]* %hcl_in_train_V), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader10352.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([243204 x i64]* %hcl_in_test_V), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader10352.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([1559 x i32]* %hcl_testLabels_V), !map !144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader10352.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hcl_epoch_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10352.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10352.preheader:7  %hcl_epoch_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hcl_epoch_V)

]]></Node>
<StgValue><ssdm name="hcl_epoch_V_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:8  %prototype_V = alloca [4056 x i64], align 8

]]></Node>
<StgValue><ssdm name="prototype_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:9  %prototypeCounter_V = alloca [259584 x i32], align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:10  %compute1_V = alloca [26 x i32], align 4

]]></Node>
<StgValue><ssdm name="compute1_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:11  %distance1_V = alloca [156 x i64], align 8

]]></Node>
<StgValue><ssdm name="distance1_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:12  %distance1_V_18 = alloca [156 x i64], align 8

]]></Node>
<StgValue><ssdm name="distance1_V_18"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:13  %distance_V = alloca [156 x i64], align 8

]]></Node>
<StgValue><ssdm name="distance_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:14  %pre_dist_V = alloca [156 x i32], align 4

]]></Node>
<StgValue><ssdm name="pre_dist_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:15  %hamming_dist_V = alloca [26 x i32], align 4

]]></Node>
<StgValue><ssdm name="hamming_dist_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:16  %distance1_V_19 = alloca [156 x i64], align 8

]]></Node>
<StgValue><ssdm name="distance1_V_19"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
.preheader10352.preheader:17  %distance1_V_20 = alloca [156 x i64], align 8

]]></Node>
<StgValue><ssdm name="distance1_V_20"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader10352.preheader:18  br label %.preheader10352.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10352.i.i:0  %p_0452_0_i_i = phi i5 [ %x1_V, %prototype_x1_end ], [ 0, %.preheader10352.preheader ]

]]></Node>
<StgValue><ssdm name="p_0452_0_i_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader10352.i.i:1  %phi_mul = phi i12 [ %add_ln887, %prototype_x1_end ], [ 0, %.preheader10352.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader10352.i.i:2  %add_ln887 = add i12 %phi_mul, 156

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10352.i.i:3  %icmp_ln887 = icmp eq i5 %p_0452_0_i_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10352.i.i:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10352.i.i:5  %x1_V = add i5 %p_0452_0_i_i, 1

]]></Node>
<StgValue><ssdm name="x1_V"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10352.i.i:6  br i1 %icmp_ln887, label %.preheader10351.preheader, label %prototype_x1_begin

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
prototype_x1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
prototype_x1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
prototype_x1_begin:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader10351.preheader:0  br label %.preheader10351

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_0442_0_i_i = phi i8 [ 0, %prototype_x1_begin ], [ %y_V, %1 ]

]]></Node>
<StgValue><ssdm name="p_0442_0_i_i"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_2 = icmp eq i8 %p_0442_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %y_V = add i8 %p_0442_0_i_i, 1

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_2, label %prototype_x1_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8">
<![CDATA[
:1  %zext_ln321 = zext i8 %p_0442_0_i_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln321 = add i12 %phi_mul, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln321_1 = zext i12 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %prototype_V_addr = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="prototype_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8">
<![CDATA[
:5  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr, i64 0, i8 -1)

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
prototype_x1_end:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
prototype_x1_end:1  br label %.preheader10352.i.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10351:0  %p_0408_0 = phi i5 [ %x2_V, %prototypeCounter_x2_end ], [ 0, %.preheader10351.preheader ]

]]></Node>
<StgValue><ssdm name="p_0408_0"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader10351:1  %phi_mul9 = phi i18 [ %add_ln887_1, %prototypeCounter_x2_end ], [ 0, %.preheader10351.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10351:2  %add_ln887_1 = add i18 %phi_mul9, 9984

]]></Node>
<StgValue><ssdm name="add_ln887_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10351:3  %icmp_ln887_1 = icmp eq i5 %p_0408_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10351:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10351:5  %x2_V = add i5 %p_0408_0, 1

]]></Node>
<StgValue><ssdm name="x2_V"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10351:6  br i1 %icmp_ln887_1, label %test_train_accu_x9_begin, label %prototypeCounter_x2_begin

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
prototypeCounter_x2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
prototypeCounter_x2_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
prototypeCounter_x2_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
test_train_accu_x9_begin:0  call fastcc void @dataflow_parent_loop.1([6238 x i32]* %hcl_trainLabels_V, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_0398_0 = phi i14 [ 0, %prototypeCounter_x2_begin ], [ %y1_V, %3 ]

]]></Node>
<StgValue><ssdm name="p_0398_0"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %icmp_ln887_3 = icmp eq i14 %p_0398_0, -6400

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9984, i64 9984, i64 9984)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %y1_V = add i14 %p_0398_0, 1

]]></Node>
<StgValue><ssdm name="y1_V"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_3, label %prototypeCounter_x2_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="14">
<![CDATA[
:1  %zext_ln180_1 = zext i14 %p_0398_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %add_ln180 = add i18 %phi_mul9, %zext_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="18">
<![CDATA[
:3  %zext_ln180_2 = zext i18 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %prototypeCounter_V_a = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_a"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:5  store i32 0, i32* %prototypeCounter_V_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
prototypeCounter_x2_end:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str2, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
prototypeCounter_x2_end:1  br label %.preheader10351

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="189" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
test_train_accu_x9_begin:0  call fastcc void @dataflow_parent_loop.1([6238 x i32]* %hcl_trainLabels_V, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
test_train_accu_x9_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
test_train_accu_x9_begin:2  br label %.preheader10339.0

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10339.0:0  %p_01382_0_0 = phi i8 [ %add_ln700, %8 ], [ 0, %test_train_accu_x9_begin ]

]]></Node>
<StgValue><ssdm name="p_01382_0_0"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10339.0:1  %icmp_ln887_4 = icmp eq i8 %p_01382_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_4"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10339.0:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10339.0:3  %add_ln700 = add i8 %p_01382_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10339.0:4  br i1 %icmp_ln887_4, label %.preheader10335.0.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544 = zext i8 %p_01382_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %distance1_V_addr = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="distance1_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:3  store i64 0, i64* %distance1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10339.0

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader10335.0.preheader:0  br label %.preheader10335.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader10335.0:0  %p_01427_0_0 = phi i13 [ %add_ln700_6, %i4_end ], [ 0, %.preheader10335.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_01427_0_0"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
.preheader10335.0:1  %phi_mul13 = phi i20 [ %add_ln106, %i4_end ], [ 0, %.preheader10335.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul13"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10335.0:2  %add_ln106 = add i20 %phi_mul13, 156

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10335.0:3  %icmp_ln106 = icmp eq i13 %p_01427_0_0, -1954

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10335.0:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10335.0:5  %add_ln700_6 = add i13 %p_01427_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10335.0:6  br i1 %icmp_ln106, label %test_test_accu_x22_begin, label %i4_begin

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i4_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
i4_begin:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
test_test_accu_x22_begin:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str17, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
test_test_accu_x22_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
test_test_accu_x22_begin:2  br label %.preheader10324.0

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_01417_0_0 = phi i5 [ 0, %i4_begin ], [ %add_ln700_9, %i5_end ]

]]></Node>
<StgValue><ssdm name="p_01417_0_0"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul11 = phi i12 [ 0, %i4_begin ], [ %add_ln107, %i5_end ]

]]></Node>
<StgValue><ssdm name="phi_mul11"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln107 = add i12 %phi_mul11, 156

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln107 = icmp eq i5 %p_01417_0_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln700_9 = add i5 %p_01417_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln107, label %i4_end, label %i5_begin

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i5_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
i5_begin:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i4_end:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str22, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
i4_end:1  br label %.preheader10335.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_01403_0_0 = phi i8 [ 0, %i5_begin ], [ %add_ln700_7, %7 ]

]]></Node>
<StgValue><ssdm name="p_01403_0_0"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_6 = icmp eq i8 %p_01403_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_6"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_7 = add i8 %p_01403_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_6, label %.preheader10334.0.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="8">
<![CDATA[
:3  %zext_ln1357_1 = zext i8 %p_01403_0_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1357_1"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %add_ln1357 = add i20 %phi_mul13, %zext_ln1357_1

]]></Node>
<StgValue><ssdm name="add_ln1357"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="20">
<![CDATA[
:5  %zext_ln1357_2 = zext i20 %add_ln1357 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_2"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hcl_in_train_V_addr = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_2

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.preheader10334.0.preheader:0  br label %.preheader10334.0

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="8">
<![CDATA[
:2  %zext_ln1357 = zext i8 %p_01403_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1357"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln1357_1 = add i12 %phi_mul11, %zext_ln1357

]]></Node>
<StgValue><ssdm name="add_ln1357_1"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln1357_3 = zext i12 %add_ln1357_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_3"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prototype_V_addr_1 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_3

]]></Node>
<StgValue><ssdm name="prototype_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load = load i64* %prototype_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_2 = zext i8 %p_01403_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load = load i64* %prototype_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %xor_ln1357 = xor i64 %prototype_V_load, %hcl_in_train_V_load

]]></Node>
<StgValue><ssdm name="xor_ln1357"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %distance1_V_addr_1 = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="distance1_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:14  store i64 %xor_ln1357, i64* %distance1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %6

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10334.0:0  %p_01518_0_0 = phi i8 [ %add_ln700_12, %.preheader10334.0.loopexit ], [ 0, %.preheader10334.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_01518_0_0"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10334.0:1  %icmp_ln113 = icmp eq i8 %p_01518_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10334.0:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10334.0:3  %add_ln700_12 = add i8 %p_01518_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10334.0:4  br i1 %icmp_ln113, label %i5_end, label %.preheader10333.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
.preheader10333.preheader.0:1  %zext_ln544_3 = zext i8 %p_01518_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10333.preheader.0:2  %distance1_V_addr_2 = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="distance1_V_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
.preheader10333.preheader.0:3  %distance1_V_load = load i64* %distance1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i5_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str23, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
i5_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10333.preheader.0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
.preheader10333.preheader.0:3  %distance1_V_load = load i64* %distance1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader10333.preheader.0:4  br label %.preheader10332.0

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader10332.0:0  %p_01639_5_0 = phi i64 [ %and_ln214, %5 ], [ %distance1_V_load, %.preheader10333.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_01639_5_0"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10332.0:1  %icmp_ln887_9 = icmp eq i64 %p_01639_5_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_9"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10332.0:2  br i1 %icmp_ln887_9, label %.preheader10334.0.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln214 = add i64 %p_01639_5_0, -1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %and_ln214 = and i64 %add_ln214, %p_01639_5_0

]]></Node>
<StgValue><ssdm name="and_ln214"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10332.0

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.preheader10334.0.loopexit:0  br label %.preheader10334.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10324.0:0  %p_01949_0_0 = phi i8 [ %add_ln700_5, %13 ], [ 0, %test_test_accu_x22_begin ]

]]></Node>
<StgValue><ssdm name="p_01949_0_0"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10324.0:1  %icmp_ln887_5 = icmp eq i8 %p_01949_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10324.0:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10324.0:3  %add_ln700_5 = add i8 %p_01949_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10324.0:4  br i1 %icmp_ln887_5, label %.preheader10320.0.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_1 = zext i8 %p_01949_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %distance1_V_addr_46 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="distance1_V_addr_46"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:3  store i64 0, i64* %distance1_V_addr_46, align 8

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10324.0

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.preheader10320.0.preheader:0  br label %.preheader10320.0

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader10320.0:0  %p_01994_0_0 = phi i11 [ %add_ln700_8, %i7_end ], [ 0, %.preheader10320.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_01994_0_0"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader10320.0:1  %phi_mul17 = phi i18 [ %add_ln177, %i7_end ], [ 0, %.preheader10320.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul17"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10320.0:2  %add_ln177 = add i18 %phi_mul17, 156

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10320.0:3  %icmp_ln177 = icmp eq i11 %p_01994_0_0, -489

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10320.0:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1559, i64 1559, i64 1559)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10320.0:5  %add_ln700_8 = add i11 %p_01994_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10320.0:6  br i1 %icmp_ln177, label %test_test_accu_x22_end, label %i7_begin

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i7_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
i7_begin:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
test_test_accu_x22_end:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str34, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32">
<![CDATA[
test_test_accu_x22_end:1  %empty_35 = trunc i32 %hcl_epoch_V_read to i1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
test_test_accu_x22_end:2  br label %.preheader10310

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_01984_0_0 = phi i5 [ 0, %i7_begin ], [ %add_ln700_10, %i8_end ]

]]></Node>
<StgValue><ssdm name="p_01984_0_0"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul15 = phi i12 [ 0, %i7_begin ], [ %add_ln178, %i8_end ]

]]></Node>
<StgValue><ssdm name="phi_mul15"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln178 = add i12 %phi_mul15, 156

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln178 = icmp eq i5 %p_01984_0_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln700_10 = add i5 %p_01984_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln178, label %i7_end, label %i8_begin

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i8_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
i8_begin:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i7_end:0  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str39, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
i7_end:1  br label %.preheader10320.0

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_01970_0_0 = phi i8 [ 0, %i8_begin ], [ %add_ln700_11, %12 ]

]]></Node>
<StgValue><ssdm name="p_01970_0_0"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_8 = icmp eq i8 %p_01970_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_8"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_11 = add i8 %p_01970_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_8, label %.preheader10319.0.preheader, label %12

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="8">
<![CDATA[
:2  %zext_ln1357_4 = zext i8 %p_01970_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1357_4"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="8">
<![CDATA[
:3  %zext_ln1357_5 = zext i8 %p_01970_0_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1357_5"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %add_ln1357_2 = add i18 %phi_mul17, %zext_ln1357_5

]]></Node>
<StgValue><ssdm name="add_ln1357_2"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="18">
<![CDATA[
:5  %zext_ln1357_6 = zext i18 %add_ln1357_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_6"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hcl_in_test_V_addr = getelementptr [243204 x i64]* %hcl_in_test_V, i64 0, i64 %zext_ln1357_6

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln1357_3 = add i12 %phi_mul15, %zext_ln1357_4

]]></Node>
<StgValue><ssdm name="add_ln1357_3"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln1357_7 = zext i12 %add_ln1357_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_7"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prototype_V_addr_2 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_7

]]></Node>
<StgValue><ssdm name="prototype_V_addr_2"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="18">
<![CDATA[
:10  %hcl_in_test_V_load = load i64* %hcl_in_test_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_load"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_1 = load i64* %prototype_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_1"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.preheader10319.0.preheader:0  br label %.preheader10319.0

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str41) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_5 = zext i8 %p_01970_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="18">
<![CDATA[
:10  %hcl_in_test_V_load = load i64* %hcl_in_test_V_addr, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_load"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_1 = load i64* %prototype_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_1"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %xor_ln1357_1 = xor i64 %prototype_V_load_1, %hcl_in_test_V_load

]]></Node>
<StgValue><ssdm name="xor_ln1357_1"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %distance1_V_addr_1_44 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="distance1_V_addr_1_44"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:14  store i64 %xor_ln1357_1, i64* %distance1_V_addr_1_44, align 8

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %11

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10319.0:0  %p_02086_0_0 = phi i8 [ %add_ln700_15, %.preheader10319.0.loopexit ], [ 0, %.preheader10319.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_02086_0_0"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10319.0:1  %icmp_ln184 = icmp eq i8 %p_02086_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10319.0:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10319.0:3  %add_ln700_15 = add i8 %p_02086_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10319.0:4  br i1 %icmp_ln184, label %i8_end, label %.preheader10318.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
.preheader10318.preheader.0:1  %zext_ln544_7 = zext i8 %p_02086_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10318.preheader.0:2  %distance1_V_addr_2_41 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="distance1_V_addr_2_41"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
.preheader10318.preheader.0:3  %distance1_V_load_42 = load i64* %distance1_V_addr_2_41, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_42"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i8_end:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str40, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
i8_end:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10318.preheader.0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
.preheader10318.preheader.0:3  %distance1_V_load_42 = load i64* %distance1_V_addr_2_41, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_42"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.preheader10318.preheader.0:4  br label %.preheader10317.0

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader10317.0:0  %p_02115_5_0 = phi i64 [ %and_ln214_1, %10 ], [ %distance1_V_load_42, %.preheader10318.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_02115_5_0"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10317.0:1  %icmp_ln887_12 = icmp eq i64 %p_02115_5_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_12"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10317.0:2  br i1 %icmp_ln887_12, label %.preheader10319.0.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln214_1 = add i64 %p_02115_5_0, -1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %and_ln214_1 = and i64 %add_ln214_1, %p_02115_5_0

]]></Node>
<StgValue><ssdm name="and_ln214_1"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10317.0

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader10319.0.loopexit:0  br label %.preheader10319.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader10310:0  %p_02378_0 = phi i1 [ %x35_V, %testing_update_x58_end ], [ false, %test_test_accu_x22_end ]

]]></Node>
<StgValue><ssdm name="p_02378_0"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10310:1  %xor_ln231 = xor i1 %p_02378_0, %empty_35

]]></Node>
<StgValue><ssdm name="xor_ln231"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10310:2  br i1 %xor_ln231, label %update_x35_begin, label %47

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_x35_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
update_x35_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
update_x35_begin:2  br label %.preheader10309

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln452"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10309:0  %p_02509_0 = phi i8 [ %x36_V, %14 ], [ 0, %update_x35_begin ]

]]></Node>
<StgValue><ssdm name="p_02509_0"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10309:1  %icmp_ln887_7 = icmp eq i8 %p_02509_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_7"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10309:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10309:3  %x36_V = add i8 %p_02509_0, 1

]]></Node>
<StgValue><ssdm name="x36_V"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10309:4  br i1 %icmp_ln887_7, label %.preheader10308.preheader, label %14

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_4 = zext i8 %p_02509_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %distance_V_addr = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="distance_V_addr"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:3  store i64 0, i64* %distance_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10309

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader10308.preheader:0  br label %.preheader10308

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10308:0  %p_02482_0 = phi i8 [ %x37_V, %15 ], [ 0, %.preheader10308.preheader ]

]]></Node>
<StgValue><ssdm name="p_02482_0"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10308:1  %icmp_ln887_10 = icmp eq i8 %p_02482_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_10"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10308:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10308:3  %x37_V = add i8 %p_02482_0, 1

]]></Node>
<StgValue><ssdm name="x37_V"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10308:4  br i1 %icmp_ln887_10, label %.preheader10307.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_6 = zext i8 %p_02482_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pre_dist_V_addr = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="pre_dist_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store i32 0, i32* %pre_dist_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10308

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader10307.preheader:0  br label %.preheader10307

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10307:0  %p_02455_0 = phi i5 [ %x38_V, %16 ], [ 0, %.preheader10307.preheader ]

]]></Node>
<StgValue><ssdm name="p_02455_0"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10307:1  %icmp_ln887_11 = icmp eq i5 %p_02455_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln887_11"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10307:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10307:3  %x38_V = add i5 %p_02455_0, 1

]]></Node>
<StgValue><ssdm name="x38_V"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10307:4  br i1 %icmp_ln887_11, label %.preheader10306.preheader, label %16

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln544_8 = zext i5 %p_02455_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %hamming_dist_V_addr = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="hamming_dist_V_addr"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 0, i32* %hamming_dist_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10307

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.preheader10306.preheader:0  br label %.preheader10306

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader10306:0  %p_02587_0 = phi i13 [ %i10_V, %i10_end ], [ 0, %.preheader10306.preheader ]

]]></Node>
<StgValue><ssdm name="p_02587_0"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
.preheader10306:1  %phi_mul21 = phi i20 [ %add_ln244, %i10_end ], [ 0, %.preheader10306.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul21"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10306:2  %add_ln244 = add i20 %phi_mul21, 156

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10306:3  %icmp_ln244 = icmp eq i13 %p_02587_0, -1954

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10306:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10306:5  %i10_V = add i13 %p_02587_0, 1

]]></Node>
<StgValue><ssdm name="i10_V"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10306:6  br i1 %icmp_ln244, label %training_update_x45_begin, label %i10_begin

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str55) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i10_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="13">
<![CDATA[
i10_begin:2  %zext_ln544_9 = zext i13 %p_02587_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_9"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
i10_begin:3  br label %17

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
training_update_x45_begin:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str67)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
training_update_x45_begin:1  br label %.preheader10297.0

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="407" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_02577_0 = phi i5 [ 0, %i10_begin ], [ %i11_V, %i11_end ]

]]></Node>
<StgValue><ssdm name="p_02577_0"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul19 = phi i12 [ 0, %i10_begin ], [ %add_ln245, %i11_end ]

]]></Node>
<StgValue><ssdm name="phi_mul19"/></StgValue>
</operation>

<operation id="409" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln245 = add i12 %phi_mul19, 156

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="410" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln245 = icmp eq i5 %p_02577_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i11_V = add i5 %p_02577_0, 1

]]></Node>
<StgValue><ssdm name="i11_V"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln245, label %.preheader10299.preheader, label %i11_begin

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i11_begin:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="5">
<![CDATA[
i11_begin:2  %zext_ln544_11 = zext i5 %p_02577_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_11"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
i11_begin:3  br label %18

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader10299.preheader:0  br label %.preheader10299

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_02563_0 = phi i8 [ 0, %i11_begin ], [ %x39_V, %19 ]

]]></Node>
<StgValue><ssdm name="p_02563_0"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_15 = icmp eq i8 %p_02563_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_15"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %x39_V = add i8 %p_02563_0, 1

]]></Node>
<StgValue><ssdm name="x39_V"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_15, label %.preheader10305.preheader, label %19

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="20" op_0_bw="8">
<![CDATA[
:3  %zext_ln1357_9 = zext i8 %p_02563_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1357_9"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %add_ln1357_4 = add i20 %phi_mul21, %zext_ln1357_9

]]></Node>
<StgValue><ssdm name="add_ln1357_4"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="20">
<![CDATA[
:5  %zext_ln1357_10 = zext i20 %add_ln1357_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_10"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hcl_in_train_V_addr_1 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_10

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="20">
<![CDATA[
:10  %lhs_V = load i64* %hcl_in_train_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
.preheader10305.preheader:0  br label %.preheader10305

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="430" st_id="32" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="20">
<![CDATA[
:10  %lhs_V = load i64* %hcl_in_train_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="431" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="8">
<![CDATA[
:2  %zext_ln1357_8 = zext i8 %p_02563_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1357_8"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln1357_5 = add i12 %phi_mul19, %zext_ln1357_8

]]></Node>
<StgValue><ssdm name="add_ln1357_5"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln1357_11 = zext i12 %add_ln1357_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_11"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prototype_V_addr_3 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_11

]]></Node>
<StgValue><ssdm name="prototype_V_addr_3"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="20">
<![CDATA[
:10  %lhs_V = load i64* %hcl_in_train_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
:11  %rhs_V = load i64* %prototype_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln247"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_13 = zext i8 %p_02563_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_13"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="20">
<![CDATA[
:10  %lhs_V = load i64* %hcl_in_train_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
:11  %rhs_V = load i64* %prototype_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %ret_V = xor i64 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %distance_V_addr_1 = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="distance_V_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:14  store i64 %ret_V, i64* %distance_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %18

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10305:0  %p_02681_0 = phi i8 [ %x40_V, %21 ], [ 0, %.preheader10305.preheader ]

]]></Node>
<StgValue><ssdm name="p_02681_0"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10305:1  %icmp_ln251 = icmp eq i8 %p_02681_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10305:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10305:3  %x40_V = add i8 %p_02681_0, 1

]]></Node>
<StgValue><ssdm name="x40_V"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10305:4  br i1 %icmp_ln251, label %.preheader10301.preheader, label %.preheader10304.preheader

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="8">
<![CDATA[
.preheader10304.preheader:1  %zext_ln544_15 = zext i8 %p_02681_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_15"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10304.preheader:2  %distance_V_addr_2 = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_15

]]></Node>
<StgValue><ssdm name="distance_V_addr_2"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
.preheader10304.preheader:3  %numb_V = load i64* %distance_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="numb_V"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
.preheader10301.preheader:0  br label %.preheader10301

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="454" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10304.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln251"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
.preheader10304.preheader:3  %numb_V = load i64* %distance_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="numb_V"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.preheader10304.preheader:4  br label %.preheader10303

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader10303:0  %p_02757_5 = phi i32 [ %count_V, %20 ], [ 0, %.preheader10304.preheader ]

]]></Node>
<StgValue><ssdm name="p_02757_5"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader10303:1  %p_02708_5 = phi i64 [ %numb_V_1, %20 ], [ %numb_V, %.preheader10304.preheader ]

]]></Node>
<StgValue><ssdm name="p_02708_5"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10303:2  %icmp_ln887_21 = icmp eq i64 %p_02708_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_21"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10303:3  %count_V = add i32 %p_02757_5, 1

]]></Node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10303:4  br i1 %icmp_ln887_21, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln214_2 = add i64 %p_02708_5, -1

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %numb_V_1 = and i64 %add_ln214_2, %p_02708_5

]]></Node>
<StgValue><ssdm name="numb_V_1"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10303

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pre_dist_V_addr_2 = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_15

]]></Node>
<StgValue><ssdm name="pre_dist_V_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store i32 %p_02757_5, i32* %pre_dist_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10305

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="468" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader10301:0  %p_02856_4 = phi i32 [ %sum_V, %22 ], [ 0, %.preheader10301.preheader ]

]]></Node>
<StgValue><ssdm name="p_02856_4"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10301:1  %p_02846_0 = phi i8 [ %m_V, %22 ], [ 0, %.preheader10301.preheader ]

]]></Node>
<StgValue><ssdm name="p_02846_0"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10301:2  %icmp_ln887_20 = icmp eq i8 %p_02846_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_20"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10301:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10301:4  %m_V = add i8 %p_02846_0, 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10301:5  br i1 %icmp_ln887_20, label %i11_end, label %22

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_17 = zext i8 %p_02846_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_17"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pre_dist_V_addr_1 = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_17

]]></Node>
<StgValue><ssdm name="pre_dist_V_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:3  %pre_dist_V_load = load i32* %pre_dist_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pre_dist_V_load"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
i11_end:0  %hamming_dist_V_addr_3 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="hamming_dist_V_addr_3"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
i11_end:1  store i32 %p_02856_4, i32* %hamming_dist_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i11_end:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str56, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
i11_end:3  br label %17

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str62) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln270"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:3  %pre_dist_V_load = load i32* %pre_dist_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pre_dist_V_load"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sum_V = add i32 %pre_dist_V_load, %p_02856_4

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader10301

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="485" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader10299:0  %p_02932_3 = phi i32 [ %select_ln280, %23 ], [ 0, %.preheader10299.preheader ]

]]></Node>
<StgValue><ssdm name="p_02932_3"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10299:1  %pred_V = phi i5 [ %i12_V, %23 ], [ 0, %.preheader10299.preheader ]

]]></Node>
<StgValue><ssdm name="pred_V"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
.preheader10299:2  %zext_ln180 = zext i5 %pred_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10299:3  %icmp_ln887_14 = icmp eq i5 %pred_V, -6

]]></Node>
<StgValue><ssdm name="icmp_ln887_14"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10299:4  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="490" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10299:5  %i12_V = add i5 %pred_V, 1

]]></Node>
<StgValue><ssdm name="i12_V"/></StgValue>
</operation>

<operation id="491" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10299:6  br i1 %icmp_ln887_14, label %24, label %23

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln544_12 = zext i5 %pred_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_12"/></StgValue>
</operation>

<operation id="493" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %hamming_dist_V_addr_1 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_12

]]></Node>
<StgValue><ssdm name="hamming_dist_V_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
:3  %hamming_dist_V_load = load i32* %hamming_dist_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="hamming_dist_V_load"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln544 = sext i32 %p_02932_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln544"/></StgValue>
</operation>

<operation id="496" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %hamming_dist_V_addr_2 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %sext_ln544

]]></Node>
<StgValue><ssdm name="hamming_dist_V_addr_2"/></StgValue>
</operation>

<operation id="497" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="5">
<![CDATA[
:6  %hamming_dist_V_load_1 = load i32* %hamming_dist_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="hamming_dist_V_load_1"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %hcl_trainLabels_V_ad = getelementptr [6238 x i32]* %hcl_trainLabels_V, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="hcl_trainLabels_V_ad"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="13">
<![CDATA[
:1  %hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4

]]></Node>
<StgValue><ssdm name="hcl_trainLabels_V_lo"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln279"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
:3  %hamming_dist_V_load = load i32* %hamming_dist_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="hamming_dist_V_load"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="5">
<![CDATA[
:6  %hamming_dist_V_load_1 = load i32* %hamming_dist_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="hamming_dist_V_load_1"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln887_16 = icmp slt i32 %hamming_dist_V_load, %hamming_dist_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_16"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln280 = select i1 %icmp_ln887_16, i32 %zext_ln180, i32 %p_02932_3

]]></Node>
<StgValue><ssdm name="select_ln280"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader10299

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="506" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="13">
<![CDATA[
:1  %hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4

]]></Node>
<StgValue><ssdm name="hcl_trainLabels_V_lo"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln883 = icmp eq i32 %p_02932_3, %hcl_trainLabels_V_lo

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln883, label %i10_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln544_1 = sext i32 %hcl_trainLabels_V_lo to i64

]]></Node>
<StgValue><ssdm name="sext_ln544_1"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %compute1_V_addr = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %sext_ln544_1

]]></Node>
<StgValue><ssdm name="compute1_V_addr"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
:4  %compute1_V_load = load i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="5">
<![CDATA[
:4  %compute1_V_load = load i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln68 = add i32 1, %compute1_V_load

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:6  store i32 %add_ln68, i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="32">
<![CDATA[
:7  %sext_ln544_2 = sext i32 %p_02932_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln544_2"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %compute1_V_addr_1 = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %sext_ln544_2

]]></Node>
<StgValue><ssdm name="compute1_V_addr_1"/></StgValue>
</operation>

<operation id="517" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:11  %compute1_V_load_1 = load i32* %compute1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="518" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:11  %compute1_V_load_1 = load i32* %compute1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load_1"/></StgValue>
</operation>

<operation id="519" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="32">
<![CDATA[
:12  %trunc_ln68 = trunc i32 %compute1_V_load_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="520" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln68_1 = add i32 -1, %compute1_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="521" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:14  store i32 %add_ln68_1, i32* %compute1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="522" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln68_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="523" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sub_ln1371 = sub i32 1, %compute1_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln1371"/></StgValue>
</operation>

<operation id="524" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %lshr_ln1371_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln1371, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1371_1"/></StgValue>
</operation>

<operation id="525" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="31">
<![CDATA[
:21  %zext_ln1371 = zext i31 %lshr_ln1371_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="526" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sub_ln1371_1 = sub i32 0, %zext_ln1371

]]></Node>
<StgValue><ssdm name="sub_ln1371_1"/></StgValue>
</operation>

<operation id="527" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %lshr_ln1371_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln68_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1371_2"/></StgValue>
</operation>

<operation id="528" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="31">
<![CDATA[
:24  %zext_ln1371_1 = zext i31 %lshr_ln1371_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371_1"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %select_ln1371 = select i1 %tmp_17, i32 %sub_ln1371_1, i32 %zext_ln1371_1

]]></Node>
<StgValue><ssdm name="select_ln1371"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="530" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:30  %compute1_V_load_2 = load i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln821 = trunc i32 %hcl_trainLabels_V_lo to i13

]]></Node>
<StgValue><ssdm name="trunc_ln821"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %mul_ln821 = mul i13 156, %trunc_ln821

]]></Node>
<StgValue><ssdm name="mul_ln821"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="32">
<![CDATA[
:8  %trunc_ln791 = trunc i32 %p_02932_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln791"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %mul_ln791 = mul i13 156, %trunc_ln791

]]></Node>
<StgValue><ssdm name="mul_ln791"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="33" op_0_bw="32">
<![CDATA[
:15  %sext_ln68 = sext i32 %p_02932_3 to i33

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:16  %mul_ln68 = mul i33 9984, %sext_ln68

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="33">
<![CDATA[
:17  %sext_ln879 = sext i33 %mul_ln68 to i34

]]></Node>
<StgValue><ssdm name="sext_ln879"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="33" op_0_bw="32">
<![CDATA[
:26  %sext_ln287 = sext i32 %select_ln1371 to i33

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="33" op_0_bw="32">
<![CDATA[
:27  %sext_ln68_1 = sext i32 %hcl_trainLabels_V_lo to i33

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:28  %mul_ln68_1 = mul i33 9984, %sext_ln68_1

]]></Node>
<StgValue><ssdm name="mul_ln68_1"/></StgValue>
</operation>

<operation id="541" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="34" op_0_bw="33">
<![CDATA[
:29  %sext_ln215 = sext i33 %mul_ln68_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="542" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:30  %compute1_V_load_2 = load i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="compute1_V_load_2"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="32">
<![CDATA[
:31  %empty_57 = trunc i32 %compute1_V_load_2 to i1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %compute1_V_load_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="545" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sub_ln1371_2 = sub i32 0, %compute1_V_load_2

]]></Node>
<StgValue><ssdm name="sub_ln1371_2"/></StgValue>
</operation>

<operation id="546" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %lshr_ln1371_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln1371_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1371_4"/></StgValue>
</operation>

<operation id="547" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="31">
<![CDATA[
:35  %zext_ln1371_2 = zext i31 %lshr_ln1371_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371_2"/></StgValue>
</operation>

<operation id="548" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %sub_ln1371_3 = sub i32 0, %zext_ln1371_2

]]></Node>
<StgValue><ssdm name="sub_ln1371_3"/></StgValue>
</operation>

<operation id="549" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %lshr_ln1371_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %compute1_V_load_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1371_5"/></StgValue>
</operation>

<operation id="550" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="31">
<![CDATA[
:38  %zext_ln1371_3 = zext i31 %lshr_ln1371_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371_3"/></StgValue>
</operation>

<operation id="551" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %select_ln1371_1 = select i1 %tmp_18, i32 %sub_ln1371_3, i32 %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="select_ln1371_1"/></StgValue>
</operation>

<operation id="552" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="33" op_0_bw="32">
<![CDATA[
:40  %sext_ln215_1 = sext i32 %select_ln1371_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="553" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %26

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="554" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_02993_0 = phi i8 [ 0, %25 ], [ %i13_V, %i13_end ]

]]></Node>
<StgValue><ssdm name="p_02993_0"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_18 = icmp eq i8 %p_02993_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_18"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i13_V = add i8 %p_02993_0, 1

]]></Node>
<StgValue><ssdm name="i13_V"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_18, label %i10_end.loopexit, label %i13_begin

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="8">
<![CDATA[
i13_begin:3  %zext_ln791 = zext i8 %p_02993_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="560" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="20" op_0_bw="8">
<![CDATA[
i13_begin:4  %zext_ln791_1 = zext i8 %p_02993_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln791_1"/></StgValue>
</operation>

<operation id="561" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
i13_begin:5  %add_ln791 = add i20 %zext_ln791_1, %phi_mul21

]]></Node>
<StgValue><ssdm name="add_ln791"/></StgValue>
</operation>

<operation id="562" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="20">
<![CDATA[
i13_begin:6  %zext_ln791_2 = zext i20 %add_ln791 to i64

]]></Node>
<StgValue><ssdm name="zext_ln791_2"/></StgValue>
</operation>

<operation id="563" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
i13_begin:7  %hcl_in_train_V_addr_2 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln791_2

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_addr_2"/></StgValue>
</operation>

<operation id="564" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
i13_begin:8  %add_ln791_1 = add i13 %zext_ln791, %mul_ln791

]]></Node>
<StgValue><ssdm name="add_ln791_1"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="13">
<![CDATA[
i13_begin:9  %sext_ln791 = sext i13 %add_ln791_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln791"/></StgValue>
</operation>

<operation id="566" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
i13_begin:10  %prototype_V_addr_4 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln791

]]></Node>
<StgValue><ssdm name="prototype_V_addr_4"/></StgValue>
</operation>

<operation id="567" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
i13_begin:11  %add_ln821 = add i13 %zext_ln791, %mul_ln821

]]></Node>
<StgValue><ssdm name="add_ln821"/></StgValue>
</operation>

<operation id="568" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="13">
<![CDATA[
i13_begin:12  %sext_ln821 = sext i13 %add_ln821 to i64

]]></Node>
<StgValue><ssdm name="sext_ln821"/></StgValue>
</operation>

<operation id="569" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
i13_begin:13  %prototype_V_addr_5 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln821

]]></Node>
<StgValue><ssdm name="prototype_V_addr_5"/></StgValue>
</operation>

<operation id="570" st_id="48" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="20">
<![CDATA[
i13_begin:14  %p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
i10_end.loopexit:0  br label %i10_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i10_end:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str55, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
i10_end:1  br label %.preheader10306

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="574" st_id="49" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="20">
<![CDATA[
i13_begin:14  %p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="575" st_id="50" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="20">
<![CDATA[
i13_begin:14  %p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="576" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i13_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str65) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln287"/></StgValue>
</operation>

<operation id="577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i13_begin:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str65)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
i13_begin:2  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_02993_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="579" st_id="51" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="20">
<![CDATA[
i13_begin:14  %p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="580" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
i13_begin:15  br label %27

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %bvh_d_index = phi i7 [ 0, %i13_begin ], [ %i14_V, %36 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
:1  %zext_ln887 = zext i7 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln887_22 = icmp eq i7 %bvh_d_index, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_22"/></StgValue>
</operation>

<operation id="584" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="585" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i14_V = add i7 %bvh_d_index, 1

]]></Node>
<StgValue><ssdm name="i14_V"/></StgValue>
</operation>

<operation id="586" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln887_22, label %i13_end, label %28

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="587" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln215 = zext i7 %bvh_d_index to i14

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="588" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %ret_V_1 = add i14 %zext_ln215, %shl_ln

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="589" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="34" op_0_bw="14">
<![CDATA[
:3  %zext_ln1353 = zext i14 %ret_V_1 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1353"/></StgValue>
</operation>

<operation id="590" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:4  %ret_V_2 = add i34 %zext_ln1353, %sext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="591" st_id="52" stage="38" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="592" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
:10  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="593" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:22  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 %zext_ln887)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="594" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:26  %ret_V_3 = add i34 %zext_ln1353, %sext_ln879

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="595" st_id="52" stage="38" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>

<operation id="596" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
:32  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i13_end:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str65, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
i13_end:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="599" st_id="53" stage="37" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="600" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="68" op_0_bw="34">
<![CDATA[
:7  %sext_ln1371 = sext i34 %ret_V_2 to i68

]]></Node>
<StgValue><ssdm name="sext_ln1371"/></StgValue>
</operation>

<operation id="601" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
:8  %mul_ln1371 = mul i68 %sext_ln1371, 28192605841

]]></Node>
<StgValue><ssdm name="mul_ln1371"/></StgValue>
</operation>

<operation id="602" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_22 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="603" st_id="53" stage="37" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>

<operation id="604" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="68" op_0_bw="34">
<![CDATA[
:29  %sext_ln1371_1 = sext i34 %ret_V_3 to i68

]]></Node>
<StgValue><ssdm name="sext_ln1371_1"/></StgValue>
</operation>

<operation id="605" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
:30  %mul_ln1371_1 = mul i68 %sext_ln1371_1, 28192605841

]]></Node>
<StgValue><ssdm name="mul_ln1371_1"/></StgValue>
</operation>

<operation id="606" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_26 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371_1, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="607" st_id="54" stage="36" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
:9  %sub_ln1371_4 = sub i68 0, %mul_ln1371

]]></Node>
<StgValue><ssdm name="sub_ln1371_4"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_20 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %sub_ln1371_4, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="540" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_21 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:13  %select_ln1371_2 = select i1 %tmp_19, i19 %tmp_20, i19 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln1371_2"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %sub_ln68_1 = sub i19 0, %select_ln1371_2

]]></Node>
<StgValue><ssdm name="sub_ln68_1"/></StgValue>
</operation>

<operation id="613" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:16  %select_ln1371_3 = select i1 %tmp_19, i19 %sub_ln68_1, i19 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln1371_3"/></StgValue>
</operation>

<operation id="614" st_id="54" stage="36" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>

<operation id="615" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
:31  %sub_ln1371_5 = sub i68 0, %mul_ln1371_1

]]></Node>
<StgValue><ssdm name="sub_ln1371_5"/></StgValue>
</operation>

<operation id="616" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_24 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %sub_ln1371_5, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="617" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="562" bw="19" op_0_bw="19" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_25 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371_1, i32 48, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="618" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:35  %select_ln1371_4 = select i1 %tmp_23, i19 %tmp_24, i19 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln1371_4"/></StgValue>
</operation>

<operation id="619" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:36  %sub_ln68_2 = sub i19 0, %select_ln1371_4

]]></Node>
<StgValue><ssdm name="sub_ln68_2"/></StgValue>
</operation>

<operation id="620" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:38  %select_ln1371_5 = select i1 %tmp_23, i19 %sub_ln68_2, i19 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln1371_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="621" st_id="55" stage="35" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="622" st_id="55" stage="35" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="623" st_id="56" stage="34" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="34" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="625" st_id="57" stage="33" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="626" st_id="57" stage="33" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="627" st_id="58" stage="32" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="628" st_id="58" stage="32" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="629" st_id="59" stage="31" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="630" st_id="59" stage="31" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="631" st_id="60" stage="30" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="30" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="633" st_id="61" stage="29" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="634" st_id="61" stage="29" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="635" st_id="62" stage="28" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="636" st_id="62" stage="28" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="637" st_id="63" stage="27" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="638" st_id="63" stage="27" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="639" st_id="64" stage="26" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="640" st_id="64" stage="26" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="641" st_id="65" stage="25" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="642" st_id="65" stage="25" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="643" st_id="66" stage="24" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="644" st_id="66" stage="24" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="645" st_id="67" stage="23" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="646" st_id="67" stage="23" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="647" st_id="68" stage="22" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="648" st_id="68" stage="22" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="649" st_id="69" stage="21" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="650" st_id="69" stage="21" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="651" st_id="70" stage="20" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="652" st_id="70" stage="20" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="653" st_id="71" stage="19" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="654" st_id="71" stage="19" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="655" st_id="72" stage="18" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="656" st_id="72" stage="18" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="657" st_id="73" stage="17" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="658" st_id="73" stage="17" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="659" st_id="74" stage="16" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="660" st_id="74" stage="16" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="661" st_id="75" stage="15" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="662" st_id="75" stage="15" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="663" st_id="76" stage="14" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="664" st_id="76" stage="14" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="665" st_id="77" stage="13" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="666" st_id="77" stage="13" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="667" st_id="78" stage="12" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="668" st_id="78" stage="12" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="669" st_id="79" stage="11" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="670" st_id="79" stage="11" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="671" st_id="80" stage="10" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="672" st_id="80" stage="10" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="673" st_id="81" stage="9" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="674" st_id="81" stage="9" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="675" st_id="82" stage="8" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="676" st_id="82" stage="8" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="677" st_id="83" stage="7" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="678" st_id="83" stage="7" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="679" st_id="84" stage="6" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="680" st_id="84" stage="6" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="681" st_id="85" stage="5" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="682" st_id="85" stage="5" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="683" st_id="86" stage="4" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="684" st_id="86" stage="4" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="685" st_id="87" stage="3" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="686" st_id="87" stage="3" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="687" st_id="88" stage="2" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="688" st_id="88" stage="2" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="689" st_id="89" stage="1" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5  %srem_ln1372 = srem i34 %ret_V_2, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372"/></StgValue>
</operation>

<operation id="690" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="19" op_0_bw="19">
<![CDATA[
:6  %trunc_ln1372 = trunc i34 %srem_ln1372 to i19

]]></Node>
<StgValue><ssdm name="trunc_ln1372"/></StgValue>
</operation>

<operation id="691" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:17  %mul_ln68_2 = mul i19 %select_ln1371_3, 9984

]]></Node>
<StgValue><ssdm name="mul_ln68_2"/></StgValue>
</operation>

<operation id="692" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %add_ln68_5 = add i19 %mul_ln68_2, %trunc_ln1372

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="693" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="19">
<![CDATA[
:19  %sext_ln68_2 = sext i19 %add_ln68_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="694" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %prototypeCounter_V_a_1 = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %sext_ln68_2

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_a_1"/></StgValue>
</operation>

<operation id="695" st_id="89" stage="1" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="19" op_0_bw="34" op_1_bw="34">
<![CDATA[
:27  %srem_ln1372_1 = srem i34 %ret_V_3, 9984

]]></Node>
<StgValue><ssdm name="srem_ln1372_1"/></StgValue>
</operation>

<operation id="696" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="19" op_0_bw="19">
<![CDATA[
:28  %trunc_ln1372_1 = trunc i34 %srem_ln1372_1 to i19

]]></Node>
<StgValue><ssdm name="trunc_ln1372_1"/></StgValue>
</operation>

<operation id="697" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:39  %mul_ln68_3 = mul i19 %select_ln1371_5, 9984

]]></Node>
<StgValue><ssdm name="mul_ln68_3"/></StgValue>
</operation>

<operation id="698" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:40  %add_ln68_6 = add i19 %mul_ln68_3, %trunc_ln1372_1

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="699" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="19">
<![CDATA[
:41  %sext_ln68_3 = sext i19 %add_ln68_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="700" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %prototypeCounter_V_a_2 = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %sext_ln68_3

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_a_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="701" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="18">
<![CDATA[
:21  %prototypeCounter_V_l = load i32* %prototypeCounter_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="702" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="18">
<![CDATA[
:21  %prototypeCounter_V_l = load i32* %prototypeCounter_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="703" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="1">
<![CDATA[
:23  %zext_ln68 = zext i1 %p_Result_s to i32

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="704" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %add_ln68_4 = add i32 %zext_ln68, %prototypeCounter_V_l

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="705" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="32">
<![CDATA[
:25  store i32 %add_ln68_4, i32* %prototypeCounter_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="706" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="18" op_1_bw="0">
<![CDATA[
:43  %prototypeCounter_V_l_1 = load i32* %prototypeCounter_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="707" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="18" op_1_bw="0">
<![CDATA[
:43  %prototypeCounter_V_l_1 = load i32* %prototypeCounter_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l_1"/></StgValue>
</operation>

<operation id="708" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sub_ln68 = sub i32 %prototypeCounter_V_l_1, %zext_ln68

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="709" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="32">
<![CDATA[
:45  store i32 %sub_ln68, i32* %prototypeCounter_V_a_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="710" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="18" op_1_bw="0">
<![CDATA[
:46  %prototypeCounter_V_l_2 = load i32* %prototypeCounter_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="711" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str66) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln288"/></StgValue>
</operation>

<operation id="712" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="18" op_1_bw="0">
<![CDATA[
:46  %prototypeCounter_V_l_2 = load i32* %prototypeCounter_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_l_2"/></StgValue>
</operation>

<operation id="713" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:47  br i1 %empty_57, label %31, label %29

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="714" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879 = icmp eq i32 %prototypeCounter_V_l_2, %select_ln1371_1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="715" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879, label %30, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="716" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
:0  %p_Val2_1 = load i64* %prototype_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="717" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="33" op_0_bw="32">
<![CDATA[
:0  %sext_ln215_2 = sext i32 %prototypeCounter_V_l_2 to i33

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="718" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %ret_V_4 = sub i33 %sext_ln215_2, %sext_ln215_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="719" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %icmp_ln887_23 = icmp sgt i33 %ret_V_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_23"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="720" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
:0  %p_Val2_1 = load i64* %prototype_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="721" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:1  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 %zext_ln887)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="722" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="1">
<![CDATA[
:2  %p_Repl2_1 = zext i1 %p_Result_3 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="723" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
:3  %tmp_29 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="724" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln293"/></StgValue>
</operation>

<operation id="725" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="726" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="4">
<![CDATA[
:6  %zext_ln821_2 = zext i4 %tmp_30 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821_2"/></StgValue>
</operation>

<operation id="727" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %shl_ln821_1 = shl i8 -1, %zext_ln821_2

]]></Node>
<StgValue><ssdm name="shl_ln821_1"/></StgValue>
</operation>

<operation id="728" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="64">
<![CDATA[
:8  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_5, i64 %tmp_29, i8 %shl_ln821_1)

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="729" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="730" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %32

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="731" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="1">
<![CDATA[
:3  %p_Repl2_s = zext i1 %icmp_ln887_23 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="732" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
:4  %tmp_27 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="733" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln296"/></StgValue>
</operation>

<operation id="734" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="735" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="4">
<![CDATA[
:7  %zext_ln821 = zext i4 %tmp_28 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="736" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %shl_ln821 = shl i8 -1, %zext_ln821

]]></Node>
<StgValue><ssdm name="shl_ln821"/></StgValue>
</operation>

<operation id="737" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8">
<![CDATA[
:9  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_5, i64 %tmp_27, i8 %shl_ln821)

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="738" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="739" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %trunc_ln68, label %33, label %35

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="740" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="33" op_0_bw="32">
<![CDATA[
:0  %sext_ln215_3 = sext i32 %sub_ln68 to i33

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="741" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %ret_V_6 = sub i33 %sext_ln215_3, %sext_ln287

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="742" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %icmp_ln887_26 = icmp sgt i33 %ret_V_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_26"/></StgValue>
</operation>

<operation id="743" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_1 = icmp eq i32 %sub_ln68, %select_ln1371

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="744" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_1, label %34, label %._crit_edge10357

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="745" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="1">
<![CDATA[
:3  %p_Repl2_2 = zext i1 %icmp_ln887_26 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="746" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
:4  %tmp_31 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="747" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln303"/></StgValue>
</operation>

<operation id="748" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="749" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="4">
<![CDATA[
:7  %zext_ln821_4 = zext i4 %tmp_32 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821_4"/></StgValue>
</operation>

<operation id="750" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %shl_ln821_2 = shl i8 -1, %zext_ln821_4

]]></Node>
<StgValue><ssdm name="shl_ln821_2"/></StgValue>
</operation>

<operation id="751" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
:9  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_4, i64 %tmp_31, i8 %shl_ln821_2)

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="752" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="753" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %p_Val2_2 = load i64* %prototype_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="754" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_34 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="755" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %p_Val2_2 = load i64* %prototype_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="756" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:1  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 %zext_ln887)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="757" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="1">
<![CDATA[
:2  %p_Repl2_3 = zext i1 %p_Result_4 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="758" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
:3  %tmp_33 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="759" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln300"/></StgValue>
</operation>

<operation id="760" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="4">
<![CDATA[
:6  %zext_ln821_6 = zext i4 %tmp_34 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821_6"/></StgValue>
</operation>

<operation id="761" st_id="101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %shl_ln821_3 = shl i8 -1, %zext_ln821_6

]]></Node>
<StgValue><ssdm name="shl_ln821_3"/></StgValue>
</operation>

<operation id="762" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="64" op_5_bw="64">
<![CDATA[
:8  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_4, i64 %tmp_33, i8 %shl_ln821_3)

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="763" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge10357

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="764" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10357:0  br label %36

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="765" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %27

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="766" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10297.0:0  %p_05511_0_0 = phi i8 [ %add_ln700_17, %41 ], [ 0, %training_update_x45_begin ]

]]></Node>
<StgValue><ssdm name="p_05511_0_0"/></StgValue>
</operation>

<operation id="767" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10297.0:1  %icmp_ln887_13 = icmp eq i8 %p_05511_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_13"/></StgValue>
</operation>

<operation id="768" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10297.0:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="769" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10297.0:3  %add_ln700_17 = add i8 %p_05511_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="770" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10297.0:4  br i1 %icmp_ln887_13, label %.preheader10293.0.preheader, label %41

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="771" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str68) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln312"/></StgValue>
</operation>

<operation id="772" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_10 = zext i8 %p_05511_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_10"/></StgValue>
</operation>

<operation id="773" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %distance1_V_addr_73 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_10

]]></Node>
<StgValue><ssdm name="distance1_V_addr_73"/></StgValue>
</operation>

<operation id="774" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:3  store i64 0, i64* %distance1_V_addr_73, align 8

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="775" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10297.0

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="776" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.preheader10293.0.preheader:0  br label %.preheader10293.0

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="777" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader10293.0:0  %p_05558_0_0 = phi i13 [ %add_ln700_21, %i15_end ], [ 0, %.preheader10293.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_05558_0_0"/></StgValue>
</operation>

<operation id="778" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
.preheader10293.0:1  %phi_mul25 = phi i20 [ %add_ln327, %i15_end ], [ 0, %.preheader10293.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul25"/></StgValue>
</operation>

<operation id="779" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10293.0:2  %add_ln327 = add i20 %phi_mul25, 156

]]></Node>
<StgValue><ssdm name="add_ln327"/></StgValue>
</operation>

<operation id="780" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10293.0:3  %icmp_ln327 = icmp eq i13 %p_05558_0_0, -1954

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="781" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10293.0:4  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="782" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10293.0:5  %add_ln700_21 = add i13 %p_05558_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="783" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10293.0:6  br i1 %icmp_ln327, label %testing_update_x58_begin, label %i15_begin

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="784" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i15_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str72) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln327"/></StgValue>
</operation>

<operation id="785" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i15_begin:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="786" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
i15_begin:2  br label %37

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="787" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
testing_update_x58_begin:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str67, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="788" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
testing_update_x58_begin:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str84)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="789" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
testing_update_x58_begin:2  br label %.preheader10282.0

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="790" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_05701_0_0 = phi i5 [ 0, %i15_begin ], [ %add_ln700_25, %i16_end ]

]]></Node>
<StgValue><ssdm name="p_05701_0_0"/></StgValue>
</operation>

<operation id="791" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul23 = phi i12 [ 0, %i15_begin ], [ %add_ln328, %i16_end ]

]]></Node>
<StgValue><ssdm name="phi_mul23"/></StgValue>
</operation>

<operation id="792" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln328 = add i12 %phi_mul23, 156

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="793" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln328 = icmp eq i5 %p_05701_0_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="794" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="795" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln700_25 = add i5 %p_05701_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="796" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln328, label %i15_end, label %i16_begin

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="797" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i16_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str73) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln328"/></StgValue>
</operation>

<operation id="798" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i16_begin:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str73)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="799" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
i16_begin:2  br label %39

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="800" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i15_end:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str72, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="801" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
i15_end:1  br label %.preheader10293.0

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="802" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_05687_0_0 = phi i8 [ 0, %i16_begin ], [ %add_ln700_22, %40 ]

]]></Node>
<StgValue><ssdm name="p_05687_0_0"/></StgValue>
</operation>

<operation id="803" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_19 = icmp eq i8 %p_05687_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_19"/></StgValue>
</operation>

<operation id="804" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="805" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_22 = add i8 %p_05687_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="806" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_19, label %.preheader10292.0.preheader, label %40

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="807" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="8">
<![CDATA[
:3  %zext_ln1357_13 = zext i8 %p_05687_0_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1357_13"/></StgValue>
</operation>

<operation id="808" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %add_ln1357_6 = add i20 %phi_mul25, %zext_ln1357_13

]]></Node>
<StgValue><ssdm name="add_ln1357_6"/></StgValue>
</operation>

<operation id="809" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="20">
<![CDATA[
:5  %zext_ln1357_14 = zext i20 %add_ln1357_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_14"/></StgValue>
</operation>

<operation id="810" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hcl_in_train_V_addr_3 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_14

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_addr_3"/></StgValue>
</operation>

<operation id="811" st_id="105" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load_3"/></StgValue>
</operation>

<operation id="812" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
.preheader10292.0.preheader:0  br label %.preheader10292.0

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="813" st_id="106" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="814" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="8">
<![CDATA[
:2  %zext_ln1357_12 = zext i8 %p_05687_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1357_12"/></StgValue>
</operation>

<operation id="815" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln1357_7 = add i12 %phi_mul23, %zext_ln1357_12

]]></Node>
<StgValue><ssdm name="add_ln1357_7"/></StgValue>
</operation>

<operation id="816" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln1357_15 = zext i12 %add_ln1357_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_15"/></StgValue>
</operation>

<operation id="817" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prototype_V_addr_6 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_15

]]></Node>
<StgValue><ssdm name="prototype_V_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="107" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load_3"/></StgValue>
</operation>

<operation id="819" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_3 = load i64* %prototype_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="820" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str74) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln330"/></StgValue>
</operation>

<operation id="821" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_16 = zext i8 %p_05687_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_16"/></StgValue>
</operation>

<operation id="822" st_id="108" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="20">
<![CDATA[
:10  %hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_train_V_load_3"/></StgValue>
</operation>

<operation id="823" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_3 = load i64* %prototype_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_3"/></StgValue>
</operation>

<operation id="824" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %xor_ln1357_3 = xor i64 %prototype_V_load_3, %hcl_in_train_V_load_3

]]></Node>
<StgValue><ssdm name="xor_ln1357_3"/></StgValue>
</operation>

<operation id="825" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %distance1_V_addr_1_71 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_16

]]></Node>
<StgValue><ssdm name="distance1_V_addr_1_71"/></StgValue>
</operation>

<operation id="826" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:14  store i64 %xor_ln1357_3, i64* %distance1_V_addr_1_71, align 8

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="827" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %39

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="828" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10292.0:0  %p_05649_0_0 = phi i8 [ %add_ln700_31, %.preheader10292.0.loopexit ], [ 0, %.preheader10292.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_05649_0_0"/></StgValue>
</operation>

<operation id="829" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10292.0:1  %icmp_ln334 = icmp eq i8 %p_05649_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="830" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10292.0:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="831" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10292.0:3  %add_ln700_31 = add i8 %p_05649_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="832" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10292.0:4  br i1 %icmp_ln334, label %i16_end, label %.preheader10291.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="833" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="8">
<![CDATA[
.preheader10291.preheader.0:1  %zext_ln544_18 = zext i8 %p_05649_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_18"/></StgValue>
</operation>

<operation id="834" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10291.preheader.0:2  %distance1_V_addr_2_68 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_18

]]></Node>
<StgValue><ssdm name="distance1_V_addr_2_68"/></StgValue>
</operation>

<operation id="835" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="8">
<![CDATA[
.preheader10291.preheader.0:3  %distance1_V_load_69 = load i64* %distance1_V_addr_2_68, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_69"/></StgValue>
</operation>

<operation id="836" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i16_end:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str73, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="837" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
i16_end:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="838" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10291.preheader.0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str75) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln334"/></StgValue>
</operation>

<operation id="839" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="8">
<![CDATA[
.preheader10291.preheader.0:3  %distance1_V_load_69 = load i64* %distance1_V_addr_2_68, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_69"/></StgValue>
</operation>

<operation id="840" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
.preheader10291.preheader.0:4  br label %.preheader10290.0

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="841" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader10290.0:0  %p_05837_6_0 = phi i64 [ %and_ln214_3, %38 ], [ %distance1_V_load_69, %.preheader10291.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_05837_6_0"/></StgValue>
</operation>

<operation id="842" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10290.0:1  %icmp_ln887_25 = icmp eq i64 %p_05837_6_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_25"/></StgValue>
</operation>

<operation id="843" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10290.0:2  br i1 %icmp_ln887_25, label %.preheader10292.0.loopexit, label %38

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="844" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln214_3 = add i64 %p_05837_6_0, -1

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="845" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %and_ln214_3 = and i64 %add_ln214_3, %p_05837_6_0

]]></Node>
<StgValue><ssdm name="and_ln214_3"/></StgValue>
</operation>

<operation id="846" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10290.0

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="847" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
.preheader10292.0.loopexit:0  br label %.preheader10292.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="848" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10282.0:0  %p_06080_0_0 = phi i8 [ %add_ln700_20, %46 ], [ 0, %testing_update_x58_begin ]

]]></Node>
<StgValue><ssdm name="p_06080_0_0"/></StgValue>
</operation>

<operation id="849" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10282.0:1  %icmp_ln887_17 = icmp eq i8 %p_06080_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_17"/></StgValue>
</operation>

<operation id="850" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10282.0:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="851" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10282.0:3  %add_ln700_20 = add i8 %p_06080_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="852" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10282.0:4  br i1 %icmp_ln887_17, label %.preheader10278.0.preheader, label %46

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="853" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str85) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln383"/></StgValue>
</operation>

<operation id="854" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_14 = zext i8 %p_06080_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_14"/></StgValue>
</operation>

<operation id="855" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %distance1_V_addr_86 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_14

]]></Node>
<StgValue><ssdm name="distance1_V_addr_86"/></StgValue>
</operation>

<operation id="856" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:3  store i64 0, i64* %distance1_V_addr_86, align 8

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="857" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10282.0

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="858" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
.preheader10278.0.preheader:0  br label %.preheader10278.0

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="859" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader10278.0:0  %p_06126_0_0 = phi i11 [ %add_ln700_28, %i18_end ], [ 0, %.preheader10278.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_06126_0_0"/></StgValue>
</operation>

<operation id="860" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader10278.0:1  %phi_mul29 = phi i18 [ %add_ln398, %i18_end ], [ 0, %.preheader10278.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul29"/></StgValue>
</operation>

<operation id="861" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10278.0:2  %add_ln398 = add i18 %phi_mul29, 156

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="862" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10278.0:3  %icmp_ln398 = icmp eq i11 %p_06126_0_0, -489

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="863" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10278.0:4  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1559, i64 1559, i64 1559)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="864" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10278.0:5  %add_ln700_28 = add i11 %p_06126_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="865" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10278.0:6  br i1 %icmp_ln398, label %testing_update_x58_end, label %i18_begin

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="866" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i18_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str89) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln398"/></StgValue>
</operation>

<operation id="867" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i18_begin:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str89)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="868" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
i18_begin:2  br label %42

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="869" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
testing_update_x58_end:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str84, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="870" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
testing_update_x58_end:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str51, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="871" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
testing_update_x58_end:2  %x35_V = xor i1 %p_02378_0, true

]]></Node>
<StgValue><ssdm name="x35_V"/></StgValue>
</operation>

<operation id="872" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
testing_update_x58_end:3  br label %.preheader10310

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="873" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_06190_0_0 = phi i5 [ 0, %i18_begin ], [ %add_ln700_32, %i19_end ]

]]></Node>
<StgValue><ssdm name="p_06190_0_0"/></StgValue>
</operation>

<operation id="874" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul27 = phi i12 [ 0, %i18_begin ], [ %add_ln399, %i19_end ]

]]></Node>
<StgValue><ssdm name="phi_mul27"/></StgValue>
</operation>

<operation id="875" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln399 = add i12 %phi_mul27, 156

]]></Node>
<StgValue><ssdm name="add_ln399"/></StgValue>
</operation>

<operation id="876" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln399 = icmp eq i5 %p_06190_0_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="877" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="878" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln700_32 = add i5 %p_06190_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="879" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln399, label %i18_end, label %i19_begin

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="880" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i19_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str90) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln399"/></StgValue>
</operation>

<operation id="881" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i19_begin:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str90)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="882" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
i19_begin:2  br label %44

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="883" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i18_end:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str89, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="884" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
i18_end:1  br label %.preheader10278.0

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="885" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_06255_0_0 = phi i8 [ 0, %i19_begin ], [ %add_ln700_30, %45 ]

]]></Node>
<StgValue><ssdm name="p_06255_0_0"/></StgValue>
</operation>

<operation id="886" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_24 = icmp eq i8 %p_06255_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_24"/></StgValue>
</operation>

<operation id="887" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="888" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_30 = add i8 %p_06255_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="889" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_24, label %.preheader10277.0.preheader, label %45

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="890" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="8">
<![CDATA[
:2  %zext_ln1357_16 = zext i8 %p_06255_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1357_16"/></StgValue>
</operation>

<operation id="891" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="18" op_0_bw="8">
<![CDATA[
:3  %zext_ln1357_17 = zext i8 %p_06255_0_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1357_17"/></StgValue>
</operation>

<operation id="892" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %add_ln1357_8 = add i18 %phi_mul29, %zext_ln1357_17

]]></Node>
<StgValue><ssdm name="add_ln1357_8"/></StgValue>
</operation>

<operation id="893" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="18">
<![CDATA[
:5  %zext_ln1357_18 = zext i18 %add_ln1357_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_18"/></StgValue>
</operation>

<operation id="894" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hcl_in_test_V_addr_1 = getelementptr [243204 x i64]* %hcl_in_test_V, i64 0, i64 %zext_ln1357_18

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_addr_1"/></StgValue>
</operation>

<operation id="895" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln1357_9 = add i12 %phi_mul27, %zext_ln1357_16

]]></Node>
<StgValue><ssdm name="add_ln1357_9"/></StgValue>
</operation>

<operation id="896" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln1357_19 = zext i12 %add_ln1357_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1357_19"/></StgValue>
</operation>

<operation id="897" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %prototype_V_addr_7 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_19

]]></Node>
<StgValue><ssdm name="prototype_V_addr_7"/></StgValue>
</operation>

<operation id="898" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="18">
<![CDATA[
:10  %hcl_in_test_V_load_1 = load i64* %hcl_in_test_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_load_1"/></StgValue>
</operation>

<operation id="899" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_5 = load i64* %prototype_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_5"/></StgValue>
</operation>

<operation id="900" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
.preheader10277.0.preheader:0  br label %.preheader10277.0

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="901" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str91) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln401"/></StgValue>
</operation>

<operation id="902" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_19 = zext i8 %p_06255_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_19"/></StgValue>
</operation>

<operation id="903" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="18">
<![CDATA[
:10  %hcl_in_test_V_load_1 = load i64* %hcl_in_test_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hcl_in_test_V_load_1"/></StgValue>
</operation>

<operation id="904" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="12">
<![CDATA[
:11  %prototype_V_load_5 = load i64* %prototype_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="prototype_V_load_5"/></StgValue>
</operation>

<operation id="905" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %xor_ln1357_4 = xor i64 %prototype_V_load_5, %hcl_in_test_V_load_1

]]></Node>
<StgValue><ssdm name="xor_ln1357_4"/></StgValue>
</operation>

<operation id="906" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %distance1_V_addr_1_84 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_19

]]></Node>
<StgValue><ssdm name="distance1_V_addr_1_84"/></StgValue>
</operation>

<operation id="907" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:14  store i64 %xor_ln1357_4, i64* %distance1_V_addr_1_84, align 8

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="908" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %44

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="909" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10277.0:0  %p_06217_0_0 = phi i8 [ %add_ln700_34, %.preheader10277.0.loopexit ], [ 0, %.preheader10277.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_06217_0_0"/></StgValue>
</operation>

<operation id="910" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10277.0:1  %icmp_ln405 = icmp eq i8 %p_06217_0_0, -100

]]></Node>
<StgValue><ssdm name="icmp_ln405"/></StgValue>
</operation>

<operation id="911" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10277.0:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="912" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10277.0:3  %add_ln700_34 = add i8 %p_06217_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="913" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10277.0:4  br i1 %icmp_ln405, label %i19_end, label %.preheader10276.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="914" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="8">
<![CDATA[
.preheader10276.preheader.0:1  %zext_ln544_20 = zext i8 %p_06217_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_20"/></StgValue>
</operation>

<operation id="915" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10276.preheader.0:2  %distance1_V_addr_2_81 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_20

]]></Node>
<StgValue><ssdm name="distance1_V_addr_2_81"/></StgValue>
</operation>

<operation id="916" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
.preheader10276.preheader.0:3  %distance1_V_load_82 = load i64* %distance1_V_addr_2_81, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_82"/></StgValue>
</operation>

<operation id="917" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i19_end:0  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str90, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="918" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
i19_end:1  br label %42

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="919" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10276.preheader.0:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str92) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln405"/></StgValue>
</operation>

<operation id="920" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
.preheader10276.preheader.0:3  %distance1_V_load_82 = load i64* %distance1_V_addr_2_81, align 8

]]></Node>
<StgValue><ssdm name="distance1_V_load_82"/></StgValue>
</operation>

<operation id="921" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
.preheader10276.preheader.0:4  br label %.preheader10275.0

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="922" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader10275.0:0  %p_06407_6_0 = phi i64 [ %and_ln214_4, %43 ], [ %distance1_V_load_82, %.preheader10276.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_06407_6_0"/></StgValue>
</operation>

<operation id="923" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10275.0:1  %icmp_ln887_27 = icmp eq i64 %p_06407_6_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_27"/></StgValue>
</operation>

<operation id="924" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10275.0:2  br i1 %icmp_ln887_27, label %.preheader10277.0.loopexit, label %43

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="925" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln214_4 = add i64 %p_06407_6_0, -1

]]></Node>
<StgValue><ssdm name="add_ln214_4"/></StgValue>
</operation>

<operation id="926" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %and_ln214_4 = and i64 %add_ln214_4, %p_06407_6_0

]]></Node>
<StgValue><ssdm name="and_ln214_4"/></StgValue>
</operation>

<operation id="927" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10275.0

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="928" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
.preheader10277.0.loopexit:0  br label %.preheader10277.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
