
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2874.359 ; gain = 0.023 ; free physical = 3869 ; free virtual = 7172
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5269
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2874.359 ; gain = 0.000 ; free physical = 3045 ; free virtual = 6388
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.runs/synth_1/.Xil/Vivado-5211-ubuntu2004/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.runs/synth_1/.Xil/Vivado-5211-ubuntu2004/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:1]
WARNING: [Synth 8-6014] Unused sequential element ena_data_ram_reg was removed.  [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:247]
WARNING: [Synth 8-3848] Net tap_WE in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:29]
WARNING: [Synth 8-3848] Net tap_EN in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:30]
WARNING: [Synth 8-3848] Net tap_Di in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:31]
WARNING: [Synth 8-3848] Net tap_A in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:32]
WARNING: [Synth 8-3848] Net data_WE in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:36]
WARNING: [Synth 8-3848] Net data_EN in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:37]
WARNING: [Synth 8-3848] Net data_Di in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:38]
WARNING: [Synth 8-3848] Net data_A in module/entity fir does not have driver. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:39]
WARNING: [Synth 8-3917] design fir has port sm_tlast driven by constant 0
WARNING: [Synth 8-7129] Port tap_WE[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_EN in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[15] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[14] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[13] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[12] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[7] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[4] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[7] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[4] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_A[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_WE[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_WE[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_WE[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_WE[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_EN in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[15] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[14] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[13] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[12] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[7] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[4] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Di[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[7] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[4] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_A[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port rready in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_tlast in module fir is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2874.359 ; gain = 0.000 ; free physical = 3091 ; free virtual = 6443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2874.359 ; gain = 0.000 ; free physical = 3093 ; free virtual = 6445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2874.359 ; gain = 0.000 ; free physical = 3093 ; free virtual = 6445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.359 ; gain = 0.000 ; free physical = 3093 ; free virtual = 6445
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'tap_ram'
Finished Parsing XDC File [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'tap_ram'
Parsing XDC File [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_ram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.367 ; gain = 0.000 ; free physical = 2995 ; free virtual = 6361
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.367 ; gain = 0.000 ; free physical = 2995 ; free virtual = 6361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 3034 ; free virtual = 6400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 3034 ; free virtual = 6400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for data_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tap_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 3034 ; free virtual = 6400
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'araddr_valid_reg' and it is trimmed from '12' to '8' bits. [/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.srcs/sources_1/imports/Downloads/fir.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 3022 ; free virtual = 6391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fir has port sm_tlast driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2998 ; free virtual = 6376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2877 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2876 ; free virtual = 6263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen   |     1|
|2     |blk_mem_gen_0 |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |    77|
|5     |LUT1          |     3|
|6     |LUT2          |   243|
|7     |LUT3          |    83|
|8     |LUT4          |    55|
|9     |LUT5          |    47|
|10    |LUT6          |   382|
|11    |FDRE          |   278|
|12    |FDSE          |    34|
|13    |IBUF          |    95|
|14    |OBUF          |    71|
|15    |OBUFT         |    98|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.367 ; gain = 16.008 ; free physical = 2862 ; free virtual = 6249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2890.367 ; gain = 0.000 ; free physical = 2936 ; free virtual = 6323
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.375 ; gain = 16.008 ; free physical = 2936 ; free virtual = 6323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.375 ; gain = 0.000 ; free physical = 3005 ; free virtual = 6395
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fir' is not ideal for floorplanning, since the cellview 'fir' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.375 ; gain = 0.000 ; free physical = 2955 ; free virtual = 6345
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c6661db5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2890.375 ; gain = 16.016 ; free physical = 3134 ; free virtual = 6524
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Documents/VivadoProject/lab3_2/lab3_2.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 05:14:57 2025...
