

================================================================
== Vitis HLS Report for 'runLayer_Pipeline_2'
================================================================
* Date:           Thu Mar  3 10:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.884 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    152|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |arrayidx_sum_fu_101_p2  |         +|   0|  0|  14|           9|           9|
    |empty_15_fu_111_p2      |         +|   0|  0|  71|          64|           1|
    |exitcond_fu_117_p2      |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 116|         138|          76|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |loop_index_fu_42                  |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   67|        134|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv5_cast_reg_139                |  16|   0|   64|         48|
    |loop_index_fu_42                  |  64|   0|   64|          0|
    |loop_index_load_reg_144           |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|   0|  197|         48|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runLayer_Pipeline_2|  return value|
|mul_ln27              |   in|    9|     ap_none|             mul_ln27|        scalar|
|weights_address0      |  out|    9|   ap_memory|              weights|         array|
|weights_ce0           |  out|    1|   ap_memory|              weights|         array|
|weights_q0            |   in|   16|   ap_memory|              weights|         array|
|tmp_weights_address0  |  out|    7|   ap_memory|          tmp_weights|         array|
|tmp_weights_ce0       |  out|    1|   ap_memory|          tmp_weights|         array|
|tmp_weights_we0       |  out|    1|   ap_memory|          tmp_weights|         array|
|tmp_weights_d0        |  out|   16|   ap_memory|          tmp_weights|         array|
|conv5                 |   in|   16|     ap_none|                conv5|        scalar|
+----------------------+-----+-----+------------+---------------------+--------------+

