--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, Altera MegaCore Function License 
--Agreement, or other applicable license agreement, including, 
--without limitation, that your use is for the sole purpose of 
--programming logic devices manufactured by Altera and sold by 
--Altera or its authorized distributors.  Please refer to the 
--applicable agreement for further details.


component test
	PORT
	(
		ir_out		: IN STD_LOGIC_VECTOR (0 DOWNTO 0);
		tdo		: IN STD_LOGIC ;
		ir_in		: OUT STD_LOGIC_VECTOR (0 DOWNTO 0);
		jtag_state_cdr		: OUT STD_LOGIC ;
		jtag_state_cir		: OUT STD_LOGIC ;
		jtag_state_e1dr		: OUT STD_LOGIC ;
		jtag_state_e1ir		: OUT STD_LOGIC ;
		jtag_state_e2dr		: OUT STD_LOGIC ;
		jtag_state_e2ir		: OUT STD_LOGIC ;
		jtag_state_pdr		: OUT STD_LOGIC ;
		jtag_state_pir		: OUT STD_LOGIC ;
		jtag_state_rti		: OUT STD_LOGIC ;
		jtag_state_sdr		: OUT STD_LOGIC ;
		jtag_state_sdrs		: OUT STD_LOGIC ;
		jtag_state_sir		: OUT STD_LOGIC ;
		jtag_state_sirs		: OUT STD_LOGIC ;
		jtag_state_tlr		: OUT STD_LOGIC ;
		jtag_state_udr		: OUT STD_LOGIC ;
		jtag_state_uir		: OUT STD_LOGIC ;
		tck		: OUT STD_LOGIC ;
		tdi		: OUT STD_LOGIC ;
		tms		: OUT STD_LOGIC ;
		virtual_state_cdr		: OUT STD_LOGIC ;
		virtual_state_cir		: OUT STD_LOGIC ;
		virtual_state_e1dr		: OUT STD_LOGIC ;
		virtual_state_e2dr		: OUT STD_LOGIC ;
		virtual_state_pdr		: OUT STD_LOGIC ;
		virtual_state_sdr		: OUT STD_LOGIC ;
		virtual_state_udr		: OUT STD_LOGIC ;
		virtual_state_uir		: OUT STD_LOGIC 
	);
end component;
