$date
	Tue Apr  1 11:53:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dynamic_clock_gating $end
$var wire 1 ! gated_clk $end
$var reg 1 " activity $end
$var reg 1 # clk $end
$var reg 1 $ reset_n $end
$scope module uut $end
$var wire 1 " activity $end
$var wire 1 # clk $end
$var wire 1 $ reset_n $end
$var wire 1 ! gated_clk $end
$var reg 1 % enable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1$
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
1"
#75000
1!
1%
1#
#80000
0!
0#
#85000
1!
1#
#90000
0!
0#
#95000
1!
1#
#100000
0!
0#
#105000
1!
1#
#110000
0!
0#
#115000
1!
1#
#120000
0!
0#
0"
#125000
0%
0!
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
1"
#155000
1!
1%
1#
#160000
0!
0#
#165000
1!
1#
#170000
0!
0#
#175000
1!
1#
#180000
0!
0#
0"
#185000
0%
0!
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
1"
#215000
1!
1%
1#
#220000
0!
0#
#225000
1!
1#
#230000
0!
0#
#235000
1!
1#
#240000
0!
0#
0"
#245000
0%
0!
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
1"
0$
#275000
1#
#280000
0#
#285000
1#
#290000
0#
1$
#295000
1!
1%
1#
#300000
0!
0#
#305000
1!
1#
#310000
0!
0#
#315000
1!
1#
#320000
0!
0#
