

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_90_3'
================================================================
* Date:           Mon Oct  7 21:30:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      228|      228|  1.036 us|  1.036 us|  228|  228|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_3  |      226|      226|         3|          1|          1|   225|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       78|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       78|       79|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln90_fu_126_p2         |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln90_fu_120_p2        |      icmp|   0|  0|  15|           8|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          18|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar71_load  |   9|          2|    8|         16|
    |gmem1_blk_n_R                   |   9|          2|    1|          2|
    |indvar71_fu_68                  |   9|          2|    8|         16|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  45|         10|   19|         38|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln90_reg_184                 |   1|   0|    1|          0|
    |indvar71_fu_68                    |   8|   0|    8|          0|
    |trunc_ln4_reg_188                 |  32|   0|   32|          0|
    |v1_load2_fu_72                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  78|   0|   78|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_90_3|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                gmem1|       pointer|
|sext_ln90             |   in|   58|     ap_none|                            sext_ln90|        scalar|
|v1_address0           |  out|    7|   ap_memory|                                   v1|         array|
|v1_ce0                |  out|    1|   ap_memory|                                   v1|         array|
|v1_we0                |  out|    1|   ap_memory|                                   v1|         array|
|v1_d0                 |  out|   32|   ap_memory|                                   v1|         array|
|v1_load2_out          |  out|   32|      ap_vld|                         v1_load2_out|       pointer|
|v1_load2_out_ap_vld   |  out|    1|      ap_vld|                         v1_load2_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

