<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Project 2 - Analysis of Hashing Algorithms on FPGAs</title>
  <link rel="stylesheet" href="assets/css/projects.css">
</head>

<body>
  <div class="container">
    <header>
      <h1>Analysis of Hashing Algorithms on FPGAs</h1>
    </header>
    <main>
      <section id="project-overview">
        <h2>Project Overview</h2>
        <p>This project compares the performance and efficiency of MD5 and MD6 hashing algorithm implementations across different programming languages: Verilog, C++, and OpenCL. The focus is on evaluating execution time and leveraging parallelisation capabilities to enhance performance on FPGAs.</p>
      </section>
      <section id="project-objectives">
        <h2>Objectives</h2>
        <ul>
          <li>Implement MD5 and MD6 hashing algorithms in Verilog, C++, and OpenCL.</li>
          <li>Evaluate the performance of each implementation.</li>
          <li>Compare the efficiency of software and hardware implementations.</li>
          <li>Explore the potential of parallelisation in improving performance.</li>
        </ul>
      </section>
      <section id="technologies-used">
        <h2>Technologies Used</h2>
        <ul>
          <li>MD5 and MD6 hashing algorithms</li>
          <li>Verilog for FPGA implementation</li>
          <li>C++ for software implementation</li>
          <li>OpenCL for parallel computing</li>
          <li>Nexys A7 FPGA development board</li>
        </ul>
      </section>
      <section id="project-details">
        <h2>Project Details</h2>
        <p>The project involves the following tasks:</p>
        <ol>
          <li>Sequential implementation of MD5 in C++ to establish a performance baseline.</li>
          <li>Hardware implementation of MD5 using Verilog on an FPGA.</li>
          <li>Parallel implementation of MD5 using OpenCL to explore parallelisation capabilities.</li>
          <li>Sequential and parallel implementations of MD6 in C++.</li>
          <li>Performance evaluation based on execution time and throughput.</li>
        </ol>
      </section>
      <section id="project-results">
        <h2>Results</h2>
        <p>The analysis showed that the parallelised MD6 implementation in C++ provided the best performance across various input sizes. The hardware implementation of MD5 using Verilog demonstrated significant speedup for small input sizes, highlighting the efficiency of dedicated hardware for specific tasks.</p>
      </section>
      <section id="project-document">
        <h2>Project Document</h2>
        <p>For more detailed information, you can view the full project document here:</p>
        <a href="assets/img/Projects Docs/project2/Analysis%20of%20Hashing%20Algorithms%20on%20FPGAs.pdf" target="_blank">View the Project Document (PDF)</a>
      </section>
    </main>
    <footer>
      <a href="index.html">Back to Homepage</a>
    </footer>
  </div>
</body>

</html>
