
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     3    0.015058    0.075325    0.050061    1.050061 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.075325    0.000000    1.050061 ^ _097_/A (sky130_fd_sc_hd__nor3_2)
     2    0.003126    0.031238    0.047026    1.097088 v _097_/Y (sky130_fd_sc_hd__nor3_2)
                                                         _054_ (net)
                      0.031238    0.000000    1.097088 v _098_/B (sky130_fd_sc_hd__or2_2)
     3    0.011447    0.081460    0.302630    1.399717 v _098_/X (sky130_fd_sc_hd__or2_2)
                                                         _055_ (net)
                      0.081460    0.000000    1.399717 v _099_/B (sky130_fd_sc_hd__xor2_2)
     1    0.001261    0.048847    0.141052    1.540769 v _099_/X (sky130_fd_sc_hd__xor2_2)
                                                         _056_ (net)
                      0.048847    0.000000    1.540769 v _100_/D (sky130_fd_sc_hd__or4_2)
     3    0.010584    0.133891    0.587036    2.127805 v _100_/X (sky130_fd_sc_hd__or4_2)
                                                         _057_ (net)
                      0.133891    0.000000    2.127805 v _115_/A1 (sky130_fd_sc_hd__o21bai_2)
     1    0.033442    0.399070    0.385367    2.513172 ^ _115_/Y (sky130_fd_sc_hd__o21bai_2)
                                                         div_ready_o (net)
                      0.399070    0.000000    2.513172 ^ div_ready_o (out)
                                              2.513172   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.513172   data arrival time
---------------------------------------------------------------------------------------------
                                              1.236828   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk_i                                    10     16     -6 (VIOLATED)
rst_ni                                   10     16     -6 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 107 unannotated drivers.
 clk_i
 div_i[0]
 div_i[1]
 div_i[2]
 div_i[3]
 div_valid_i
 en_i
 rst_ni
 test_mode_en_i
 _077_/Y
 _078_/Y
 _079_/Y
 _080_/Y
 _081_/Y
 _082_/Y
 _083_/X
 _084_/Y
 _085_/X
 _086_/Y
 _087_/Y
 _088_/X
 _089_/X
 _090_/X
 _091_/X
 _092_/Y
 _093_/X
 _094_/X
 _095_/X
 _096_/X
 _097_/Y
 _098_/X
 _099_/X
 _100_/X
 _101_/X
 _102_/Y
 _103_/X
 _104_/Y
 _105_/X
 _106_/Y
 _107_/X
 _108_/X
 _109_/Y
 _110_/X
 _111_/X
 _112_/X
 _113_/X
 _114_/Y
 _115_/Y
 _116_/X
 _117_/Y
 _118_/Y
 _119_/Y
 _120_/X
 _121_/Y
 _122_/X
 _123_/X
 _124_/X
 _125_/X
 _126_/Y
 _127_/Y
 _128_/X
 _129_/Y
 _130_/X
 _131_/X
 _132_/X
 _133_/X
 _134_/X
 _135_/X
 _136_/X
 _137_/X
 _138_/X
 _139_/Y
 _140_/X
 _141_/Y
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/X
 _148_/Y
 _149_/Y
 _150_/Y
 _151_/Y
 _152_/X
 _153_/X
 _154_/X
 _155_/X
 _156_/X
 _157_/X
 _158_/Q
 _159_/Q
 _160_/Q
 _161_/Q
 _162_/Q
 _163_/Q
 _164_/Q
 _165_/Q
 _166_/Q
 _167_/Q
 _168_/Q
 _169_/Q
 _170_/Q
 _171_/Q
 _172_/Q
 _173_/Q
 _174_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 unclocked register/latch pins.
  _158_/CLK
  _159_/CLK
  _160_/CLK
  _161_/CLK
  _162_/CLK
  _163_/CLK
  _164_/CLK
  _165_/CLK
  _166_/CLK
  _167_/CLK
  _168_/CLK
  _169_/CLK
  _170_/CLK
  _171_/CLK
  _172_/CLK
  _173_/CLK
  _174_/GATE
Warning: There are 21 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  _158_/D
  _159_/D
  _160_/D
  _161_/D
  _162_/D
  _163_/D
  _164_/D
  _165_/D
  _166_/D
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
