// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_3_sub\Mysubsystem_26.v
// Created: 2024-07-02 03:40:34
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1830_3_sub/Subsystem/Mysubsystem_26
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] In1;  // ufix16_En7
  input   [7:0] In2;  // uint8
  output  Out1;


  reg [7:0] cfblk179_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk179_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk179_out1;  // uint8
  reg [15:0] cfblk177_reg [0:1];  // ufix16 [2]
  wire [15:0] cfblk177_reg_next [0:1];  // ufix16_En7 [2]
  wire [15:0] cfblk177_out1;  // ufix16_En7
  wire [15:0] cfblk1_1_cast;  // ufix16_En7
  wire cfblk1_relop1;


  always @(posedge clk or posedge reset)
    begin : cfblk179_process
      if (reset == 1'b1) begin
        cfblk179_reg[0] <= 8'b00000000;
        cfblk179_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk179_reg[0] <= cfblk179_reg_next[0];
          cfblk179_reg[1] <= cfblk179_reg_next[1];
        end
      end
    end

  assign cfblk179_out1 = cfblk179_reg[1];
  assign cfblk179_reg_next[0] = In2;
  assign cfblk179_reg_next[1] = cfblk179_reg[0];



  always @(posedge clk or posedge reset)
    begin : cfblk177_process
      if (reset == 1'b1) begin
        cfblk177_reg[0] <= 16'b0000000000000000;
        cfblk177_reg[1] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          cfblk177_reg[0] <= cfblk177_reg_next[0];
          cfblk177_reg[1] <= cfblk177_reg_next[1];
        end
      end
    end

  assign cfblk177_out1 = cfblk177_reg[1];
  assign cfblk177_reg_next[0] = In1;
  assign cfblk177_reg_next[1] = cfblk177_reg[0];



  assign cfblk1_1_cast = {1'b0, {cfblk179_out1, 7'b0000000}};
  assign cfblk1_relop1 = cfblk1_1_cast <= cfblk177_out1;



  assign Out1 = cfblk1_relop1;

endmodule  // Mysubsystem_26

