set rtl_all {   \
    ./rtl/serial_adder.v \
    ./rtl/PE_TOP_4.v \
    ./rtl/MERGE_PE_TOP.v \
    ./rtl/PE_TOP_6.v \
    ./rtl/MAC_5.v \
    ./rtl/PE_ROW_6.v \
    ./rtl/MAC_6.v \
    ./rtl/PE_4.v \
    ./rtl/NZ_GEN_6.v \
    ./rtl/PE_TOP_5.v \
    ./rtl/PE_ARRAY.v \
    ./rtl/MERGE_PE_COMB.v \
    ./rtl/log2.vh \
    ./rtl/MAC_4.v \
    ./rtl/PE_ROW_4.v \
    ./rtl/NZ_GEN_4.v \
    ./rtl/NZ_GEN_5.v \
    ./rtl/PE_ROW_5.v \
    ./rtl/PE_6.v \
    ./rtl/priority_encoder.v \
    ./rtl/PE_5.v \
}
