# UART-Protocol-using-Verilog
This is a verilog project implementing UART transmitter and receiver module
