Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct  5 15:31:44 2016
| Host         : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file {/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/Reports Jeffrey/Single/timing_jeffrey_single.txt}
| Design       : CORDIC_Arch2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.235        0.000                      0                 1952        0.132        0.000                      0                 1952        4.500        0.000                       0                   654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.235        0.000                      0                 1299        0.132        0.000                      0                 1299        4.500        0.000                       0                   654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.778        0.000                      0                  653        0.634        0.000                      0                  653  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Exp_Operation_Module/Overflow/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.095ns (37.218%)  route 3.534ns (62.782%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/CLK
                         FDCE                                         r  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.997     3.929    add_subt_module/FS_Module/add_overflow_flag
                                                                      f  add_subt_module/FS_Module/Q[3]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  add_subt_module/FS_Module/Q[3]_i_6/O
                         net (fo=11, unplaced)        0.495     4.719    add_subt_module/Sel_B/FSM_exp_operation_A_S
                                                                      r  add_subt_module/Sel_B/Q[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  add_subt_module/Sel_B/Q[3]_i_5/O
                         net (fo=2, unplaced)         0.460     5.303    add_subt_module/Exp_Operation_Module/exp_add_subt/Q_reg[26][0]
                                                                      r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/O
                         net (fo=1, unplaced)         0.000     5.427    add_subt_module/Sel_B/Q_reg[26][1]
                                                                      r  add_subt_module/Sel_B/Q_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.070 r  add_subt_module/Sel_B/Q_reg[3]_i_1/O[3]
                         net (fo=3, unplaced)         0.618     6.688    add_subt_module/Exp_Operation_Module/Overflow/Q_reg[1][3]
                                                                      r  add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_3__1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307     6.995 f  add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_3__1/O
                         net (fo=1, unplaced)         0.964     7.959    add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_3__1_n_0
                                                                      f  add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_1__11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_1__11/O
                         net (fo=1, unplaced)         0.000     8.083    add_subt_module/Exp_Operation_Module/Overflow/Q[0]_i_1__11_n_0
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/Overflow/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/Exp_Operation_Module/Overflow/CLK
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/Overflow/Q_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/Exp_Operation_Module/Overflow/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Exp_Operation_Module/Underflow/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.205ns (40.932%)  route 3.182ns (59.068%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/CLK
                         FDCE                                         r  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.997     3.929    add_subt_module/FS_Module/add_overflow_flag
                                                                      f  add_subt_module/FS_Module/Q[3]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  add_subt_module/FS_Module/Q[3]_i_6/O
                         net (fo=11, unplaced)        0.495     4.719    add_subt_module/Sel_B/FSM_exp_operation_A_S
                                                                      r  add_subt_module/Sel_B/Q[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  add_subt_module/Sel_B/Q[3]_i_5/O
                         net (fo=2, unplaced)         0.460     5.303    add_subt_module/Exp_Operation_Module/exp_add_subt/Q_reg[26][0]
                                                                      r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/O
                         net (fo=1, unplaced)         0.000     5.427    add_subt_module/Sel_B/Q_reg[26][1]
                                                                      r  add_subt_module/Sel_B/Q_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.960 r  add_subt_module/Sel_B/Q_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    add_subt_module/Sel_B/Q_reg[3]_i_1_n_0
                                                                      r  add_subt_module/Sel_B/Q_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.192 f  add_subt_module/Sel_B/Q_reg[7]_i_2/O[0]
                         net (fo=3, unplaced)         0.781     6.973    add_subt_module/Exp_Operation_Module/Underflow/Q_reg[1][3]
                                                                      f  add_subt_module/Exp_Operation_Module/Underflow/Q[0]_i_2__4/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     7.268 f  add_subt_module/Exp_Operation_Module/Underflow/Q[0]_i_2__4/O
                         net (fo=1, unplaced)         0.449     7.717    add_subt_module/FS_Module/Q_reg[0]_10
                                                                      f  add_subt_module/FS_Module/Q[0]_i_1__16/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.841 r  add_subt_module/FS_Module/Q[0]_i_1__16/O
                         net (fo=1, unplaced)         0.000     7.841    add_subt_module/Exp_Operation_Module/Underflow/Q_reg[0]_1
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/Underflow/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/Exp_Operation_Module/Underflow/CLK
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/Underflow/Q_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/Exp_Operation_Module/Underflow/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 cordic_FSM/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_cordic
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 3.407ns (67.587%)  route 1.634ns (32.413%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  cordic_FSM/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, unplaced)        0.831     3.763    cordic_FSM/out[3]
                                                                      r  cordic_FSM/ready_cordic_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.058 r  cordic_FSM/ready_cordic_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.803     4.861    ready_cordic_OBUF
                                                                      r  ready_cordic_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.495 r  ready_cordic_OBUF_inst/O
                         net (fo=0)                   0.000     7.495    ready_cordic
                                                                      r  ready_cordic (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 r_mode[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.343ns (40.156%)  route 2.002ns (59.844%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  r_mode[0] (IN)
                         net (fo=0)                   0.000     3.000    r_mode[0]
                                                                      r  r_mode_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 r  r_mode_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.803     4.774    add_subt_module/Barrel_Shifter_module/Output_Reg/r_mode_IBUF[0]
                                                                      r  add_subt_module/Barrel_Shifter_module/Output_Reg/FSM_sequential_state_reg[2]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.898 f  add_subt_module/Barrel_Shifter_module/Output_Reg/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, unplaced)         0.750     5.648    add_subt_module/FS_Module/round_flag
                                                                      f  add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.772 r  add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.449     6.221    add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_5_n_0
                                                                      r  add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.345 r  add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=1, unplaced)         0.000     6.345    add_subt_module/FS_Module/FSM_sequential_state_reg[3]_i_2_n_0
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Setup_fdce_C_D)        0.044    12.139    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.109ns (52.216%)  route 1.930ns (47.784%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Oper_Start_in_module/XRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/Q
                         net (fo=5, unplaced)         0.993     3.925    add_subt_module/Oper_Start_in_module/XRegister/Q[4]
                                                                      r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.220    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[10][1]
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.753 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.753    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.870 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.870    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.122 f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CO[2]
                         net (fo=3, unplaced)         0.470     5.592    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[0][0]
                                                                      f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.310     5.902 f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=3, unplaced)         0.467     6.369    add_subt_module/FS_Module/zero_flag
                                                                      f  add_subt_module/FS_Module/FSM_sequential_state_reg[0]_i_1__0/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.493 r  add_subt_module/FS_Module/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.493    add_subt_module/FS_Module/FSM_sequential_state_reg[0]_i_1__0_n_0
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.109ns (52.216%)  route 1.930ns (47.784%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Oper_Start_in_module/XRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/Q
                         net (fo=5, unplaced)         0.993     3.925    add_subt_module/Oper_Start_in_module/XRegister/Q[4]
                                                                      r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.220    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[10][1]
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.753 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.753    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.870 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.870    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.122 f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CO[2]
                         net (fo=3, unplaced)         0.470     5.592    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[0][0]
                                                                      f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.310     5.902 f  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=3, unplaced)         0.467     6.369    add_subt_module/FS_Module/zero_flag
                                                                      f  add_subt_module/FS_Module/FSM_sequential_state_reg[1]_i_1__0/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.493 r  add_subt_module/FS_Module/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.493    add_subt_module/FS_Module/FSM_sequential_state_reg[1]_i_1__0_n_0
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.109ns (52.216%)  route 1.930ns (47.784%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Oper_Start_in_module/XRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  add_subt_module/Oper_Start_in_module/XRegister/Q_reg[4]/Q
                         net (fo=5, unplaced)         0.993     3.925    add_subt_module/Oper_Start_in_module/XRegister/Q[4]
                                                                      r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  add_subt_module/Oper_Start_in_module/XRegister/eqXY_o_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.220    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[10][1]
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.753 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.753    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.870 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.870    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__0_n_0
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.122 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/eqXY_o_carry__1/CO[2]
                         net (fo=3, unplaced)         0.470     5.592    add_subt_module/Oper_Start_in_module/Magnitude_Comparator/Q_reg[0][0]
                                                                      r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.310     5.902 r  add_subt_module/Oper_Start_in_module/Magnitude_Comparator/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=3, unplaced)         0.467     6.369    add_subt_module/FS_Module/zero_flag
                                                                      r  add_subt_module/FS_Module/FSM_sequential_state_reg[2]_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.493 r  add_subt_module/FS_Module/FSM_sequential_state_reg[2]_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.493    add_subt_module/FS_Module/FSM_sequential_state_reg[2]_i_1__0_n_0
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Exp_Operation_Module/exp_result/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.891ns (49.206%)  route 1.952ns (50.794%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/CLK
                         FDCE                                         r  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.997     3.929    add_subt_module/FS_Module/add_overflow_flag
                                                                      f  add_subt_module/FS_Module/Q[3]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  add_subt_module/FS_Module/Q[3]_i_6/O
                         net (fo=11, unplaced)        0.495     4.719    add_subt_module/Sel_B/FSM_exp_operation_A_S
                                                                      r  add_subt_module/Sel_B/Q[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  add_subt_module/Sel_B/Q[3]_i_5/O
                         net (fo=2, unplaced)         0.460     5.303    add_subt_module/Exp_Operation_Module/exp_add_subt/Q_reg[26][0]
                                                                      r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/O
                         net (fo=1, unplaced)         0.000     5.427    add_subt_module/Sel_B/Q_reg[26][1]
                                                                      r  add_subt_module/Sel_B/Q_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.960 r  add_subt_module/Sel_B/Q_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    add_subt_module/Sel_B/Q_reg[3]_i_1_n_0
                                                                      r  add_subt_module/Sel_B/Q_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.297 r  add_subt_module/Sel_B/Q_reg[7]_i_2/O[1]
                         net (fo=3, unplaced)         0.000     6.297    add_subt_module/Exp_Operation_Module/exp_result/Q_reg[1]_0[5]
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/exp_result/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/Exp_Operation_Module/exp_result/CLK
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/exp_result/Q_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.076    12.350    add_subt_module/Exp_Operation_Module/exp_result/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Exp_Operation_Module/exp_result/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.885ns (49.127%)  route 1.952ns (50.873%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/CLK
                         FDCE                                         r  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  add_subt_module/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.997     3.929    add_subt_module/FS_Module/add_overflow_flag
                                                                      f  add_subt_module/FS_Module/Q[3]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  add_subt_module/FS_Module/Q[3]_i_6/O
                         net (fo=11, unplaced)        0.495     4.719    add_subt_module/Sel_B/FSM_exp_operation_A_S
                                                                      r  add_subt_module/Sel_B/Q[3]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  add_subt_module/Sel_B/Q[3]_i_5/O
                         net (fo=2, unplaced)         0.460     5.303    add_subt_module/Exp_Operation_Module/exp_add_subt/Q_reg[26][0]
                                                                      r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  add_subt_module/Exp_Operation_Module/exp_add_subt/Q[3]_i_9/O
                         net (fo=1, unplaced)         0.000     5.427    add_subt_module/Sel_B/Q_reg[26][1]
                                                                      r  add_subt_module/Sel_B/Q_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.960 r  add_subt_module/Sel_B/Q_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    add_subt_module/Sel_B/Q_reg[3]_i_1_n_0
                                                                      r  add_subt_module/Sel_B/Q_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.291 r  add_subt_module/Sel_B/Q_reg[7]_i_2/O[3]
                         net (fo=3, unplaced)         0.000     6.291    add_subt_module/Exp_Operation_Module/exp_result/Q_reg[1]_0[7]
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/exp_result/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/Exp_Operation_Module/exp_result/CLK
                         FDCE                                         r  add_subt_module/Exp_Operation_Module/exp_result/Q_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.076    12.350    add_subt_module/Exp_Operation_Module/exp_result/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.145ns (30.404%)  route 2.621ns (69.596%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.872     3.804    add_subt_module/FS_Module/out[1]
                                                                      f  add_subt_module/FS_Module/Q[25]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.099 r  add_subt_module/FS_Module/Q[25]_i_5/O
                         net (fo=54, unplaced)        0.533     4.632    add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/FSM_barrel_shifter_L_R
                                                                      r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.756 r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_3/O
                         net (fo=2, unplaced)         0.460     5.216    add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_3_n_0
                                                                      r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.340 r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_2/O
                         net (fo=4, unplaced)         0.756     6.096    add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[6]_i_2_n_0
                                                                      r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[0]_i_1__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q[0]_i_1__5/O
                         net (fo=1, unplaced)         0.000     6.220    add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[2]_0[0]
                         FDCE                                         r  add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/CLK
                         FDCE                                         r  add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    add_subt_module/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  6.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_sign/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/ASRegister/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_sign/CLK
                         FDCE                                         r  reg_sign/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_sign/Q_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    cont_var/d_ff3_sign_out
                                                                      r  cont_var/Q[0]_i_1__17/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.055 r  cont_var/Q[0]_i_1__17/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/ASRegister/count_reg[0]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/ASRegister/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/ASRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/ASRegister/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/ASRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[0]
                                                                      r  reg_ch_mux_2/Q[0]_i_1__2/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[0]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[10]
                                                                      r  reg_ch_mux_2/Q[10]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[10]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[10]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[11]
                                                                      r  reg_ch_mux_2/Q[11]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[11]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[11]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[12]
                                                                      r  reg_ch_mux_2/Q[12]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[12]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[12]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[13]
                                                                      r  reg_ch_mux_2/Q[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[13]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[14]
                                                                      r  reg_ch_mux_2/Q[14]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[14]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[14]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[15]
                                                                      r  reg_ch_mux_2/Q[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[15]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[16]
                                                                      r  reg_ch_mux_2/Q[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[16]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_shift_y/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/Oper_Start_in_module/YRegister/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    reg_shift_y/CLK
                         FDCE                                         r  reg_shift_y/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_shift_y/Q_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.957    reg_ch_mux_2/Q_reg[31]_0[17]
                                                                      r  reg_ch_mux_2/Q[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  reg_ch_mux_2/Q[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    add_subt_module/Oper_Start_in_module/YRegister/D[17]
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/Oper_Start_in_module/YRegister/CLK
                         FDCE                                         r  add_subt_module/Oper_Start_in_module/YRegister/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    add_subt_module/Oper_Start_in_module/YRegister/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                add_subt_module/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    add_subt_module/FS_Module/AR[0]
                         FDCE                                         f  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    add_subt_module/FS_Module/AR[0]
                         FDCE                                         f  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    add_subt_module/FS_Module/AR[0]
                         FDCE                                         f  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    add_subt_module/FS_Module/AR[0]
                         FDCE                                         f  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    add_subt_module/FS_Module/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cordic_FSM/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    cordic_FSM/rst[0]
                         FDCE                                         f  cordic_FSM/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    cordic_FSM/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cordic_FSM/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    cordic_FSM/rst[0]
                         FDCE                                         f  cordic_FSM/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    cordic_FSM/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cordic_FSM/FSM_sequential_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    cordic_FSM/rst[0]
                         FDCE                                         f  cordic_FSM/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    cordic_FSM/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cordic_FSM/FSM_sequential_state_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     3.389 f  rst_IBUF_inst/O
                         net (fo=8, unplaced)         0.356     3.745    cordic_FSM/rst[0]
                         FDCE                                         f  cordic_FSM/FSM_sequential_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    10.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    10.539    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114    10.679    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.000    10.679    
                         clock uncertainty           -0.035    10.643    
                         FDCE (Recov_fdce_C_CLR)     -0.120    10.523    cordic_FSM/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 cordic_FSM/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.773ns (33.333%)  route 1.546ns (66.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  cordic_FSM/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, unplaced)        0.831     3.763    cordic_FSM/out[3]
                                                                      r  cordic_FSM/Q[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.058 f  cordic_FSM/Q[31]_i_2/O
                         net (fo=130, unplaced)       0.715     4.773    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.922    d_ff4_Xn/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 cordic_FSM/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.773ns (33.333%)  route 1.546ns (66.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.584     2.454    cordic_FSM/CLK
                         FDCE                                         r  cordic_FSM/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  cordic_FSM/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, unplaced)        0.831     3.763    cordic_FSM/out[3]
                                                                      r  cordic_FSM/Q[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.058 f  cordic_FSM/Q[31]_i_2/O
                         net (fo=130, unplaced)       0.715     4.773    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.439    12.131    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.922    d_ff4_Xn/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  7.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.479%)  route 0.446ns (64.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.114     0.679    add_subt_module/FS_Module/CLK
                         FDCE                                         r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  add_subt_module/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=26, unplaced)        0.159     0.985    add_subt_module/FS_Module/out[1]
                                                                      r  add_subt_module/FS_Module/Q[31]_i_3__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.083 f  add_subt_module/FS_Module/Q[31]_i_3__0/O
                         net (fo=32, unplaced)        0.287     1.369    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, unplaced)       0.259     1.033    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    add_subt_module/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.634    





