INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integer_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/MIPS_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
