###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-10.ucsd.edu)
#  Generated on:      Fri Mar 21 23:05:32 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[1]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__1_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.801
= Slack Time                   -1.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.408
     = Beginpoint Arrival Time       1.408
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__1_ | CP ^         |         |       |   1.408 |    0.407 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__1_ | CP ^ -> Q v  | DFQD1   | 0.148 |   1.556 |    0.555 | 
     | sfp_row_instance/fifo_inst_ext/U118               | A1 v -> ZN ^ | AOI22D1 | 0.044 |   1.600 |    0.599 | 
     | sfp_row_instance/fifo_inst_ext/U67                | A1 ^ -> Z ^  | AN4XD1  | 0.114 |   1.715 |    0.713 | 
     | sfp_row_instance/fifo_inst_ext/U32                | A2 ^ -> ZN v | CKND2D1 | 0.086 |   1.800 |    0.799 | 
     |                                                   | sum_out[1] v |         | 0.001 |   1.801 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[5]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__5_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.796
= Slack Time                   -0.996
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.408
     = Beginpoint Arrival Time       1.408
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__5_ | CP ^         |         |       |   1.408 |    0.412 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__5_ | CP ^ -> Q v  | DFQD1   | 0.150 |   1.558 |    0.562 | 
     | sfp_row_instance/fifo_inst_ext/U144               | A2 v -> ZN ^ | AOI22D1 | 0.056 |   1.614 |    0.618 | 
     | sfp_row_instance/fifo_inst_ext/U75                | A2 ^ -> Z ^  | AN4XD1  | 0.105 |   1.720 |    0.723 | 
     | sfp_row_instance/fifo_inst_ext/U9                 | A2 ^ -> ZN v | CKND2D1 | 0.076 |   1.796 |    0.799 | 
     |                                                   | sum_out[5] v |         | 0.001 |   1.796 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[21]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__21_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.793
= Slack Time                   -0.993
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.408
     = Beginpoint Arrival Time       1.408
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__21_ | CP ^          |         |       |   1.408 |    0.415 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__21_ | CP ^ -> Q v   | DFQD1   | 0.147 |   1.556 |    0.562 | 
     | sfp_row_instance/fifo_inst_ext/U292                | A2 v -> ZN ^  | AOI22D1 | 0.067 |   1.623 |    0.629 | 
     | sfp_row_instance/fifo_inst_ext/U59                 | A1 ^ -> Z ^   | AN4XD1  | 0.102 |   1.724 |    0.731 | 
     | sfp_row_instance/fifo_inst_ext/U22                 | A2 ^ -> ZN v  | CKND2D1 | 0.068 |   1.793 |    0.799 | 
     |                                                    | sum_out[21] v |         | 0.001 |   1.793 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[18]                                           (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_13__18_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.793
= Slack Time                   -0.993
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_13__18 | CP ^          |         |       |   1.348 |    0.355 | 
     | _                                                  |               |         |       |         |          | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_13__18 | CP ^ -> Q v   | DFQD1   | 0.151 |   1.499 |    0.506 | 
     | _                                                  |               |         |       |         |          | 
     | sfp_row_instance/fifo_inst_ext/U224                | B2 v -> ZN ^  | AOI22D1 | 0.096 |   1.595 |    0.603 | 
     | sfp_row_instance/fifo_inst_ext/U45                 | A2 ^ -> Z ^   | AN4D2   | 0.135 |   1.730 |    0.738 | 
     | sfp_row_instance/fifo_inst_ext/U23                 | A2 ^ -> ZN v  | CKND2D2 | 0.062 |   1.792 |    0.799 | 
     |                                                    | sum_out[18] v |         | 0.001 |   1.793 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[11]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__11_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.793
= Slack Time                   -0.993
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.409
     = Beginpoint Arrival Time       1.409
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |               |         |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__11_ | CP ^          |         |       |   1.409 |    0.416 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_1__11_ | CP ^ -> Q v   | DFQD1   | 0.148 |   1.557 |    0.564 | 
     | sfp_row_instance/fifo_inst_ext/U183                | A1 v -> ZN ^  | AOI22D1 | 0.049 |   1.606 |    0.614 | 
     | sfp_row_instance/fifo_inst_ext/U71                 | A1 ^ -> Z ^   | AN4XD1  | 0.103 |   1.709 |    0.717 | 
     | sfp_row_instance/fifo_inst_ext/U12                 | A2 ^ -> ZN v  | CKND2D1 | 0.082 |   1.791 |    0.799 | 
     |                                                    | sum_out[11] v |         | 0.001 |   1.793 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 

