{'addr': {'DefVars': ['q'],
          'Lines': ['13:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f2aaf963e10>]},
 'data': {'DefVars': ['ram', 'ram'],
          'Lines': ['17:D', '21:D'],
          'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2aaf97d6d0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2aaf966450>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['13:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f2aaf963e10>]}}
