

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_177_1'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.132 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4118|     4118|  21.134 us|  21.134 us|  4118|  4118|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_1  |     4116|     4116|        22|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    5080|   3896|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     312|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5392|   4053|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       5|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_16ns_8ns_7_20_1_U1  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U2  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U3  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U4  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U5  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U6  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U7  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_8ns_7_20_1_U8  |urem_16ns_8ns_7_20_1  |        0|   0|  635|  487|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   0| 5080| 3896|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln177_fu_235_p2    |         +|   0|  0|  14|          13|           1|
    |icmp_ln177_fu_229_p2   |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_10_fu_412_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_11_fu_436_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_12_fu_442_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_13_fu_466_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_14_fu_472_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_15_fu_496_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_16_fu_502_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_17_fu_526_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_18_fu_532_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_1_fu_282_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_2_fu_294_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_3_fu_334_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_4_fu_340_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_5_fu_346_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_6_fu_370_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_7_fu_376_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_8_fu_382_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_9_fu_406_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_fu_288_p2     |       xor|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  71|          46|          36|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2          |   9|          2|   13|         26|
    |ap_sig_allocacmp_lfsr_0_load  |   9|          2|   16|         32|
    |i_fu_104                      |   9|          2|   13|         26|
    |lfsr_0_fu_108                 |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   60|        120|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_2_reg_737                        |  13|   0|   13|          0|
    |i_fu_104                           |  13|   0|   13|          0|
    |lfsr_0_fu_108                      |  16|   0|   16|          0|
    |lshr_ln19_3_reg_746                |  15|   0|   15|          0|
    |or_ln19_7_reg_837                  |  16|   0|   16|          0|
    |tmp_1_reg_777                      |  13|   0|   13|          0|
    |tmp_2_reg_791                      |  12|   0|   12|          0|
    |tmp_3_reg_804                      |  11|   0|   11|          0|
    |tmp_4_reg_816                      |  10|   0|   10|          0|
    |tmp_5_reg_827                      |   9|   0|    9|          0|
    |tmp_reg_762                        |  14|   0|   14|          0|
    |urem_ln178_reg_877                 |   7|   0|    7|          0|
    |urem_ln179_reg_882                 |   7|   0|    7|          0|
    |urem_ln180_reg_887                 |   7|   0|    7|          0|
    |urem_ln181_reg_892                 |   7|   0|    7|          0|
    |urem_ln182_reg_897                 |   7|   0|    7|          0|
    |urem_ln183_reg_902                 |   7|   0|    7|          0|
    |urem_ln184_reg_907                 |   7|   0|    7|          0|
    |urem_ln185_reg_912                 |   7|   0|    7|          0|
    |xor_ln19_10_reg_796                |   1|   0|    1|          0|
    |xor_ln19_12_reg_809                |   1|   0|    1|          0|
    |xor_ln19_14_reg_821                |   1|   0|    1|          0|
    |xor_ln19_16_reg_832                |   1|   0|    1|          0|
    |xor_ln19_2_reg_751                 |   1|   0|    1|          0|
    |xor_ln19_5_reg_767                 |   1|   0|    1|          0|
    |xor_ln19_8_reg_782                 |   1|   0|    1|          0|
    |i_2_reg_737                        |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 312|  32|  261|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_177_1|  return value|
|array_0_address0  |  out|   12|   ap_memory|                         array_0|         array|
|array_0_ce0       |  out|    1|   ap_memory|                         array_0|         array|
|array_0_we0       |  out|    1|   ap_memory|                         array_0|         array|
|array_0_d0        |  out|    7|   ap_memory|                         array_0|         array|
|array_1_address0  |  out|   12|   ap_memory|                         array_1|         array|
|array_1_ce0       |  out|    1|   ap_memory|                         array_1|         array|
|array_1_we0       |  out|    1|   ap_memory|                         array_1|         array|
|array_1_d0        |  out|    7|   ap_memory|                         array_1|         array|
|array_2_address0  |  out|   12|   ap_memory|                         array_2|         array|
|array_2_ce0       |  out|    1|   ap_memory|                         array_2|         array|
|array_2_we0       |  out|    1|   ap_memory|                         array_2|         array|
|array_2_d0        |  out|    7|   ap_memory|                         array_2|         array|
|array_3_address0  |  out|   12|   ap_memory|                         array_3|         array|
|array_3_ce0       |  out|    1|   ap_memory|                         array_3|         array|
|array_3_we0       |  out|    1|   ap_memory|                         array_3|         array|
|array_3_d0        |  out|    7|   ap_memory|                         array_3|         array|
|array_4_address0  |  out|   12|   ap_memory|                         array_4|         array|
|array_4_ce0       |  out|    1|   ap_memory|                         array_4|         array|
|array_4_we0       |  out|    1|   ap_memory|                         array_4|         array|
|array_4_d0        |  out|    7|   ap_memory|                         array_4|         array|
|array_5_address0  |  out|   12|   ap_memory|                         array_5|         array|
|array_5_ce0       |  out|    1|   ap_memory|                         array_5|         array|
|array_5_we0       |  out|    1|   ap_memory|                         array_5|         array|
|array_5_d0        |  out|    7|   ap_memory|                         array_5|         array|
|array_6_address0  |  out|   12|   ap_memory|                         array_6|         array|
|array_6_ce0       |  out|    1|   ap_memory|                         array_6|         array|
|array_6_we0       |  out|    1|   ap_memory|                         array_6|         array|
|array_6_d0        |  out|    7|   ap_memory|                         array_6|         array|
|array_7_address0  |  out|   12|   ap_memory|                         array_7|         array|
|array_7_ce0       |  out|    1|   ap_memory|                         array_7|         array|
|array_7_we0       |  out|    1|   ap_memory|                         array_7|         array|
|array_7_d0        |  out|    7|   ap_memory|                         array_7|         array|
+------------------+-----+-----+------------+--------------------------------+--------------+

