
M11A04_ADCPollMulti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006658  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080067e8  080067e8  000167e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c04  08006c04  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c04  08006c04  00016c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c08  08006c08  00016c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  200001dc  08006de8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08006de8  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008fb8  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a50  00000000  00000000  000291c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  0002ac18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000850  00000000  00000000  0002b560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002179f  00000000  00000000  0002bdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1a0  00000000  00000000  0004d54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbe34  00000000  00000000  000576ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00123523  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003438  00000000  00000000  00123574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067d0 	.word	0x080067d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080067d0 	.word	0x080067d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bae:	463b      	mov	r3, r7
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
 8000bbc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bbe:	4b30      	ldr	r3, [pc, #192]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bc0:	4a30      	ldr	r2, [pc, #192]	; (8000c84 <MX_ADC1_Init+0xdc>)
 8000bc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bca:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bd0:	4b2b      	ldr	r3, [pc, #172]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bd6:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bde:	2204      	movs	r2, #4
 8000be0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000be2:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000bee:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf4:	4b22      	ldr	r3, [pc, #136]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfc:	4b20      	ldr	r3, [pc, #128]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c02:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c08:	4b1d      	ldr	r3, [pc, #116]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c10:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c16:	4b1a      	ldr	r3, [pc, #104]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c1e:	4818      	ldr	r0, [pc, #96]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c20:	f000 fcf6 	bl	8001610 <HAL_ADC_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000c2a:	f000 f912 	bl	8000e52 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c2e:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <MX_ADC1_Init+0xe0>)
 8000c30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c32:	2306      	movs	r3, #6
 8000c34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8000c36:	2303      	movs	r3, #3
 8000c38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c3a:	237f      	movs	r3, #127	; 0x7f
 8000c3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c3e:	2304      	movs	r3, #4
 8000c40:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	480d      	ldr	r0, [pc, #52]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c4c:	f000 ff5a 	bl	8001b04 <HAL_ADC_ConfigChannel>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c56:	f000 f8fc 	bl	8000e52 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <MX_ADC1_Init+0xe4>)
 8000c5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c5e:	230c      	movs	r3, #12
 8000c60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c62:	463b      	mov	r3, r7
 8000c64:	4619      	mov	r1, r3
 8000c66:	4806      	ldr	r0, [pc, #24]	; (8000c80 <MX_ADC1_Init+0xd8>)
 8000c68:	f000 ff4c 	bl	8001b04 <HAL_ADC_ConfigChannel>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000c72:	f000 f8ee 	bl	8000e52 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	3718      	adds	r7, #24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200001f8 	.word	0x200001f8
 8000c84:	50040000 	.word	0x50040000
 8000c88:	14f00020 	.word	0x14f00020
 8000c8c:	19200040 	.word	0x19200040

08000c90 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b09e      	sub	sp, #120	; 0x78
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
 8000ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	2254      	movs	r2, #84	; 0x54
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f003 f86f 	bl	8003d94 <memset>
  if(adcHandle->Instance==ADC1)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a1e      	ldr	r2, [pc, #120]	; (8000d34 <HAL_ADC_MspInit+0xa4>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d134      	bne.n	8000d2a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cc4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000cc6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000cca:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ccc:	f107 0310 	add.w	r3, r7, #16
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f002 fd4d 	bl	8003770 <HAL_RCCEx_PeriphCLKConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000cdc:	f000 f8b9 	bl	8000e52 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ce0:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ce4:	4a14      	ldr	r2, [pc, #80]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000ce6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cec:	4b12      	ldr	r3, [pc, #72]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b0f      	ldr	r3, [pc, #60]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfc:	4a0e      	ldr	r2, [pc, #56]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d04:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <HAL_ADC_MspInit+0xa8>)
 8000d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d10:	2303      	movs	r3, #3
 8000d12:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d14:	230b      	movs	r3, #11
 8000d16:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d20:	4619      	mov	r1, r3
 8000d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d26:	f001 fd55 	bl	80027d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d2a:	bf00      	nop
 8000d2c:	3778      	adds	r7, #120	; 0x78
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	50040000 	.word	0x50040000
 8000d38:	40021000 	.word	0x40021000

08000d3c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d42:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_GPIO_Init+0x2c>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d46:	4a08      	ldr	r2, [pc, #32]	; (8000d68 <MX_GPIO_Init+0x2c>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <MX_GPIO_Init+0x2c>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]

}
 8000d5a:	bf00      	nop
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40021000 	.word	0x40021000

08000d6c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d70:	f000 f9c3 	bl	80010fa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d74:	f000 f828 	bl	8000dc8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d78:	f7ff ffe0 	bl	8000d3c <MX_GPIO_Init>
	MX_ADC1_Init();
 8000d7c:	f7ff ff14 	bl	8000ba8 <MX_ADC1_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_ADC_Start(&hadc1);
 8000d80:	480e      	ldr	r0, [pc, #56]	; (8000dbc <main+0x50>)
 8000d82:	f000 fd8d 	bl	80018a0 <HAL_ADC_Start>

		HAL_ADC_PollForConversion(&hadc1, 100);
 8000d86:	2164      	movs	r1, #100	; 0x64
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <main+0x50>)
 8000d8a:	f000 fe1f 	bl	80019cc <HAL_ADC_PollForConversion>
		data1 = HAL_ADC_GetValue(&hadc1);
 8000d8e:	480b      	ldr	r0, [pc, #44]	; (8000dbc <main+0x50>)
 8000d90:	f000 feab 	bl	8001aea <HAL_ADC_GetValue>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <main+0x54>)
 8000d9a:	801a      	strh	r2, [r3, #0]

		HAL_ADC_PollForConversion(&hadc1, 100);
 8000d9c:	2164      	movs	r1, #100	; 0x64
 8000d9e:	4807      	ldr	r0, [pc, #28]	; (8000dbc <main+0x50>)
 8000da0:	f000 fe14 	bl	80019cc <HAL_ADC_PollForConversion>
		data2 = HAL_ADC_GetValue(&hadc1);
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <main+0x50>)
 8000da6:	f000 fea0 	bl	8001aea <HAL_ADC_GetValue>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b05      	ldr	r3, [pc, #20]	; (8000dc4 <main+0x58>)
 8000db0:	801a      	strh	r2, [r3, #0]

		HAL_ADC_Stop(&hadc1);
 8000db2:	4802      	ldr	r0, [pc, #8]	; (8000dbc <main+0x50>)
 8000db4:	f000 fdd7 	bl	8001966 <HAL_ADC_Stop>
		HAL_ADC_Start(&hadc1);
 8000db8:	e7e2      	b.n	8000d80 <main+0x14>
 8000dba:	bf00      	nop
 8000dbc:	200001f8 	.word	0x200001f8
 8000dc0:	2000025c 	.word	0x2000025c
 8000dc4:	2000025e 	.word	0x2000025e

08000dc8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b096      	sub	sp, #88	; 0x58
 8000dcc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000dce:	f107 0314 	add.w	r3, r7, #20
 8000dd2:	2244      	movs	r2, #68	; 0x44
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f002 ffdc 	bl	8003d94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ddc:	463b      	mov	r3, r7
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]
 8000de6:	60da      	str	r2, [r3, #12]
 8000de8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dea:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000dee:	f001 fe69 	bl	8002ac4 <HAL_PWREx_ControlVoltageScaling>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8000df8:	f000 f82b 	bl	8000e52 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e04:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e06:	2310      	movs	r3, #16
 8000e08:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4618      	mov	r0, r3
 8000e14:	f001 feac 	bl	8002b70 <HAL_RCC_OscConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x5a>
		Error_Handler();
 8000e1e:	f000 f818 	bl	8000e52 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e22:	230f      	movs	r3, #15
 8000e24:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e26:	2301      	movs	r3, #1
 8000e28:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000e36:	463b      	mov	r3, r7
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f002 faac 	bl	8003398 <HAL_RCC_ClockConfig>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <SystemClock_Config+0x82>
		Error_Handler();
 8000e46:	f000 f804 	bl	8000e52 <Error_Handler>
	}
}
 8000e4a:	bf00      	nop
 8000e4c:	3758      	adds	r7, #88	; 0x58
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e56:	b672      	cpsid	i
}
 8000e58:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e5a:	e7fe      	b.n	8000e5a <Error_Handler+0x8>

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	6593      	str	r3, [r2, #88]	; 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <NMI_Handler+0x4>

08000eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef0:	f000 f958 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return 1;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <_kill>:

int _kill(int pid, int sig)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f12:	f002 ff15 	bl	8003d40 <__errno>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2216      	movs	r2, #22
 8000f1a:	601a      	str	r2, [r3, #0]
  return -1;
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_exit>:

void _exit (int status)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ffe7 	bl	8000f08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f3a:	e7fe      	b.n	8000f3a <_exit+0x12>

08000f3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	e00a      	b.n	8000f64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f4e:	f3af 8000 	nop.w
 8000f52:	4601      	mov	r1, r0
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	60ba      	str	r2, [r7, #8]
 8000f5a:	b2ca      	uxtb	r2, r1
 8000f5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	3301      	adds	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf0      	blt.n	8000f4e <_read+0x12>
  }

  return len;
 8000f6c:	687b      	ldr	r3, [r7, #4]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	e009      	b.n	8000f9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	60ba      	str	r2, [r7, #8]
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dbf1      	blt.n	8000f88 <_write+0x12>
  }
  return len;
 8000fa4:	687b      	ldr	r3, [r7, #4]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <_close>:

int _close(int file)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fd6:	605a      	str	r2, [r3, #4]
  return 0;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <_isatty>:

int _isatty(int file)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3714      	adds	r7, #20
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001020:	4a14      	ldr	r2, [pc, #80]	; (8001074 <_sbrk+0x5c>)
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <_sbrk+0x60>)
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800102c:	4b13      	ldr	r3, [pc, #76]	; (800107c <_sbrk+0x64>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d102      	bne.n	800103a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <_sbrk+0x64>)
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <_sbrk+0x68>)
 8001038:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <_sbrk+0x64>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	429a      	cmp	r2, r3
 8001046:	d207      	bcs.n	8001058 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001048:	f002 fe7a 	bl	8003d40 <__errno>
 800104c:	4603      	mov	r3, r0
 800104e:	220c      	movs	r2, #12
 8001050:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001052:	f04f 33ff 	mov.w	r3, #4294967295
 8001056:	e009      	b.n	800106c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <_sbrk+0x64>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800105e:	4b07      	ldr	r3, [pc, #28]	; (800107c <_sbrk+0x64>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	4a05      	ldr	r2, [pc, #20]	; (800107c <_sbrk+0x64>)
 8001068:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20010000 	.word	0x20010000
 8001078:	00000400 	.word	0x00000400
 800107c:	20000260 	.word	0x20000260
 8001080:	20000278 	.word	0x20000278

08001084 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <SystemInit+0x20>)
 800108a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800108e:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <SystemInit+0x20>)
 8001090:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001094:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010ac:	f7ff ffea 	bl	8001084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b0:	480c      	ldr	r0, [pc, #48]	; (80010e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010b2:	490d      	ldr	r1, [pc, #52]	; (80010e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010b4:	4a0d      	ldr	r2, [pc, #52]	; (80010ec <LoopForever+0xe>)
  movs r3, #0
 80010b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b8:	e002      	b.n	80010c0 <LoopCopyDataInit>

080010ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010be:	3304      	adds	r3, #4

080010c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c4:	d3f9      	bcc.n	80010ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010c8:	4c0a      	ldr	r4, [pc, #40]	; (80010f4 <LoopForever+0x16>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010cc:	e001      	b.n	80010d2 <LoopFillZerobss>

080010ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d0:	3204      	adds	r2, #4

080010d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d4:	d3fb      	bcc.n	80010ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010d6:	f002 fe39 	bl	8003d4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010da:	f7ff fe47 	bl	8000d6c <main>

080010de <LoopForever>:

LoopForever:
    b LoopForever
 80010de:	e7fe      	b.n	80010de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010e0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80010e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80010ec:	08006c0c 	.word	0x08006c0c
  ldr r2, =_sbss
 80010f0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80010f4:	20000278 	.word	0x20000278

080010f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_IRQHandler>

080010fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001100:	2300      	movs	r3, #0
 8001102:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001104:	2003      	movs	r0, #3
 8001106:	f001 fb31 	bl	800276c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800110a:	2000      	movs	r0, #0
 800110c:	f000 f80e 	bl	800112c <HAL_InitTick>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d002      	beq.n	800111c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	e001      	b.n	8001120 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800111c:	f7ff fe9e 	bl	8000e5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001120:	79fb      	ldrb	r3, [r7, #7]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_InitTick+0x6c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d023      	beq.n	8001188 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001140:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_InitTick+0x70>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_InitTick+0x6c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001152:	fbb2 f3f3 	udiv	r3, r2, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f001 fb2f 	bl	80027ba <HAL_SYSTICK_Config>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10f      	bne.n	8001182 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b0f      	cmp	r3, #15
 8001166:	d809      	bhi.n	800117c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001168:	2200      	movs	r2, #0
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f001 fb07 	bl	8002782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001174:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <HAL_InitTick+0x74>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	e007      	b.n	800118c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	e004      	b.n	800118c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	73fb      	strb	r3, [r7, #15]
 8001186:	e001      	b.n	800118c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000008 	.word	0x20000008
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000004 	.word	0x20000004

080011a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <HAL_IncTick+0x20>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x24>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <HAL_IncTick+0x24>)
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20000008 	.word	0x20000008
 80011c8:	20000264 	.word	0x20000264

080011cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return uwTick;
 80011d0:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <HAL_GetTick+0x14>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000264 	.word	0x20000264

080011e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	431a      	orrs	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	609a      	str	r2, [r3, #8]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	609a      	str	r2, [r3, #8]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800124c:	b480      	push	{r7}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	3360      	adds	r3, #96	; 0x60
 800125e:	461a      	mov	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <LL_ADC_SetOffset+0x44>)
 800126e:	4013      	ands	r3, r2
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001276:	683a      	ldr	r2, [r7, #0]
 8001278:	430a      	orrs	r2, r1
 800127a:	4313      	orrs	r3, r2
 800127c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001284:	bf00      	nop
 8001286:	371c      	adds	r7, #28
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	03fff000 	.word	0x03fff000

08001294 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3360      	adds	r3, #96	; 0x60
 80012a2:	461a      	mov	r2, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4413      	add	r3, r2
 80012aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b087      	sub	sp, #28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	3360      	adds	r3, #96	; 0x60
 80012d0:	461a      	mov	r2, r3
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	431a      	orrs	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80012ea:	bf00      	nop
 80012ec:	371c      	adds	r7, #28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3330      	adds	r3, #48	; 0x30
 800132c:	461a      	mov	r2, r3
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	4413      	add	r3, r2
 800133a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	f003 031f 	and.w	r3, r3, #31
 8001346:	211f      	movs	r1, #31
 8001348:	fa01 f303 	lsl.w	r3, r1, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	401a      	ands	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	0e9b      	lsrs	r3, r3, #26
 8001354:	f003 011f 	and.w	r1, r3, #31
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	f003 031f 	and.w	r3, r3, #31
 800135e:	fa01 f303 	lsl.w	r3, r1, r3
 8001362:	431a      	orrs	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001368:	bf00      	nop
 800136a:	371c      	adds	r7, #28
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001374:	b480      	push	{r7}
 8001376:	b087      	sub	sp, #28
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3314      	adds	r3, #20
 8001384:	461a      	mov	r2, r3
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	0e5b      	lsrs	r3, r3, #25
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	4413      	add	r3, r2
 8001392:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	0d1b      	lsrs	r3, r3, #20
 800139c:	f003 031f 	and.w	r3, r3, #31
 80013a0:	2107      	movs	r1, #7
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	43db      	mvns	r3, r3
 80013a8:	401a      	ands	r2, r3
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	0d1b      	lsrs	r3, r3, #20
 80013ae:	f003 031f 	and.w	r3, r3, #31
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	431a      	orrs	r2, r3
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80013be:	bf00      	nop
 80013c0:	371c      	adds	r7, #28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013e4:	43db      	mvns	r3, r3
 80013e6:	401a      	ands	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0318 	and.w	r3, r3, #24
 80013ee:	4908      	ldr	r1, [pc, #32]	; (8001410 <LL_ADC_SetChannelSingleDiff+0x44>)
 80013f0:	40d9      	lsrs	r1, r3
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	400b      	ands	r3, r1
 80013f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013fa:	431a      	orrs	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001402:	bf00      	nop
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	0007ffff 	.word	0x0007ffff

08001414 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001424:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6093      	str	r3, [r2, #8]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001448:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800144c:	d101      	bne.n	8001452 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001470:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001474:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001498:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800149c:	d101      	bne.n	80014a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014c4:	f043 0201 	orr.w	r2, r3, #1
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014ec:	f043 0202 	orr.w	r2, r3, #2
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	2b01      	cmp	r3, #1
 8001512:	d101      	bne.n	8001518 <LL_ADC_IsEnabled+0x18>
 8001514:	2301      	movs	r3, #1
 8001516:	e000      	b.n	800151a <LL_ADC_IsEnabled+0x1a>
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b02      	cmp	r3, #2
 8001538:	d101      	bne.n	800153e <LL_ADC_IsDisableOngoing+0x18>
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <LL_ADC_IsDisableOngoing+0x1a>
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800155c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001560:	f043 0204 	orr.w	r2, r3, #4
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001584:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001588:	f043 0210 	orr.w	r2, r3, #16
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d101      	bne.n	80015b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80015b0:	2301      	movs	r3, #1
 80015b2:	e000      	b.n	80015b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015d2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015d6:	f043 0220 	orr.w	r2, r3, #32
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b08      	cmp	r3, #8
 80015fc:	d101      	bne.n	8001602 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800161c:	2300      	movs	r3, #0
 800161e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e12c      	b.n	8001884 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001634:	2b00      	cmp	r3, #0
 8001636:	d109      	bne.n	800164c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fb29 	bl	8000c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fef1 	bl	8001438 <LL_ADC_IsDeepPowerDownEnabled>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d004      	beq.n	8001666 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fed7 	bl	8001414 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ff0c 	bl	8001488 <LL_ADC_IsInternalRegulatorEnabled>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d115      	bne.n	80016a2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fef0 	bl	8001460 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001680:	4b82      	ldr	r3, [pc, #520]	; (800188c <HAL_ADC_Init+0x27c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	099b      	lsrs	r3, r3, #6
 8001686:	4a82      	ldr	r2, [pc, #520]	; (8001890 <HAL_ADC_Init+0x280>)
 8001688:	fba2 2303 	umull	r2, r3, r2, r3
 800168c:	099b      	lsrs	r3, r3, #6
 800168e:	3301      	adds	r3, #1
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001694:	e002      	b.n	800169c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3b01      	subs	r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f9      	bne.n	8001696 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff feee 	bl	8001488 <LL_ADC_IsInternalRegulatorEnabled>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d10d      	bne.n	80016ce <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b6:	f043 0210 	orr.w	r2, r3, #16
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c2:	f043 0201 	orr.w	r2, r3, #1
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff ff62 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 80016d8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 80c5 	bne.w	8001872 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 80c1 	bne.w	8001872 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016f8:	f043 0202 	orr.w	r2, r3, #2
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fefb 	bl	8001500 <LL_ADC_IsEnabled>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d10b      	bne.n	8001728 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001710:	4860      	ldr	r0, [pc, #384]	; (8001894 <HAL_ADC_Init+0x284>)
 8001712:	f7ff fef5 	bl	8001500 <LL_ADC_IsEnabled>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d105      	bne.n	8001728 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4619      	mov	r1, r3
 8001722:	485d      	ldr	r0, [pc, #372]	; (8001898 <HAL_ADC_Init+0x288>)
 8001724:	f7ff fd5e 	bl	80011e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7e5b      	ldrb	r3, [r3, #25]
 800172c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001732:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001738:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800173e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001746:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001748:	4313      	orrs	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d106      	bne.n	8001764 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175a:	3b01      	subs	r3, #1
 800175c:	045b      	lsls	r3, r3, #17
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001768:	2b00      	cmp	r3, #0
 800176a:	d009      	beq.n	8001780 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001770:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001778:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	4b45      	ldr	r3, [pc, #276]	; (800189c <HAL_ADC_Init+0x28c>)
 8001788:	4013      	ands	r3, r2
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	69b9      	ldr	r1, [r7, #24]
 8001790:	430b      	orrs	r3, r1
 8001792:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff feff 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 800179e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff20 	bl	80015ea <LL_ADC_INJ_IsConversionOngoing>
 80017aa:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d13d      	bne.n	800182e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d13a      	bne.n	800182e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80017bc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017c4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017d4:	f023 0302 	bic.w	r3, r3, #2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	69b9      	ldr	r1, [r7, #24]
 80017de:	430b      	orrs	r3, r1
 80017e0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d118      	bne.n	800181e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80017f6:	f023 0304 	bic.w	r3, r3, #4
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001802:	4311      	orrs	r1, r2
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001808:	4311      	orrs	r1, r2
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800180e:	430a      	orrs	r2, r1
 8001810:	431a      	orrs	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0201 	orr.w	r2, r2, #1
 800181a:	611a      	str	r2, [r3, #16]
 800181c:	e007      	b.n	800182e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	691a      	ldr	r2, [r3, #16]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0201 	bic.w	r2, r2, #1
 800182c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d10c      	bne.n	8001850 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183c:	f023 010f 	bic.w	r1, r3, #15
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	1e5a      	subs	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	631a      	str	r2, [r3, #48]	; 0x30
 800184e:	e007      	b.n	8001860 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f022 020f 	bic.w	r2, r2, #15
 800185e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001864:	f023 0303 	bic.w	r3, r3, #3
 8001868:	f043 0201 	orr.w	r2, r3, #1
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	655a      	str	r2, [r3, #84]	; 0x54
 8001870:	e007      	b.n	8001882 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001876:	f043 0210 	orr.w	r2, r3, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001882:	7ffb      	ldrb	r3, [r7, #31]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3720      	adds	r7, #32
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000000 	.word	0x20000000
 8001890:	053e2d63 	.word	0x053e2d63
 8001894:	50040000 	.word	0x50040000
 8001898:	50040300 	.word	0x50040300
 800189c:	fff0c007 	.word	0xfff0c007

080018a0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff fe75 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d14f      	bne.n	8001958 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d101      	bne.n	80018c6 <HAL_ADC_Start+0x26>
 80018c2:	2302      	movs	r3, #2
 80018c4:	e04b      	b.n	800195e <HAL_ADC_Start+0xbe>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 fdb4 	bl	800243c <ADC_Enable>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d137      	bne.n	800194e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018fe:	d106      	bne.n	800190e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001904:	f023 0206 	bic.w	r2, r3, #6
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	659a      	str	r2, [r3, #88]	; 0x58
 800190c:	e002      	b.n	8001914 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	221c      	movs	r2, #28
 800191a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d007      	beq.n	8001942 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001936:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800193a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fe00 	bl	800154c <LL_ADC_REG_StartConversion>
 800194c:	e006      	b.n	800195c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001956:	e001      	b.n	800195c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001958:	2302      	movs	r3, #2
 800195a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800195c:	7bfb      	ldrb	r3, [r7, #15]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b084      	sub	sp, #16
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001974:	2b01      	cmp	r3, #1
 8001976:	d101      	bne.n	800197c <HAL_ADC_Stop+0x16>
 8001978:	2302      	movs	r3, #2
 800197a:	e023      	b.n	80019c4 <HAL_ADC_Stop+0x5e>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001984:	2103      	movs	r1, #3
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 fc9c 	bl	80022c4 <ADC_ConversionStop>
 800198c:	4603      	mov	r3, r0
 800198e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001990:	7bfb      	ldrb	r3, [r7, #15]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d111      	bne.n	80019ba <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fdd6 	bl	8002548 <ADC_Disable>
 800199c:	4603      	mov	r3, r0
 800199e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d109      	bne.n	80019ba <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	f043 0201 	orr.w	r2, r3, #1
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	2b08      	cmp	r3, #8
 80019dc:	d102      	bne.n	80019e4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80019de:	2308      	movs	r3, #8
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	e010      	b.n	8001a06 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f6:	f043 0220 	orr.w	r2, r3, #32
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e06f      	b.n	8001ae2 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001a02:	2304      	movs	r3, #4
 8001a04:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a06:	f7ff fbe1 	bl	80011cc <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a0c:	e021      	b.n	8001a52 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a14:	d01d      	beq.n	8001a52 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a16:	f7ff fbd9 	bl	80011cc <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d302      	bcc.n	8001a2c <HAL_ADC_PollForConversion+0x60>
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d112      	bne.n	8001a52 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10b      	bne.n	8001a52 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a3e:	f043 0204 	orr.w	r2, r3, #4
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e047      	b.n	8001ae2 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d0d6      	beq.n	8001a0e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a64:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fc40 	bl	80012f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d01c      	beq.n	8001ab6 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	7e5b      	ldrb	r3, [r3, #25]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d118      	bne.n	8001ab6 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d111      	bne.n	8001ab6 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d105      	bne.n	8001ab6 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aae:	f043 0201 	orr.w	r2, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	2b08      	cmp	r3, #8
 8001ac2:	d104      	bne.n	8001ace <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2208      	movs	r2, #8
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	e008      	b.n	8001ae0 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d103      	bne.n	8001ae0 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	220c      	movs	r2, #12
 8001ade:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b0b6      	sub	sp, #216	; 0xd8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_ADC_ConfigChannel+0x22>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e3b9      	b.n	800229a <HAL_ADC_ConfigChannel+0x796>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fd32 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f040 839e 	bne.w	800227c <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b05      	cmp	r3, #5
 8001b46:	d824      	bhi.n	8001b92 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	3b02      	subs	r3, #2
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d81b      	bhi.n	8001b8a <HAL_ADC_ConfigChannel+0x86>
 8001b52:	a201      	add	r2, pc, #4	; (adr r2, 8001b58 <HAL_ADC_ConfigChannel+0x54>)
 8001b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b58:	08001b69 	.word	0x08001b69
 8001b5c:	08001b71 	.word	0x08001b71
 8001b60:	08001b79 	.word	0x08001b79
 8001b64:	08001b81 	.word	0x08001b81
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	605a      	str	r2, [r3, #4]
          break;
 8001b6e:	e011      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	2212      	movs	r2, #18
 8001b74:	605a      	str	r2, [r3, #4]
          break;
 8001b76:	e00d      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	2218      	movs	r2, #24
 8001b7c:	605a      	str	r2, [r3, #4]
          break;
 8001b7e:	e009      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b86:	605a      	str	r2, [r3, #4]
          break;
 8001b88:	e004      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	2206      	movs	r2, #6
 8001b8e:	605a      	str	r2, [r3, #4]
          break;
 8001b90:	e000      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001b92:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	6859      	ldr	r1, [r3, #4]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f7ff fbbb 	bl	800131c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fcf6 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 8001bb0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fd16 	bl	80015ea <LL_ADC_INJ_IsConversionOngoing>
 8001bbe:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bc2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f040 81a6 	bne.w	8001f18 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f040 81a1 	bne.w	8001f18 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6818      	ldr	r0, [r3, #0]
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6819      	ldr	r1, [r3, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	461a      	mov	r2, r3
 8001be4:	f7ff fbc6 	bl	8001374 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	695a      	ldr	r2, [r3, #20]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	08db      	lsrs	r3, r3, #3
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d00a      	beq.n	8001c20 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6818      	ldr	r0, [r3, #0]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	6919      	ldr	r1, [r3, #16]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c1a:	f7ff fb17 	bl	800124c <LL_ADC_SetOffset>
 8001c1e:	e17b      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fb34 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d10a      	bne.n	8001c4c <HAL_ADC_ConfigChannel+0x148>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fb29 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001c42:	4603      	mov	r3, r0
 8001c44:	0e9b      	lsrs	r3, r3, #26
 8001c46:	f003 021f 	and.w	r2, r3, #31
 8001c4a:	e01e      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x186>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2100      	movs	r1, #0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fb1e 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001c6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001c7a:	2320      	movs	r3, #32
 8001c7c:	e004      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001c7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c82:	fab3 f383 	clz	r3, r3
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d105      	bne.n	8001ca2 <HAL_ADC_ConfigChannel+0x19e>
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	0e9b      	lsrs	r3, r3, #26
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	e018      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001cbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	e004      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001cca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cce:	fab3 f383 	clz	r3, r3
 8001cd2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d106      	bne.n	8001ce6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2100      	movs	r1, #0
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff faed 	bl	80012c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2101      	movs	r1, #1
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fad1 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10a      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x20e>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2101      	movs	r1, #1
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fac6 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	f003 021f 	and.w	r2, r3, #31
 8001d10:	e01e      	b.n	8001d50 <HAL_ADC_ConfigChannel+0x24c>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2101      	movs	r1, #1
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fabb 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001d30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001d38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001d40:	2320      	movs	r3, #32
 8001d42:	e004      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001d44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d105      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x264>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	0e9b      	lsrs	r3, r3, #26
 8001d62:	f003 031f 	and.w	r3, r3, #31
 8001d66:	e018      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x296>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d74:	fa93 f3a3 	rbit	r3, r3
 8001d78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001d7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001d80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001d84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	e004      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d106      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2200      	movs	r2, #0
 8001da4:	2101      	movs	r1, #1
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff fa8a 	bl	80012c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2102      	movs	r1, #2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fa6e 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x2d4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2102      	movs	r1, #2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fa63 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	0e9b      	lsrs	r3, r3, #26
 8001dd2:	f003 021f 	and.w	r2, r3, #31
 8001dd6:	e01e      	b.n	8001e16 <HAL_ADC_ConfigChannel+0x312>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2102      	movs	r1, #2
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fa58 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001de4:	4603      	mov	r3, r0
 8001de6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001df6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001e06:	2320      	movs	r3, #32
 8001e08:	e004      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e0e:	fab3 f383 	clz	r3, r3
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d105      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x32a>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	0e9b      	lsrs	r3, r3, #26
 8001e28:	f003 031f 	and.w	r3, r3, #31
 8001e2c:	e016      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x358>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e3a:	fa93 f3a3 	rbit	r3, r3
 8001e3e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001e40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001e4e:	2320      	movs	r3, #32
 8001e50:	e004      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001e52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e56:	fab3 f383 	clz	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d106      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2200      	movs	r2, #0
 8001e66:	2102      	movs	r1, #2
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fa29 	bl	80012c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2103      	movs	r1, #3
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fa0d 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10a      	bne.n	8001e9a <HAL_ADC_ConfigChannel+0x396>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2103      	movs	r1, #3
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fa02 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001e90:	4603      	mov	r3, r0
 8001e92:	0e9b      	lsrs	r3, r3, #26
 8001e94:	f003 021f 	and.w	r2, r3, #31
 8001e98:	e017      	b.n	8001eca <HAL_ADC_ConfigChannel+0x3c6>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2103      	movs	r1, #3
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f9f7 	bl	8001294 <LL_ADC_GetOffsetChannel>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001eb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001eb4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001eb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001ebc:	2320      	movs	r3, #32
 8001ebe:	e003      	b.n	8001ec8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001ec0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d105      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x3de>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	0e9b      	lsrs	r3, r3, #26
 8001edc:	f003 031f 	and.w	r3, r3, #31
 8001ee0:	e011      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x402>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001eea:	fa93 f3a3 	rbit	r3, r3
 8001eee:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ef0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ef2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001efa:	2320      	movs	r3, #32
 8001efc:	e003      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001efe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f00:	fab3 f383 	clz	r3, r3
 8001f04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d106      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2103      	movs	r1, #3
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff f9d4 	bl	80012c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff faef 	bl	8001500 <LL_ADC_IsEnabled>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f040 813f 	bne.w	80021a8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6818      	ldr	r0, [r3, #0]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	6819      	ldr	r1, [r3, #0]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	461a      	mov	r2, r3
 8001f38:	f7ff fa48 	bl	80013cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4a8e      	ldr	r2, [pc, #568]	; (800217c <HAL_ADC_ConfigChannel+0x678>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	f040 8130 	bne.w	80021a8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10b      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x46c>
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	0e9b      	lsrs	r3, r3, #26
 8001f5e:	3301      	adds	r3, #1
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	2b09      	cmp	r3, #9
 8001f66:	bf94      	ite	ls
 8001f68:	2301      	movls	r3, #1
 8001f6a:	2300      	movhi	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	e019      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x4a0>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f78:	fa93 f3a3 	rbit	r3, r3
 8001f7c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001f7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f80:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001f82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001f88:	2320      	movs	r3, #32
 8001f8a:	e003      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001f8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f8e:	fab3 f383 	clz	r3, r3
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	3301      	adds	r3, #1
 8001f96:	f003 031f 	and.w	r3, r3, #31
 8001f9a:	2b09      	cmp	r3, #9
 8001f9c:	bf94      	ite	ls
 8001f9e:	2301      	movls	r3, #1
 8001fa0:	2300      	movhi	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d079      	beq.n	800209c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d107      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x4c0>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0e9b      	lsrs	r3, r3, #26
 8001fba:	3301      	adds	r3, #1
 8001fbc:	069b      	lsls	r3, r3, #26
 8001fbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fc2:	e015      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x4ec>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fcc:	fa93 f3a3 	rbit	r3, r3
 8001fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fd4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001fd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001fdc:	2320      	movs	r3, #32
 8001fde:	e003      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fe2:	fab3 f383 	clz	r3, r3
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	3301      	adds	r3, #1
 8001fea:	069b      	lsls	r3, r3, #26
 8001fec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d109      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x50c>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	0e9b      	lsrs	r3, r3, #26
 8002002:	3301      	adds	r3, #1
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	e017      	b.n	8002040 <HAL_ADC_ConfigChannel+0x53c>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002016:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002018:	fa93 f3a3 	rbit	r3, r3
 800201c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800201e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002020:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002022:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002028:	2320      	movs	r3, #32
 800202a:	e003      	b.n	8002034 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800202c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	3301      	adds	r3, #1
 8002036:	f003 031f 	and.w	r3, r3, #31
 800203a:	2101      	movs	r1, #1
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	ea42 0103 	orr.w	r1, r2, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10a      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x562>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	0e9b      	lsrs	r3, r3, #26
 8002056:	3301      	adds	r3, #1
 8002058:	f003 021f 	and.w	r2, r3, #31
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	051b      	lsls	r3, r3, #20
 8002064:	e018      	b.n	8002098 <HAL_ADC_ConfigChannel+0x594>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800206e:	fa93 f3a3 	rbit	r3, r3
 8002072:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002076:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800207e:	2320      	movs	r3, #32
 8002080:	e003      	b.n	800208a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002084:	fab3 f383 	clz	r3, r3
 8002088:	b2db      	uxtb	r3, r3
 800208a:	3301      	adds	r3, #1
 800208c:	f003 021f 	and.w	r2, r3, #31
 8002090:	4613      	mov	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	4413      	add	r3, r2
 8002096:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002098:	430b      	orrs	r3, r1
 800209a:	e080      	b.n	800219e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d107      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x5b4>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0e9b      	lsrs	r3, r3, #26
 80020ae:	3301      	adds	r3, #1
 80020b0:	069b      	lsls	r3, r3, #26
 80020b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020b6:	e015      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x5e0>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c0:	fa93 f3a3 	rbit	r3, r3
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80020c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80020ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80020d0:	2320      	movs	r3, #32
 80020d2:	e003      	b.n	80020dc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80020d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020d6:	fab3 f383 	clz	r3, r3
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	3301      	adds	r3, #1
 80020de:	069b      	lsls	r3, r3, #26
 80020e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d109      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x600>
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	0e9b      	lsrs	r3, r3, #26
 80020f6:	3301      	adds	r3, #1
 80020f8:	f003 031f 	and.w	r3, r3, #31
 80020fc:	2101      	movs	r1, #1
 80020fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002102:	e017      	b.n	8002134 <HAL_ADC_ConfigChannel+0x630>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	fa93 f3a3 	rbit	r3, r3
 8002110:	61fb      	str	r3, [r7, #28]
  return result;
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 800211c:	2320      	movs	r3, #32
 800211e:	e003      	b.n	8002128 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	fab3 f383 	clz	r3, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	3301      	adds	r3, #1
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	2101      	movs	r1, #1
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	ea42 0103 	orr.w	r1, r2, r3
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002140:	2b00      	cmp	r3, #0
 8002142:	d10d      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x65c>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	0e9b      	lsrs	r3, r3, #26
 800214a:	3301      	adds	r3, #1
 800214c:	f003 021f 	and.w	r2, r3, #31
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	3b1e      	subs	r3, #30
 8002158:	051b      	lsls	r3, r3, #20
 800215a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800215e:	e01d      	b.n	800219c <HAL_ADC_ConfigChannel+0x698>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	613b      	str	r3, [r7, #16]
  return result;
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d103      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002178:	2320      	movs	r3, #32
 800217a:	e005      	b.n	8002188 <HAL_ADC_ConfigChannel+0x684>
 800217c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	3301      	adds	r3, #1
 800218a:	f003 021f 	and.w	r2, r3, #31
 800218e:	4613      	mov	r3, r2
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	4413      	add	r3, r2
 8002194:	3b1e      	subs	r3, #30
 8002196:	051b      	lsls	r3, r3, #20
 8002198:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800219c:	430b      	orrs	r3, r1
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	6892      	ldr	r2, [r2, #8]
 80021a2:	4619      	mov	r1, r3
 80021a4:	f7ff f8e6 	bl	8001374 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b3d      	ldr	r3, [pc, #244]	; (80022a4 <HAL_ADC_ConfigChannel+0x7a0>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d06c      	beq.n	800228e <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021b4:	483c      	ldr	r0, [pc, #240]	; (80022a8 <HAL_ADC_ConfigChannel+0x7a4>)
 80021b6:	f7ff f83b 	bl	8001230 <LL_ADC_GetCommonPathInternalCh>
 80021ba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a3a      	ldr	r2, [pc, #232]	; (80022ac <HAL_ADC_ConfigChannel+0x7a8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d127      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d121      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a35      	ldr	r2, [pc, #212]	; (80022b0 <HAL_ADC_ConfigChannel+0x7ac>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d157      	bne.n	800228e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021e6:	4619      	mov	r1, r3
 80021e8:	482f      	ldr	r0, [pc, #188]	; (80022a8 <HAL_ADC_ConfigChannel+0x7a4>)
 80021ea:	f7ff f80e 	bl	800120a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021ee:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <HAL_ADC_ConfigChannel+0x7b0>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	099b      	lsrs	r3, r3, #6
 80021f4:	4a30      	ldr	r2, [pc, #192]	; (80022b8 <HAL_ADC_ConfigChannel+0x7b4>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	099b      	lsrs	r3, r3, #6
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002208:	e002      	b.n	8002210 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	3b01      	subs	r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f9      	bne.n	800220a <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002216:	e03a      	b.n	800228e <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a27      	ldr	r2, [pc, #156]	; (80022bc <HAL_ADC_ConfigChannel+0x7b8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d113      	bne.n	800224a <HAL_ADC_ConfigChannel+0x746>
 8002222:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002226:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10d      	bne.n	800224a <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a1f      	ldr	r2, [pc, #124]	; (80022b0 <HAL_ADC_ConfigChannel+0x7ac>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d12a      	bne.n	800228e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800223c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002240:	4619      	mov	r1, r3
 8002242:	4819      	ldr	r0, [pc, #100]	; (80022a8 <HAL_ADC_ConfigChannel+0x7a4>)
 8002244:	f7fe ffe1 	bl	800120a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002248:	e021      	b.n	800228e <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a1c      	ldr	r2, [pc, #112]	; (80022c0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d11c      	bne.n	800228e <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002254:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d116      	bne.n	800228e <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <HAL_ADC_ConfigChannel+0x7ac>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d111      	bne.n	800228e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800226a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800226e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002272:	4619      	mov	r1, r3
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <HAL_ADC_ConfigChannel+0x7a4>)
 8002276:	f7fe ffc8 	bl	800120a <LL_ADC_SetCommonPathInternalCh>
 800227a:	e008      	b.n	800228e <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002280:	f043 0220 	orr.w	r2, r3, #32
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002296:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800229a:	4618      	mov	r0, r3
 800229c:	37d8      	adds	r7, #216	; 0xd8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	80080000 	.word	0x80080000
 80022a8:	50040300 	.word	0x50040300
 80022ac:	c7520000 	.word	0xc7520000
 80022b0:	50040000 	.word	0x50040000
 80022b4:	20000000 	.word	0x20000000
 80022b8:	053e2d63 	.word	0x053e2d63
 80022bc:	cb840000 	.word	0xcb840000
 80022c0:	80000001 	.word	0x80000001

080022c4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff f95e 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 80022e0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff f97f 	bl	80015ea <LL_ADC_INJ_IsConversionOngoing>
 80022ec:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d103      	bne.n	80022fc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f000 8098 	beq.w	800242c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d02a      	beq.n	8002360 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	7e5b      	ldrb	r3, [r3, #25]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d126      	bne.n	8002360 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7e1b      	ldrb	r3, [r3, #24]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d122      	bne.n	8002360 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800231a:	2301      	movs	r3, #1
 800231c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800231e:	e014      	b.n	800234a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	4a45      	ldr	r2, [pc, #276]	; (8002438 <ADC_ConversionStop+0x174>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d90d      	bls.n	8002344 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800232c:	f043 0210 	orr.w	r2, r3, #16
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002338:	f043 0201 	orr.w	r2, r3, #1
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e074      	b.n	800242e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	3301      	adds	r3, #1
 8002348:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002354:	2b40      	cmp	r3, #64	; 0x40
 8002356:	d1e3      	bne.n	8002320 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2240      	movs	r2, #64	; 0x40
 800235e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2b02      	cmp	r3, #2
 8002364:	d014      	beq.n	8002390 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff f916 	bl	800159c <LL_ADC_REG_IsConversionOngoing>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00c      	beq.n	8002390 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff f8d3 	bl	8001526 <LL_ADC_IsDisableOngoing>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d104      	bne.n	8002390 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff f8f2 	bl	8001574 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d014      	beq.n	80023c0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff f925 	bl	80015ea <LL_ADC_INJ_IsConversionOngoing>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00c      	beq.n	80023c0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff f8bb 	bl	8001526 <LL_ADC_IsDisableOngoing>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d104      	bne.n	80023c0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff f901 	bl	80015c2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d005      	beq.n	80023d2 <ADC_ConversionStop+0x10e>
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b03      	cmp	r3, #3
 80023ca:	d105      	bne.n	80023d8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80023cc:	230c      	movs	r3, #12
 80023ce:	617b      	str	r3, [r7, #20]
        break;
 80023d0:	e005      	b.n	80023de <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80023d2:	2308      	movs	r3, #8
 80023d4:	617b      	str	r3, [r7, #20]
        break;
 80023d6:	e002      	b.n	80023de <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80023d8:	2304      	movs	r3, #4
 80023da:	617b      	str	r3, [r7, #20]
        break;
 80023dc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80023de:	f7fe fef5 	bl	80011cc <HAL_GetTick>
 80023e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023e4:	e01b      	b.n	800241e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80023e6:	f7fe fef1 	bl	80011cc <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b05      	cmp	r3, #5
 80023f2:	d914      	bls.n	800241e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00d      	beq.n	800241e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002406:	f043 0210 	orr.w	r2, r3, #16
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002412:	f043 0201 	orr.w	r2, r3, #1
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e007      	b.n	800242e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	4013      	ands	r3, r2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1dc      	bne.n	80023e6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3720      	adds	r7, #32
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	a33fffff 	.word	0xa33fffff

0800243c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff f857 	bl	8001500 <LL_ADC_IsEnabled>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d169      	bne.n	800252c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689a      	ldr	r2, [r3, #8]
 800245e:	4b36      	ldr	r3, [pc, #216]	; (8002538 <ADC_Enable+0xfc>)
 8002460:	4013      	ands	r3, r2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00d      	beq.n	8002482 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800246a:	f043 0210 	orr.w	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002476:	f043 0201 	orr.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e055      	b.n	800252e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff f812 	bl	80014b0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800248c:	482b      	ldr	r0, [pc, #172]	; (800253c <ADC_Enable+0x100>)
 800248e:	f7fe fecf 	bl	8001230 <LL_ADC_GetCommonPathInternalCh>
 8002492:	4603      	mov	r3, r0
 8002494:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d013      	beq.n	80024c4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800249c:	4b28      	ldr	r3, [pc, #160]	; (8002540 <ADC_Enable+0x104>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	099b      	lsrs	r3, r3, #6
 80024a2:	4a28      	ldr	r2, [pc, #160]	; (8002544 <ADC_Enable+0x108>)
 80024a4:	fba2 2303 	umull	r2, r3, r2, r3
 80024a8:	099b      	lsrs	r3, r3, #6
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	4613      	mov	r3, r2
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80024b6:	e002      	b.n	80024be <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1f9      	bne.n	80024b8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80024c4:	f7fe fe82 	bl	80011cc <HAL_GetTick>
 80024c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024ca:	e028      	b.n	800251e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff f815 	bl	8001500 <LL_ADC_IsEnabled>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d104      	bne.n	80024e6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe ffe5 	bl	80014b0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024e6:	f7fe fe71 	bl	80011cc <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d914      	bls.n	800251e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d00d      	beq.n	800251e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002506:	f043 0210 	orr.w	r2, r3, #16
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e007      	b.n	800252e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	2b01      	cmp	r3, #1
 800252a:	d1cf      	bne.n	80024cc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	8000003f 	.word	0x8000003f
 800253c:	50040300 	.word	0x50040300
 8002540:	20000000 	.word	0x20000000
 8002544:	053e2d63 	.word	0x053e2d63

08002548 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe ffe6 	bl	8001526 <LL_ADC_IsDisableOngoing>
 800255a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fe ffcd 	bl	8001500 <LL_ADC_IsEnabled>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d047      	beq.n	80025fc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d144      	bne.n	80025fc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 030d 	and.w	r3, r3, #13
 800257c:	2b01      	cmp	r3, #1
 800257e:	d10c      	bne.n	800259a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fe ffa7 	bl	80014d8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2203      	movs	r2, #3
 8002590:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002592:	f7fe fe1b 	bl	80011cc <HAL_GetTick>
 8002596:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002598:	e029      	b.n	80025ee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259e:	f043 0210 	orr.w	r2, r3, #16
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025aa:	f043 0201 	orr.w	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e023      	b.n	80025fe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025b6:	f7fe fe09 	bl	80011cc <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d914      	bls.n	80025ee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00d      	beq.n	80025ee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d6:	f043 0210 	orr.w	r2, r3, #16
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025e2:	f043 0201 	orr.w	r2, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e007      	b.n	80025fe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1dc      	bne.n	80025b6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
	...

08002608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002624:	4013      	ands	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263a:	4a04      	ldr	r2, [pc, #16]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60d3      	str	r3, [r2, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <__NVIC_GetPriorityGrouping+0x18>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f003 0307 	and.w	r3, r3, #7
}
 800265e:	4618      	mov	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db0a      	blt.n	8002696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <__NVIC_SetPriority+0x4c>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	0112      	lsls	r2, r2, #4
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	440b      	add	r3, r1
 8002690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002694:	e00a      	b.n	80026ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <__NVIC_SetPriority+0x50>)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	3b04      	subs	r3, #4
 80026a4:	0112      	lsls	r2, r2, #4
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	440b      	add	r3, r1
 80026aa:	761a      	strb	r2, [r3, #24]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f1c3 0307 	rsb	r3, r3, #7
 80026da:	2b04      	cmp	r3, #4
 80026dc:	bf28      	it	cs
 80026de:	2304      	movcs	r3, #4
 80026e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3304      	adds	r3, #4
 80026e6:	2b06      	cmp	r3, #6
 80026e8:	d902      	bls.n	80026f0 <NVIC_EncodePriority+0x30>
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3b03      	subs	r3, #3
 80026ee:	e000      	b.n	80026f2 <NVIC_EncodePriority+0x32>
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	f04f 32ff 	mov.w	r2, #4294967295
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43da      	mvns	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	401a      	ands	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002708:	f04f 31ff 	mov.w	r1, #4294967295
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa01 f303 	lsl.w	r3, r1, r3
 8002712:	43d9      	mvns	r1, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	4313      	orrs	r3, r2
         );
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3b01      	subs	r3, #1
 8002734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002738:	d301      	bcc.n	800273e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273a:	2301      	movs	r3, #1
 800273c:	e00f      	b.n	800275e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273e:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <SysTick_Config+0x40>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002746:	210f      	movs	r1, #15
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
 800274c:	f7ff ff8e 	bl	800266c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002750:	4b05      	ldr	r3, [pc, #20]	; (8002768 <SysTick_Config+0x40>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002756:	4b04      	ldr	r3, [pc, #16]	; (8002768 <SysTick_Config+0x40>)
 8002758:	2207      	movs	r2, #7
 800275a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	e000e010 	.word	0xe000e010

0800276c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff47 	bl	8002608 <__NVIC_SetPriorityGrouping>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b086      	sub	sp, #24
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
 800278e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002794:	f7ff ff5c 	bl	8002650 <__NVIC_GetPriorityGrouping>
 8002798:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	68b9      	ldr	r1, [r7, #8]
 800279e:	6978      	ldr	r0, [r7, #20]
 80027a0:	f7ff ff8e 	bl	80026c0 <NVIC_EncodePriority>
 80027a4:	4602      	mov	r2, r0
 80027a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff5d 	bl	800266c <__NVIC_SetPriority>
}
 80027b2:	bf00      	nop
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff ffb0 	bl	8002728 <SysTick_Config>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e2:	e148      	b.n	8002a76 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	2101      	movs	r1, #1
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 813a 	beq.w	8002a70 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	2b01      	cmp	r3, #1
 8002806:	d005      	beq.n	8002814 <HAL_GPIO_Init+0x40>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d130      	bne.n	8002876 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800284a:	2201      	movs	r2, #1
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43db      	mvns	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	091b      	lsrs	r3, r3, #4
 8002860:	f003 0201 	and.w	r2, r3, #1
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b03      	cmp	r3, #3
 8002880:	d017      	beq.n	80028b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d123      	bne.n	8002906 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	08da      	lsrs	r2, r3, #3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3208      	adds	r2, #8
 80028c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	220f      	movs	r2, #15
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4013      	ands	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	08da      	lsrs	r2, r3, #3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3208      	adds	r2, #8
 8002900:	6939      	ldr	r1, [r7, #16]
 8002902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4013      	ands	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0203 	and.w	r2, r3, #3
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8094 	beq.w	8002a70 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002948:	4b52      	ldr	r3, [pc, #328]	; (8002a94 <HAL_GPIO_Init+0x2c0>)
 800294a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800294c:	4a51      	ldr	r2, [pc, #324]	; (8002a94 <HAL_GPIO_Init+0x2c0>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	6613      	str	r3, [r2, #96]	; 0x60
 8002954:	4b4f      	ldr	r3, [pc, #316]	; (8002a94 <HAL_GPIO_Init+0x2c0>)
 8002956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002960:	4a4d      	ldr	r2, [pc, #308]	; (8002a98 <HAL_GPIO_Init+0x2c4>)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	089b      	lsrs	r3, r3, #2
 8002966:	3302      	adds	r3, #2
 8002968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	220f      	movs	r2, #15
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800298a:	d00d      	beq.n	80029a8 <HAL_GPIO_Init+0x1d4>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a43      	ldr	r2, [pc, #268]	; (8002a9c <HAL_GPIO_Init+0x2c8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d007      	beq.n	80029a4 <HAL_GPIO_Init+0x1d0>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a42      	ldr	r2, [pc, #264]	; (8002aa0 <HAL_GPIO_Init+0x2cc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d101      	bne.n	80029a0 <HAL_GPIO_Init+0x1cc>
 800299c:	2302      	movs	r3, #2
 800299e:	e004      	b.n	80029aa <HAL_GPIO_Init+0x1d6>
 80029a0:	2307      	movs	r3, #7
 80029a2:	e002      	b.n	80029aa <HAL_GPIO_Init+0x1d6>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_GPIO_Init+0x1d6>
 80029a8:	2300      	movs	r3, #0
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	f002 0203 	and.w	r2, r2, #3
 80029b0:	0092      	lsls	r2, r2, #2
 80029b2:	4093      	lsls	r3, r2
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029ba:	4937      	ldr	r1, [pc, #220]	; (8002a98 <HAL_GPIO_Init+0x2c4>)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	089b      	lsrs	r3, r3, #2
 80029c0:	3302      	adds	r3, #2
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029c8:	4b36      	ldr	r3, [pc, #216]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029ec:	4a2d      	ldr	r2, [pc, #180]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029f2:	4b2c      	ldr	r3, [pc, #176]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a16:	4a23      	ldr	r2, [pc, #140]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a1c:	4b21      	ldr	r3, [pc, #132]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a40:	4a18      	ldr	r2, [pc, #96]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a46:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a6a:	4a0e      	ldr	r2, [pc, #56]	; (8002aa4 <HAL_GPIO_Init+0x2d0>)
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3301      	adds	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f47f aeaf 	bne.w	80027e4 <HAL_GPIO_Init+0x10>
  }
}
 8002a86:	bf00      	nop
 8002a88:	bf00      	nop
 8002a8a:	371c      	adds	r7, #28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	48000400 	.word	0x48000400
 8002aa0:	48000800 	.word	0x48000800
 8002aa4:	40010400 	.word	0x40010400

08002aa8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	40007000 	.word	0x40007000

08002ac4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ad2:	d130      	bne.n	8002b36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ad4:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ae0:	d038      	beq.n	8002b54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ae2:	4b20      	ldr	r3, [pc, #128]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002aea:	4a1e      	ldr	r2, [pc, #120]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002af0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002af2:	4b1d      	ldr	r3, [pc, #116]	; (8002b68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2232      	movs	r2, #50	; 0x32
 8002af8:	fb02 f303 	mul.w	r3, r2, r3
 8002afc:	4a1b      	ldr	r2, [pc, #108]	; (8002b6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	0c9b      	lsrs	r3, r3, #18
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b08:	e002      	b.n	8002b10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1c:	d102      	bne.n	8002b24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1f2      	bne.n	8002b0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b24:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b30:	d110      	bne.n	8002b54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e00f      	b.n	8002b56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b42:	d007      	beq.n	8002b54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b44:	4b07      	ldr	r3, [pc, #28]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b4c:	4a05      	ldr	r2, [pc, #20]	; (8002b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40007000 	.word	0x40007000
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	431bde83 	.word	0x431bde83

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d102      	bne.n	8002b84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	f000 bc02 	b.w	8003388 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b84:	4b96      	ldr	r3, [pc, #600]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 030c 	and.w	r3, r3, #12
 8002b8c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b8e:	4b94      	ldr	r3, [pc, #592]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0310 	and.w	r3, r3, #16
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80e4 	beq.w	8002d6e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d007      	beq.n	8002bbc <HAL_RCC_OscConfig+0x4c>
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	2b0c      	cmp	r3, #12
 8002bb0:	f040 808b 	bne.w	8002cca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	f040 8087 	bne.w	8002cca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bbc:	4b88      	ldr	r3, [pc, #544]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x64>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e3d9      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	4b81      	ldr	r3, [pc, #516]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d004      	beq.n	8002bee <HAL_RCC_OscConfig+0x7e>
 8002be4:	4b7e      	ldr	r3, [pc, #504]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bec:	e005      	b.n	8002bfa <HAL_RCC_OscConfig+0x8a>
 8002bee:	4b7c      	ldr	r3, [pc, #496]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bf4:	091b      	lsrs	r3, r3, #4
 8002bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d223      	bcs.n	8002c46 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fd54 	bl	80036b0 <RCC_SetFlashLatencyFromMSIRange>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e3ba      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c12:	4b73      	ldr	r3, [pc, #460]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a72      	ldr	r2, [pc, #456]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c18:	f043 0308 	orr.w	r3, r3, #8
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	4b70      	ldr	r3, [pc, #448]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	496d      	ldr	r1, [pc, #436]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c30:	4b6b      	ldr	r3, [pc, #428]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	021b      	lsls	r3, r3, #8
 8002c3e:	4968      	ldr	r1, [pc, #416]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	604b      	str	r3, [r1, #4]
 8002c44:	e025      	b.n	8002c92 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c46:	4b66      	ldr	r3, [pc, #408]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a65      	ldr	r2, [pc, #404]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	f043 0308 	orr.w	r3, r3, #8
 8002c50:	6013      	str	r3, [r2, #0]
 8002c52:	4b63      	ldr	r3, [pc, #396]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	4960      	ldr	r1, [pc, #384]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c64:	4b5e      	ldr	r3, [pc, #376]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	021b      	lsls	r3, r3, #8
 8002c72:	495b      	ldr	r1, [pc, #364]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d109      	bne.n	8002c92 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fd14 	bl	80036b0 <RCC_SetFlashLatencyFromMSIRange>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e37a      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c92:	f000 fc81 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8002c96:	4602      	mov	r2, r0
 8002c98:	4b51      	ldr	r3, [pc, #324]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	091b      	lsrs	r3, r3, #4
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	4950      	ldr	r1, [pc, #320]	; (8002de4 <HAL_RCC_OscConfig+0x274>)
 8002ca4:	5ccb      	ldrb	r3, [r1, r3]
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cae:	4a4e      	ldr	r2, [pc, #312]	; (8002de8 <HAL_RCC_OscConfig+0x278>)
 8002cb0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002cb2:	4b4e      	ldr	r3, [pc, #312]	; (8002dec <HAL_RCC_OscConfig+0x27c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fa38 	bl	800112c <HAL_InitTick>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d052      	beq.n	8002d6c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	e35e      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d032      	beq.n	8002d38 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cd2:	4b43      	ldr	r3, [pc, #268]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a42      	ldr	r2, [pc, #264]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cde:	f7fe fa75 	bl	80011cc <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ce6:	f7fe fa71 	bl	80011cc <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e347      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cf8:	4b39      	ldr	r3, [pc, #228]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d04:	4b36      	ldr	r3, [pc, #216]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a35      	ldr	r2, [pc, #212]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d0a:	f043 0308 	orr.w	r3, r3, #8
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	4b33      	ldr	r3, [pc, #204]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	4930      	ldr	r1, [pc, #192]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d22:	4b2f      	ldr	r3, [pc, #188]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	492b      	ldr	r1, [pc, #172]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	604b      	str	r3, [r1, #4]
 8002d36:	e01a      	b.n	8002d6e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d38:	4b29      	ldr	r3, [pc, #164]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a28      	ldr	r2, [pc, #160]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d44:	f7fe fa42 	bl	80011cc <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d4c:	f7fe fa3e 	bl	80011cc <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e314      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d5e:	4b20      	ldr	r3, [pc, #128]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x1dc>
 8002d6a:	e000      	b.n	8002d6e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d073      	beq.n	8002e62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d005      	beq.n	8002d8c <HAL_RCC_OscConfig+0x21c>
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	2b0c      	cmp	r3, #12
 8002d84:	d10e      	bne.n	8002da4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d10b      	bne.n	8002da4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d8c:	4b14      	ldr	r3, [pc, #80]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d063      	beq.n	8002e60 <HAL_RCC_OscConfig+0x2f0>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d15f      	bne.n	8002e60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e2f1      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dac:	d106      	bne.n	8002dbc <HAL_RCC_OscConfig+0x24c>
 8002dae:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	e025      	b.n	8002e08 <HAL_RCC_OscConfig+0x298>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dc4:	d114      	bne.n	8002df0 <HAL_RCC_OscConfig+0x280>
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a05      	ldr	r2, [pc, #20]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	4b03      	ldr	r3, [pc, #12]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a02      	ldr	r2, [pc, #8]	; (8002de0 <HAL_RCC_OscConfig+0x270>)
 8002dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e013      	b.n	8002e08 <HAL_RCC_OscConfig+0x298>
 8002de0:	40021000 	.word	0x40021000
 8002de4:	080067e8 	.word	0x080067e8
 8002de8:	20000000 	.word	0x20000000
 8002dec:	20000004 	.word	0x20000004
 8002df0:	4ba0      	ldr	r3, [pc, #640]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a9f      	ldr	r2, [pc, #636]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002df6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	4b9d      	ldr	r3, [pc, #628]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a9c      	ldr	r2, [pc, #624]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002e02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d013      	beq.n	8002e38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e10:	f7fe f9dc 	bl	80011cc <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e18:	f7fe f9d8 	bl	80011cc <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b64      	cmp	r3, #100	; 0x64
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e2ae      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e2a:	4b92      	ldr	r3, [pc, #584]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0f0      	beq.n	8002e18 <HAL_RCC_OscConfig+0x2a8>
 8002e36:	e014      	b.n	8002e62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7fe f9c8 	bl	80011cc <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e40:	f7fe f9c4 	bl	80011cc <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b64      	cmp	r3, #100	; 0x64
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e29a      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e52:	4b88      	ldr	r3, [pc, #544]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x2d0>
 8002e5e:	e000      	b.n	8002e62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d060      	beq.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d005      	beq.n	8002e80 <HAL_RCC_OscConfig+0x310>
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2b0c      	cmp	r3, #12
 8002e78:	d119      	bne.n	8002eae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d116      	bne.n	8002eae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e80:	4b7c      	ldr	r3, [pc, #496]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d005      	beq.n	8002e98 <HAL_RCC_OscConfig+0x328>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e277      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e98:	4b76      	ldr	r3, [pc, #472]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	061b      	lsls	r3, r3, #24
 8002ea6:	4973      	ldr	r1, [pc, #460]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eac:	e040      	b.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d023      	beq.n	8002efe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb6:	4b6f      	ldr	r3, [pc, #444]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a6e      	ldr	r2, [pc, #440]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7fe f983 	bl	80011cc <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eca:	f7fe f97f 	bl	80011cc <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e255      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002edc:	4b65      	ldr	r3, [pc, #404]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0f0      	beq.n	8002eca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee8:	4b62      	ldr	r3, [pc, #392]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	061b      	lsls	r3, r3, #24
 8002ef6:	495f      	ldr	r1, [pc, #380]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
 8002efc:	e018      	b.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002efe:	4b5d      	ldr	r3, [pc, #372]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a5c      	ldr	r2, [pc, #368]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0a:	f7fe f95f 	bl	80011cc <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f12:	f7fe f95b 	bl	80011cc <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e231      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f24:	4b53      	ldr	r3, [pc, #332]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1f0      	bne.n	8002f12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d03c      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d01c      	beq.n	8002f7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f44:	4b4b      	ldr	r3, [pc, #300]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f4a:	4a4a      	ldr	r2, [pc, #296]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f54:	f7fe f93a 	bl	80011cc <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f5c:	f7fe f936 	bl	80011cc <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e20c      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f6e:	4b41      	ldr	r3, [pc, #260]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0ef      	beq.n	8002f5c <HAL_RCC_OscConfig+0x3ec>
 8002f7c:	e01b      	b.n	8002fb6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f7e:	4b3d      	ldr	r3, [pc, #244]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f84:	4a3b      	ldr	r2, [pc, #236]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002f86:	f023 0301 	bic.w	r3, r3, #1
 8002f8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f8e:	f7fe f91d 	bl	80011cc <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f96:	f7fe f919 	bl	80011cc <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e1ef      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fa8:	4b32      	ldr	r3, [pc, #200]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1ef      	bne.n	8002f96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f000 80a6 	beq.w	8003110 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fc8:	4b2a      	ldr	r3, [pc, #168]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10d      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd4:	4b27      	ldr	r3, [pc, #156]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd8:	4a26      	ldr	r2, [pc, #152]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6593      	str	r3, [r2, #88]	; 0x58
 8002fe0:	4b24      	ldr	r3, [pc, #144]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	60bb      	str	r3, [r7, #8]
 8002fea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fec:	2301      	movs	r3, #1
 8002fee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff0:	4b21      	ldr	r3, [pc, #132]	; (8003078 <HAL_RCC_OscConfig+0x508>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d118      	bne.n	800302e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ffc:	4b1e      	ldr	r3, [pc, #120]	; (8003078 <HAL_RCC_OscConfig+0x508>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a1d      	ldr	r2, [pc, #116]	; (8003078 <HAL_RCC_OscConfig+0x508>)
 8003002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003006:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003008:	f7fe f8e0 	bl	80011cc <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003010:	f7fe f8dc 	bl	80011cc <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e1b2      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003022:	4b15      	ldr	r3, [pc, #84]	; (8003078 <HAL_RCC_OscConfig+0x508>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d108      	bne.n	8003048 <HAL_RCC_OscConfig+0x4d8>
 8003036:	4b0f      	ldr	r3, [pc, #60]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8003038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800303c:	4a0d      	ldr	r2, [pc, #52]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 800303e:	f043 0301 	orr.w	r3, r3, #1
 8003042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003046:	e029      	b.n	800309c <HAL_RCC_OscConfig+0x52c>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b05      	cmp	r3, #5
 800304e:	d115      	bne.n	800307c <HAL_RCC_OscConfig+0x50c>
 8003050:	4b08      	ldr	r3, [pc, #32]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003056:	4a07      	ldr	r2, [pc, #28]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8003058:	f043 0304 	orr.w	r3, r3, #4
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003060:	4b04      	ldr	r3, [pc, #16]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	4a03      	ldr	r2, [pc, #12]	; (8003074 <HAL_RCC_OscConfig+0x504>)
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003070:	e014      	b.n	800309c <HAL_RCC_OscConfig+0x52c>
 8003072:	bf00      	nop
 8003074:	40021000 	.word	0x40021000
 8003078:	40007000 	.word	0x40007000
 800307c:	4b9a      	ldr	r3, [pc, #616]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003082:	4a99      	ldr	r2, [pc, #612]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800308c:	4b96      	ldr	r3, [pc, #600]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 800308e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003092:	4a95      	ldr	r2, [pc, #596]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003094:	f023 0304 	bic.w	r3, r3, #4
 8003098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d016      	beq.n	80030d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a4:	f7fe f892 	bl	80011cc <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030aa:	e00a      	b.n	80030c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ac:	f7fe f88e 	bl	80011cc <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e162      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030c2:	4b89      	ldr	r3, [pc, #548]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80030c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d0ed      	beq.n	80030ac <HAL_RCC_OscConfig+0x53c>
 80030d0:	e015      	b.n	80030fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d2:	f7fe f87b 	bl	80011cc <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030d8:	e00a      	b.n	80030f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030da:	f7fe f877 	bl	80011cc <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e14b      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030f0:	4b7d      	ldr	r3, [pc, #500]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80030f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1ed      	bne.n	80030da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030fe:	7ffb      	ldrb	r3, [r7, #31]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d105      	bne.n	8003110 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003104:	4b78      	ldr	r3, [pc, #480]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003108:	4a77      	ldr	r2, [pc, #476]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 800310a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800310e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	2b00      	cmp	r3, #0
 800311a:	d03c      	beq.n	8003196 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	2b00      	cmp	r3, #0
 8003122:	d01c      	beq.n	800315e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003124:	4b70      	ldr	r3, [pc, #448]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003126:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800312a:	4a6f      	ldr	r2, [pc, #444]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003134:	f7fe f84a 	bl	80011cc <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800313c:	f7fe f846 	bl	80011cc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e11c      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800314e:	4b66      	ldr	r3, [pc, #408]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003150:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0ef      	beq.n	800313c <HAL_RCC_OscConfig+0x5cc>
 800315c:	e01b      	b.n	8003196 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800315e:	4b62      	ldr	r3, [pc, #392]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003160:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003164:	4a60      	ldr	r2, [pc, #384]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316e:	f7fe f82d 	bl	80011cc <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003176:	f7fe f829 	bl	80011cc <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e0ff      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003188:	4b57      	ldr	r3, [pc, #348]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 800318a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1ef      	bne.n	8003176 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 80f3 	beq.w	8003386 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	f040 80c9 	bne.w	800333c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80031aa:	4b4f      	ldr	r3, [pc, #316]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f003 0203 	and.w	r2, r3, #3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d12c      	bne.n	8003218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c8:	3b01      	subs	r3, #1
 80031ca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d123      	bne.n	8003218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031da:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d11b      	bne.n	8003218 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d113      	bne.n	8003218 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	3b01      	subs	r3, #1
 80031fe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003200:	429a      	cmp	r2, r3
 8003202:	d109      	bne.n	8003218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	085b      	lsrs	r3, r3, #1
 8003210:	3b01      	subs	r3, #1
 8003212:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003214:	429a      	cmp	r2, r3
 8003216:	d06b      	beq.n	80032f0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b0c      	cmp	r3, #12
 800321c:	d062      	beq.n	80032e4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800321e:	4b32      	ldr	r3, [pc, #200]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e0ac      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800322e:	4b2e      	ldr	r3, [pc, #184]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a2d      	ldr	r2, [pc, #180]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003234:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003238:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800323a:	f7fd ffc7 	bl	80011cc <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003242:	f7fd ffc3 	bl	80011cc <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e099      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003254:	4b24      	ldr	r3, [pc, #144]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1f0      	bne.n	8003242 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003260:	4b21      	ldr	r3, [pc, #132]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003262:	68da      	ldr	r2, [r3, #12]
 8003264:	4b21      	ldr	r3, [pc, #132]	; (80032ec <HAL_RCC_OscConfig+0x77c>)
 8003266:	4013      	ands	r3, r2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003270:	3a01      	subs	r2, #1
 8003272:	0112      	lsls	r2, r2, #4
 8003274:	4311      	orrs	r1, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800327a:	0212      	lsls	r2, r2, #8
 800327c:	4311      	orrs	r1, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003282:	0852      	lsrs	r2, r2, #1
 8003284:	3a01      	subs	r2, #1
 8003286:	0552      	lsls	r2, r2, #21
 8003288:	4311      	orrs	r1, r2
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800328e:	0852      	lsrs	r2, r2, #1
 8003290:	3a01      	subs	r2, #1
 8003292:	0652      	lsls	r2, r2, #25
 8003294:	4311      	orrs	r1, r2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800329a:	06d2      	lsls	r2, r2, #27
 800329c:	430a      	orrs	r2, r1
 800329e:	4912      	ldr	r1, [pc, #72]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80032a4:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032b0:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032bc:	f7fd ff86 	bl	80011cc <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c4:	f7fd ff82 	bl	80011cc <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e058      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d6:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <HAL_RCC_OscConfig+0x778>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0f0      	beq.n	80032c4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032e2:	e050      	b.n	8003386 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e04f      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
 80032e8:	40021000 	.word	0x40021000
 80032ec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f0:	4b27      	ldr	r3, [pc, #156]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d144      	bne.n	8003386 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032fc:	4b24      	ldr	r3, [pc, #144]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a23      	ldr	r2, [pc, #140]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 8003302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003306:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003308:	4b21      	ldr	r3, [pc, #132]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a20      	ldr	r2, [pc, #128]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 800330e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003312:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003314:	f7fd ff5a 	bl	80011cc <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331c:	f7fd ff56 	bl	80011cc <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e02c      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800332e:	4b18      	ldr	r3, [pc, #96]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0f0      	beq.n	800331c <HAL_RCC_OscConfig+0x7ac>
 800333a:	e024      	b.n	8003386 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	2b0c      	cmp	r3, #12
 8003340:	d01f      	beq.n	8003382 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003342:	4b13      	ldr	r3, [pc, #76]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a12      	ldr	r2, [pc, #72]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 8003348:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800334c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334e:	f7fd ff3d 	bl	80011cc <HAL_GetTick>
 8003352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003354:	e008      	b.n	8003368 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003356:	f7fd ff39 	bl	80011cc <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e00f      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003368:	4b09      	ldr	r3, [pc, #36]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1f0      	bne.n	8003356 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	4905      	ldr	r1, [pc, #20]	; (8003390 <HAL_RCC_OscConfig+0x820>)
 800337a:	4b06      	ldr	r3, [pc, #24]	; (8003394 <HAL_RCC_OscConfig+0x824>)
 800337c:	4013      	ands	r3, r2
 800337e:	60cb      	str	r3, [r1, #12]
 8003380:	e001      	b.n	8003386 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3720      	adds	r7, #32
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40021000 	.word	0x40021000
 8003394:	feeefffc 	.word	0xfeeefffc

08003398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0e7      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033ac:	4b75      	ldr	r3, [pc, #468]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d910      	bls.n	80033dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ba:	4b72      	ldr	r3, [pc, #456]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f023 0207 	bic.w	r2, r3, #7
 80033c2:	4970      	ldr	r1, [pc, #448]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ca:	4b6e      	ldr	r3, [pc, #440]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d001      	beq.n	80033dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e0cf      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d010      	beq.n	800340a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	4b66      	ldr	r3, [pc, #408]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d908      	bls.n	800340a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f8:	4b63      	ldr	r3, [pc, #396]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4960      	ldr	r1, [pc, #384]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003406:	4313      	orrs	r3, r2
 8003408:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d04c      	beq.n	80034b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b03      	cmp	r3, #3
 800341c:	d107      	bne.n	800342e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800341e:	4b5a      	ldr	r3, [pc, #360]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d121      	bne.n	800346e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e0a6      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003436:	4b54      	ldr	r3, [pc, #336]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d115      	bne.n	800346e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e09a      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d107      	bne.n	800345e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800344e:	4b4e      	ldr	r3, [pc, #312]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d109      	bne.n	800346e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e08e      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800345e:	4b4a      	ldr	r3, [pc, #296]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e086      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800346e:	4b46      	ldr	r3, [pc, #280]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f023 0203 	bic.w	r2, r3, #3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4943      	ldr	r1, [pc, #268]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003480:	f7fd fea4 	bl	80011cc <HAL_GetTick>
 8003484:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003486:	e00a      	b.n	800349e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003488:	f7fd fea0 	bl	80011cc <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	f241 3288 	movw	r2, #5000	; 0x1388
 8003496:	4293      	cmp	r3, r2
 8003498:	d901      	bls.n	800349e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e06e      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349e:	4b3a      	ldr	r3, [pc, #232]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 020c 	and.w	r2, r3, #12
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d1eb      	bne.n	8003488 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d010      	beq.n	80034de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	4b31      	ldr	r3, [pc, #196]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d208      	bcs.n	80034de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034cc:	4b2e      	ldr	r3, [pc, #184]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	492b      	ldr	r1, [pc, #172]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034de:	4b29      	ldr	r3, [pc, #164]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d210      	bcs.n	800350e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ec:	4b25      	ldr	r3, [pc, #148]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f023 0207 	bic.w	r2, r3, #7
 80034f4:	4923      	ldr	r1, [pc, #140]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fc:	4b21      	ldr	r3, [pc, #132]	; (8003584 <HAL_RCC_ClockConfig+0x1ec>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d001      	beq.n	800350e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e036      	b.n	800357c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351a:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	4918      	ldr	r1, [pc, #96]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003528:	4313      	orrs	r3, r2
 800352a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0308 	and.w	r3, r3, #8
 8003534:	2b00      	cmp	r3, #0
 8003536:	d009      	beq.n	800354c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003538:	4b13      	ldr	r3, [pc, #76]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	00db      	lsls	r3, r3, #3
 8003546:	4910      	ldr	r1, [pc, #64]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003548:	4313      	orrs	r3, r2
 800354a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800354c:	f000 f824 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003550:	4602      	mov	r2, r0
 8003552:	4b0d      	ldr	r3, [pc, #52]	; (8003588 <HAL_RCC_ClockConfig+0x1f0>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	091b      	lsrs	r3, r3, #4
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	490b      	ldr	r1, [pc, #44]	; (800358c <HAL_RCC_ClockConfig+0x1f4>)
 800355e:	5ccb      	ldrb	r3, [r1, r3]
 8003560:	f003 031f 	and.w	r3, r3, #31
 8003564:	fa22 f303 	lsr.w	r3, r2, r3
 8003568:	4a09      	ldr	r2, [pc, #36]	; (8003590 <HAL_RCC_ClockConfig+0x1f8>)
 800356a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800356c:	4b09      	ldr	r3, [pc, #36]	; (8003594 <HAL_RCC_ClockConfig+0x1fc>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f7fd fddb 	bl	800112c <HAL_InitTick>
 8003576:	4603      	mov	r3, r0
 8003578:	72fb      	strb	r3, [r7, #11]

  return status;
 800357a:	7afb      	ldrb	r3, [r7, #11]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40022000 	.word	0x40022000
 8003588:	40021000 	.word	0x40021000
 800358c:	080067e8 	.word	0x080067e8
 8003590:	20000000 	.word	0x20000000
 8003594:	20000004 	.word	0x20000004

08003598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b089      	sub	sp, #36	; 0x24
 800359c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	61fb      	str	r3, [r7, #28]
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035a6:	4b3e      	ldr	r3, [pc, #248]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 030c 	and.w	r3, r3, #12
 80035ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035b0:	4b3b      	ldr	r3, [pc, #236]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0x34>
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d121      	bne.n	800360a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d11e      	bne.n	800360a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035cc:	4b34      	ldr	r3, [pc, #208]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d107      	bne.n	80035e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035d8:	4b31      	ldr	r3, [pc, #196]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	61fb      	str	r3, [r7, #28]
 80035e6:	e005      	b.n	80035f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035e8:	4b2d      	ldr	r3, [pc, #180]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035f4:	4a2b      	ldr	r2, [pc, #172]	; (80036a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10d      	bne.n	8003620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003608:	e00a      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	2b04      	cmp	r3, #4
 800360e:	d102      	bne.n	8003616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003610:	4b25      	ldr	r3, [pc, #148]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003612:	61bb      	str	r3, [r7, #24]
 8003614:	e004      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	2b08      	cmp	r3, #8
 800361a:	d101      	bne.n	8003620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800361c:	4b23      	ldr	r3, [pc, #140]	; (80036ac <HAL_RCC_GetSysClockFreq+0x114>)
 800361e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d134      	bne.n	8003690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003626:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d003      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0xa6>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b03      	cmp	r3, #3
 800363a:	d003      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0xac>
 800363c:	e005      	b.n	800364a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800363e:	4b1a      	ldr	r3, [pc, #104]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003640:	617b      	str	r3, [r7, #20]
      break;
 8003642:	e005      	b.n	8003650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003644:	4b19      	ldr	r3, [pc, #100]	; (80036ac <HAL_RCC_GetSysClockFreq+0x114>)
 8003646:	617b      	str	r3, [r7, #20]
      break;
 8003648:	e002      	b.n	8003650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	617b      	str	r3, [r7, #20]
      break;
 800364e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003650:	4b13      	ldr	r3, [pc, #76]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	091b      	lsrs	r3, r3, #4
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	3301      	adds	r3, #1
 800365c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800365e:	4b10      	ldr	r3, [pc, #64]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	0a1b      	lsrs	r3, r3, #8
 8003664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	fb03 f202 	mul.w	r2, r3, r2
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	0e5b      	lsrs	r3, r3, #25
 800367c:	f003 0303 	and.w	r3, r3, #3
 8003680:	3301      	adds	r3, #1
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	fbb2 f3f3 	udiv	r3, r2, r3
 800368e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003690:	69bb      	ldr	r3, [r7, #24]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3724      	adds	r7, #36	; 0x24
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40021000 	.word	0x40021000
 80036a4:	080067f8 	.word	0x080067f8
 80036a8:	00f42400 	.word	0x00f42400
 80036ac:	007a1200 	.word	0x007a1200

080036b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036b8:	2300      	movs	r3, #0
 80036ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036bc:	4b2a      	ldr	r3, [pc, #168]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036c8:	f7ff f9ee 	bl	8002aa8 <HAL_PWREx_GetVoltageRange>
 80036cc:	6178      	str	r0, [r7, #20]
 80036ce:	e014      	b.n	80036fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036d0:	4b25      	ldr	r3, [pc, #148]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d4:	4a24      	ldr	r2, [pc, #144]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036da:	6593      	str	r3, [r2, #88]	; 0x58
 80036dc:	4b22      	ldr	r3, [pc, #136]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036e8:	f7ff f9de 	bl	8002aa8 <HAL_PWREx_GetVoltageRange>
 80036ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036ee:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f2:	4a1d      	ldr	r2, [pc, #116]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003700:	d10b      	bne.n	800371a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b80      	cmp	r3, #128	; 0x80
 8003706:	d919      	bls.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2ba0      	cmp	r3, #160	; 0xa0
 800370c:	d902      	bls.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800370e:	2302      	movs	r3, #2
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	e013      	b.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003714:	2301      	movs	r3, #1
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	e010      	b.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b80      	cmp	r3, #128	; 0x80
 800371e:	d902      	bls.n	8003726 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003720:	2303      	movs	r3, #3
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e00a      	b.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b80      	cmp	r3, #128	; 0x80
 800372a:	d102      	bne.n	8003732 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800372c:	2302      	movs	r3, #2
 800372e:	613b      	str	r3, [r7, #16]
 8003730:	e004      	b.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b70      	cmp	r3, #112	; 0x70
 8003736:	d101      	bne.n	800373c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003738:	2301      	movs	r3, #1
 800373a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f023 0207 	bic.w	r2, r3, #7
 8003744:	4909      	ldr	r1, [pc, #36]	; (800376c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800374c:	4b07      	ldr	r3, [pc, #28]	; (800376c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0307 	and.w	r3, r3, #7
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	429a      	cmp	r2, r3
 8003758:	d001      	beq.n	800375e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40021000 	.word	0x40021000
 800376c:	40022000 	.word	0x40022000

08003770 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003778:	2300      	movs	r3, #0
 800377a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800377c:	2300      	movs	r3, #0
 800377e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003788:	2b00      	cmp	r3, #0
 800378a:	d031      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003790:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003794:	d01a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003796:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800379a:	d814      	bhi.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d009      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037a4:	d10f      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80037a6:	4b5d      	ldr	r3, [pc, #372]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	4a5c      	ldr	r2, [pc, #368]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037b2:	e00c      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3304      	adds	r3, #4
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 f9ce 	bl	8003b5c <RCCEx_PLLSAI1_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037c4:	e003      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	74fb      	strb	r3, [r7, #19]
      break;
 80037ca:	e000      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80037cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10b      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037d4:	4b51      	ldr	r3, [pc, #324]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e2:	494e      	ldr	r1, [pc, #312]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037ea:	e001      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 809e 	beq.w	800393a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003802:	4b46      	ldr	r3, [pc, #280]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00d      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003818:	4b40      	ldr	r3, [pc, #256]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800381a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381c:	4a3f      	ldr	r2, [pc, #252]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800381e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003822:	6593      	str	r3, [r2, #88]	; 0x58
 8003824:	4b3d      	ldr	r3, [pc, #244]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003830:	2301      	movs	r3, #1
 8003832:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003834:	4b3a      	ldr	r3, [pc, #232]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a39      	ldr	r2, [pc, #228]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800383a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800383e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003840:	f7fd fcc4 	bl	80011cc <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003846:	e009      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003848:	f7fd fcc0 	bl	80011cc <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	74fb      	strb	r3, [r7, #19]
        break;
 800385a:	e005      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800385c:	4b30      	ldr	r3, [pc, #192]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0ef      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003868:	7cfb      	ldrb	r3, [r7, #19]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d15a      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800386e:	4b2b      	ldr	r3, [pc, #172]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003874:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003878:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01e      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	429a      	cmp	r2, r3
 8003888:	d019      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800388a:	4b24      	ldr	r3, [pc, #144]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003894:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003896:	4b21      	ldr	r3, [pc, #132]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389c:	4a1f      	ldr	r2, [pc, #124]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800389e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038a6:	4b1d      	ldr	r3, [pc, #116]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ac:	4a1b      	ldr	r2, [pc, #108]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038b6:	4a19      	ldr	r2, [pc, #100]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d016      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c8:	f7fd fc80 	bl	80011cc <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ce:	e00b      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d0:	f7fd fc7c 	bl	80011cc <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	; 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d902      	bls.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	74fb      	strb	r3, [r7, #19]
            break;
 80038e6:	e006      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038e8:	4b0c      	ldr	r3, [pc, #48]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0ec      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80038f6:	7cfb      	ldrb	r3, [r7, #19]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d10b      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038fc:	4b07      	ldr	r3, [pc, #28]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003902:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800390a:	4904      	ldr	r1, [pc, #16]	; (800391c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003912:	e009      	b.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003914:	7cfb      	ldrb	r3, [r7, #19]
 8003916:	74bb      	strb	r3, [r7, #18]
 8003918:	e006      	b.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800391a:	bf00      	nop
 800391c:	40021000 	.word	0x40021000
 8003920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003924:	7cfb      	ldrb	r3, [r7, #19]
 8003926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003928:	7c7b      	ldrb	r3, [r7, #17]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d105      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392e:	4b8a      	ldr	r3, [pc, #552]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003932:	4a89      	ldr	r2, [pc, #548]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003938:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00a      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003946:	4b84      	ldr	r3, [pc, #528]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	f023 0203 	bic.w	r2, r3, #3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4980      	ldr	r1, [pc, #512]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003968:	4b7b      	ldr	r3, [pc, #492]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800396a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800396e:	f023 020c 	bic.w	r2, r3, #12
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	4978      	ldr	r1, [pc, #480]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0320 	and.w	r3, r3, #32
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00a      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800398a:	4b73      	ldr	r3, [pc, #460]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	496f      	ldr	r1, [pc, #444]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800399a:	4313      	orrs	r3, r2
 800399c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00a      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039ac:	4b6a      	ldr	r3, [pc, #424]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ba:	4967      	ldr	r1, [pc, #412]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00a      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039ce:	4b62      	ldr	r3, [pc, #392]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039dc:	495e      	ldr	r1, [pc, #376]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00a      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039f0:	4b59      	ldr	r3, [pc, #356]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fe:	4956      	ldr	r1, [pc, #344]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00a      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a12:	4b51      	ldr	r3, [pc, #324]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a20:	494d      	ldr	r1, [pc, #308]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d028      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a34:	4b48      	ldr	r3, [pc, #288]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	4945      	ldr	r1, [pc, #276]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a52:	d106      	bne.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a54:	4b40      	ldr	r3, [pc, #256]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	4a3f      	ldr	r2, [pc, #252]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a5e:	60d3      	str	r3, [r2, #12]
 8003a60:	e011      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a6a:	d10c      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	2101      	movs	r1, #1
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 f872 	bl	8003b5c <RCCEx_PLLSAI1_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a7c:	7cfb      	ldrb	r3, [r7, #19]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003a82:	7cfb      	ldrb	r3, [r7, #19]
 8003a84:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d028      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a92:	4b31      	ldr	r3, [pc, #196]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a98:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa0:	492d      	ldr	r1, [pc, #180]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ab0:	d106      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ab2:	4b29      	ldr	r3, [pc, #164]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	4a28      	ldr	r2, [pc, #160]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ab8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003abc:	60d3      	str	r3, [r2, #12]
 8003abe:	e011      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ac8:	d10c      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3304      	adds	r3, #4
 8003ace:	2101      	movs	r1, #1
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 f843 	bl	8003b5c <RCCEx_PLLSAI1_Config>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ada:	7cfb      	ldrb	r3, [r7, #19]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003ae0:	7cfb      	ldrb	r3, [r7, #19]
 8003ae2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01c      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003af0:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003afe:	4916      	ldr	r1, [pc, #88]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b0e:	d10c      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3304      	adds	r3, #4
 8003b14:	2102      	movs	r1, #2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f820 	bl	8003b5c <RCCEx_PLLSAI1_Config>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b20:	7cfb      	ldrb	r3, [r7, #19]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003b26:	7cfb      	ldrb	r3, [r7, #19]
 8003b28:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b36:	4b08      	ldr	r3, [pc, #32]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b44:	4904      	ldr	r1, [pc, #16]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b4c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000

08003b5c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b6a:	4b74      	ldr	r3, [pc, #464]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d018      	beq.n	8003ba8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b76:	4b71      	ldr	r3, [pc, #452]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f003 0203 	and.w	r2, r3, #3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d10d      	bne.n	8003ba2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
       ||
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d009      	beq.n	8003ba2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b8e:	4b6b      	ldr	r3, [pc, #428]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	091b      	lsrs	r3, r3, #4
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	1c5a      	adds	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d047      	beq.n	8003c32 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	73fb      	strb	r3, [r7, #15]
 8003ba6:	e044      	b.n	8003c32 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d018      	beq.n	8003be2 <RCCEx_PLLSAI1_Config+0x86>
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d825      	bhi.n	8003c00 <RCCEx_PLLSAI1_Config+0xa4>
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d002      	beq.n	8003bbe <RCCEx_PLLSAI1_Config+0x62>
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d009      	beq.n	8003bd0 <RCCEx_PLLSAI1_Config+0x74>
 8003bbc:	e020      	b.n	8003c00 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bbe:	4b5f      	ldr	r3, [pc, #380]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d11d      	bne.n	8003c06 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bce:	e01a      	b.n	8003c06 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bd0:	4b5a      	ldr	r3, [pc, #360]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d116      	bne.n	8003c0a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be0:	e013      	b.n	8003c0a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003be2:	4b56      	ldr	r3, [pc, #344]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10f      	bne.n	8003c0e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bee:	4b53      	ldr	r3, [pc, #332]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d109      	bne.n	8003c0e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bfe:	e006      	b.n	8003c0e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      break;
 8003c04:	e004      	b.n	8003c10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c06:	bf00      	nop
 8003c08:	e002      	b.n	8003c10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c0a:	bf00      	nop
 8003c0c:	e000      	b.n	8003c10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10d      	bne.n	8003c32 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c16:	4b49      	ldr	r3, [pc, #292]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6819      	ldr	r1, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	4943      	ldr	r1, [pc, #268]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d17c      	bne.n	8003d32 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c38:	4b40      	ldr	r3, [pc, #256]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a3f      	ldr	r2, [pc, #252]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c3e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c44:	f7fd fac2 	bl	80011cc <HAL_GetTick>
 8003c48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c4a:	e009      	b.n	8003c60 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c4c:	f7fd fabe 	bl	80011cc <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d902      	bls.n	8003c60 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c5e:	e005      	b.n	8003c6c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c60:	4b36      	ldr	r3, [pc, #216]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1ef      	bne.n	8003c4c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d15f      	bne.n	8003d32 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d110      	bne.n	8003c9a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c78:	4b30      	ldr	r3, [pc, #192]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003c80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6892      	ldr	r2, [r2, #8]
 8003c88:	0211      	lsls	r1, r2, #8
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	68d2      	ldr	r2, [r2, #12]
 8003c8e:	06d2      	lsls	r2, r2, #27
 8003c90:	430a      	orrs	r2, r1
 8003c92:	492a      	ldr	r1, [pc, #168]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	610b      	str	r3, [r1, #16]
 8003c98:	e027      	b.n	8003cea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d112      	bne.n	8003cc6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ca0:	4b26      	ldr	r3, [pc, #152]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ca8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6892      	ldr	r2, [r2, #8]
 8003cb0:	0211      	lsls	r1, r2, #8
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6912      	ldr	r2, [r2, #16]
 8003cb6:	0852      	lsrs	r2, r2, #1
 8003cb8:	3a01      	subs	r2, #1
 8003cba:	0552      	lsls	r2, r2, #21
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	491f      	ldr	r1, [pc, #124]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	610b      	str	r3, [r1, #16]
 8003cc4:	e011      	b.n	8003cea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cc6:	4b1d      	ldr	r3, [pc, #116]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003cce:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	6892      	ldr	r2, [r2, #8]
 8003cd6:	0211      	lsls	r1, r2, #8
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6952      	ldr	r2, [r2, #20]
 8003cdc:	0852      	lsrs	r2, r2, #1
 8003cde:	3a01      	subs	r2, #1
 8003ce0:	0652      	lsls	r2, r2, #25
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	4915      	ldr	r1, [pc, #84]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cea:	4b14      	ldr	r3, [pc, #80]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a13      	ldr	r2, [pc, #76]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cf0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003cf4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf6:	f7fd fa69 	bl	80011cc <HAL_GetTick>
 8003cfa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cfc:	e009      	b.n	8003d12 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cfe:	f7fd fa65 	bl	80011cc <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d902      	bls.n	8003d12 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	73fb      	strb	r3, [r7, #15]
          break;
 8003d10:	e005      	b.n	8003d1e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d12:	4b0a      	ldr	r3, [pc, #40]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d0ef      	beq.n	8003cfe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d106      	bne.n	8003d32 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	4903      	ldr	r1, [pc, #12]	; (8003d3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000

08003d40 <__errno>:
 8003d40:	4b01      	ldr	r3, [pc, #4]	; (8003d48 <__errno+0x8>)
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	2000000c 	.word	0x2000000c

08003d4c <__libc_init_array>:
 8003d4c:	b570      	push	{r4, r5, r6, lr}
 8003d4e:	4d0d      	ldr	r5, [pc, #52]	; (8003d84 <__libc_init_array+0x38>)
 8003d50:	4c0d      	ldr	r4, [pc, #52]	; (8003d88 <__libc_init_array+0x3c>)
 8003d52:	1b64      	subs	r4, r4, r5
 8003d54:	10a4      	asrs	r4, r4, #2
 8003d56:	2600      	movs	r6, #0
 8003d58:	42a6      	cmp	r6, r4
 8003d5a:	d109      	bne.n	8003d70 <__libc_init_array+0x24>
 8003d5c:	4d0b      	ldr	r5, [pc, #44]	; (8003d8c <__libc_init_array+0x40>)
 8003d5e:	4c0c      	ldr	r4, [pc, #48]	; (8003d90 <__libc_init_array+0x44>)
 8003d60:	f002 fd36 	bl	80067d0 <_init>
 8003d64:	1b64      	subs	r4, r4, r5
 8003d66:	10a4      	asrs	r4, r4, #2
 8003d68:	2600      	movs	r6, #0
 8003d6a:	42a6      	cmp	r6, r4
 8003d6c:	d105      	bne.n	8003d7a <__libc_init_array+0x2e>
 8003d6e:	bd70      	pop	{r4, r5, r6, pc}
 8003d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d74:	4798      	blx	r3
 8003d76:	3601      	adds	r6, #1
 8003d78:	e7ee      	b.n	8003d58 <__libc_init_array+0xc>
 8003d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d7e:	4798      	blx	r3
 8003d80:	3601      	adds	r6, #1
 8003d82:	e7f2      	b.n	8003d6a <__libc_init_array+0x1e>
 8003d84:	08006c04 	.word	0x08006c04
 8003d88:	08006c04 	.word	0x08006c04
 8003d8c:	08006c04 	.word	0x08006c04
 8003d90:	08006c08 	.word	0x08006c08

08003d94 <memset>:
 8003d94:	4402      	add	r2, r0
 8003d96:	4603      	mov	r3, r0
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d100      	bne.n	8003d9e <memset+0xa>
 8003d9c:	4770      	bx	lr
 8003d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003da2:	e7f9      	b.n	8003d98 <memset+0x4>

08003da4 <__cvt>:
 8003da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003da8:	ec55 4b10 	vmov	r4, r5, d0
 8003dac:	2d00      	cmp	r5, #0
 8003dae:	460e      	mov	r6, r1
 8003db0:	4619      	mov	r1, r3
 8003db2:	462b      	mov	r3, r5
 8003db4:	bfbb      	ittet	lt
 8003db6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003dba:	461d      	movlt	r5, r3
 8003dbc:	2300      	movge	r3, #0
 8003dbe:	232d      	movlt	r3, #45	; 0x2d
 8003dc0:	700b      	strb	r3, [r1, #0]
 8003dc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dc4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003dc8:	4691      	mov	r9, r2
 8003dca:	f023 0820 	bic.w	r8, r3, #32
 8003dce:	bfbc      	itt	lt
 8003dd0:	4622      	movlt	r2, r4
 8003dd2:	4614      	movlt	r4, r2
 8003dd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003dd8:	d005      	beq.n	8003de6 <__cvt+0x42>
 8003dda:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003dde:	d100      	bne.n	8003de2 <__cvt+0x3e>
 8003de0:	3601      	adds	r6, #1
 8003de2:	2102      	movs	r1, #2
 8003de4:	e000      	b.n	8003de8 <__cvt+0x44>
 8003de6:	2103      	movs	r1, #3
 8003de8:	ab03      	add	r3, sp, #12
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	ab02      	add	r3, sp, #8
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	ec45 4b10 	vmov	d0, r4, r5
 8003df4:	4653      	mov	r3, sl
 8003df6:	4632      	mov	r2, r6
 8003df8:	f000 fcca 	bl	8004790 <_dtoa_r>
 8003dfc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e00:	4607      	mov	r7, r0
 8003e02:	d102      	bne.n	8003e0a <__cvt+0x66>
 8003e04:	f019 0f01 	tst.w	r9, #1
 8003e08:	d022      	beq.n	8003e50 <__cvt+0xac>
 8003e0a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e0e:	eb07 0906 	add.w	r9, r7, r6
 8003e12:	d110      	bne.n	8003e36 <__cvt+0x92>
 8003e14:	783b      	ldrb	r3, [r7, #0]
 8003e16:	2b30      	cmp	r3, #48	; 0x30
 8003e18:	d10a      	bne.n	8003e30 <__cvt+0x8c>
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	4620      	mov	r0, r4
 8003e20:	4629      	mov	r1, r5
 8003e22:	f7fc fe51 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e26:	b918      	cbnz	r0, 8003e30 <__cvt+0x8c>
 8003e28:	f1c6 0601 	rsb	r6, r6, #1
 8003e2c:	f8ca 6000 	str.w	r6, [sl]
 8003e30:	f8da 3000 	ldr.w	r3, [sl]
 8003e34:	4499      	add	r9, r3
 8003e36:	2200      	movs	r2, #0
 8003e38:	2300      	movs	r3, #0
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	4629      	mov	r1, r5
 8003e3e:	f7fc fe43 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e42:	b108      	cbz	r0, 8003e48 <__cvt+0xa4>
 8003e44:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e48:	2230      	movs	r2, #48	; 0x30
 8003e4a:	9b03      	ldr	r3, [sp, #12]
 8003e4c:	454b      	cmp	r3, r9
 8003e4e:	d307      	bcc.n	8003e60 <__cvt+0xbc>
 8003e50:	9b03      	ldr	r3, [sp, #12]
 8003e52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e54:	1bdb      	subs	r3, r3, r7
 8003e56:	4638      	mov	r0, r7
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	b004      	add	sp, #16
 8003e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e60:	1c59      	adds	r1, r3, #1
 8003e62:	9103      	str	r1, [sp, #12]
 8003e64:	701a      	strb	r2, [r3, #0]
 8003e66:	e7f0      	b.n	8003e4a <__cvt+0xa6>

08003e68 <__exponent>:
 8003e68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2900      	cmp	r1, #0
 8003e6e:	bfb8      	it	lt
 8003e70:	4249      	neglt	r1, r1
 8003e72:	f803 2b02 	strb.w	r2, [r3], #2
 8003e76:	bfb4      	ite	lt
 8003e78:	222d      	movlt	r2, #45	; 0x2d
 8003e7a:	222b      	movge	r2, #43	; 0x2b
 8003e7c:	2909      	cmp	r1, #9
 8003e7e:	7042      	strb	r2, [r0, #1]
 8003e80:	dd2a      	ble.n	8003ed8 <__exponent+0x70>
 8003e82:	f10d 0407 	add.w	r4, sp, #7
 8003e86:	46a4      	mov	ip, r4
 8003e88:	270a      	movs	r7, #10
 8003e8a:	46a6      	mov	lr, r4
 8003e8c:	460a      	mov	r2, r1
 8003e8e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003e92:	fb07 1516 	mls	r5, r7, r6, r1
 8003e96:	3530      	adds	r5, #48	; 0x30
 8003e98:	2a63      	cmp	r2, #99	; 0x63
 8003e9a:	f104 34ff 	add.w	r4, r4, #4294967295
 8003e9e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	dcf1      	bgt.n	8003e8a <__exponent+0x22>
 8003ea6:	3130      	adds	r1, #48	; 0x30
 8003ea8:	f1ae 0502 	sub.w	r5, lr, #2
 8003eac:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003eb0:	1c44      	adds	r4, r0, #1
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	4561      	cmp	r1, ip
 8003eb6:	d30a      	bcc.n	8003ece <__exponent+0x66>
 8003eb8:	f10d 0209 	add.w	r2, sp, #9
 8003ebc:	eba2 020e 	sub.w	r2, r2, lr
 8003ec0:	4565      	cmp	r5, ip
 8003ec2:	bf88      	it	hi
 8003ec4:	2200      	movhi	r2, #0
 8003ec6:	4413      	add	r3, r2
 8003ec8:	1a18      	subs	r0, r3, r0
 8003eca:	b003      	add	sp, #12
 8003ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ed2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003ed6:	e7ed      	b.n	8003eb4 <__exponent+0x4c>
 8003ed8:	2330      	movs	r3, #48	; 0x30
 8003eda:	3130      	adds	r1, #48	; 0x30
 8003edc:	7083      	strb	r3, [r0, #2]
 8003ede:	70c1      	strb	r1, [r0, #3]
 8003ee0:	1d03      	adds	r3, r0, #4
 8003ee2:	e7f1      	b.n	8003ec8 <__exponent+0x60>

08003ee4 <_printf_float>:
 8003ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee8:	ed2d 8b02 	vpush	{d8}
 8003eec:	b08d      	sub	sp, #52	; 0x34
 8003eee:	460c      	mov	r4, r1
 8003ef0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003ef4:	4616      	mov	r6, r2
 8003ef6:	461f      	mov	r7, r3
 8003ef8:	4605      	mov	r5, r0
 8003efa:	f001 fa37 	bl	800536c <_localeconv_r>
 8003efe:	f8d0 a000 	ldr.w	sl, [r0]
 8003f02:	4650      	mov	r0, sl
 8003f04:	f7fc f964 	bl	80001d0 <strlen>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8003f0c:	6823      	ldr	r3, [r4, #0]
 8003f0e:	9305      	str	r3, [sp, #20]
 8003f10:	f8d8 3000 	ldr.w	r3, [r8]
 8003f14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003f18:	3307      	adds	r3, #7
 8003f1a:	f023 0307 	bic.w	r3, r3, #7
 8003f1e:	f103 0208 	add.w	r2, r3, #8
 8003f22:	f8c8 2000 	str.w	r2, [r8]
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f2e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003f36:	9307      	str	r3, [sp, #28]
 8003f38:	f8cd 8018 	str.w	r8, [sp, #24]
 8003f3c:	ee08 0a10 	vmov	s16, r0
 8003f40:	4b9f      	ldr	r3, [pc, #636]	; (80041c0 <_printf_float+0x2dc>)
 8003f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f46:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4a:	f7fc fdef 	bl	8000b2c <__aeabi_dcmpun>
 8003f4e:	bb88      	cbnz	r0, 8003fb4 <_printf_float+0xd0>
 8003f50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f54:	4b9a      	ldr	r3, [pc, #616]	; (80041c0 <_printf_float+0x2dc>)
 8003f56:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5a:	f7fc fdc9 	bl	8000af0 <__aeabi_dcmple>
 8003f5e:	bb48      	cbnz	r0, 8003fb4 <_printf_float+0xd0>
 8003f60:	2200      	movs	r2, #0
 8003f62:	2300      	movs	r3, #0
 8003f64:	4640      	mov	r0, r8
 8003f66:	4649      	mov	r1, r9
 8003f68:	f7fc fdb8 	bl	8000adc <__aeabi_dcmplt>
 8003f6c:	b110      	cbz	r0, 8003f74 <_printf_float+0x90>
 8003f6e:	232d      	movs	r3, #45	; 0x2d
 8003f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f74:	4b93      	ldr	r3, [pc, #588]	; (80041c4 <_printf_float+0x2e0>)
 8003f76:	4894      	ldr	r0, [pc, #592]	; (80041c8 <_printf_float+0x2e4>)
 8003f78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003f7c:	bf94      	ite	ls
 8003f7e:	4698      	movls	r8, r3
 8003f80:	4680      	movhi	r8, r0
 8003f82:	2303      	movs	r3, #3
 8003f84:	6123      	str	r3, [r4, #16]
 8003f86:	9b05      	ldr	r3, [sp, #20]
 8003f88:	f023 0204 	bic.w	r2, r3, #4
 8003f8c:	6022      	str	r2, [r4, #0]
 8003f8e:	f04f 0900 	mov.w	r9, #0
 8003f92:	9700      	str	r7, [sp, #0]
 8003f94:	4633      	mov	r3, r6
 8003f96:	aa0b      	add	r2, sp, #44	; 0x2c
 8003f98:	4621      	mov	r1, r4
 8003f9a:	4628      	mov	r0, r5
 8003f9c:	f000 f9d8 	bl	8004350 <_printf_common>
 8003fa0:	3001      	adds	r0, #1
 8003fa2:	f040 8090 	bne.w	80040c6 <_printf_float+0x1e2>
 8003fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8003faa:	b00d      	add	sp, #52	; 0x34
 8003fac:	ecbd 8b02 	vpop	{d8}
 8003fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb4:	4642      	mov	r2, r8
 8003fb6:	464b      	mov	r3, r9
 8003fb8:	4640      	mov	r0, r8
 8003fba:	4649      	mov	r1, r9
 8003fbc:	f7fc fdb6 	bl	8000b2c <__aeabi_dcmpun>
 8003fc0:	b140      	cbz	r0, 8003fd4 <_printf_float+0xf0>
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bfbc      	itt	lt
 8003fc8:	232d      	movlt	r3, #45	; 0x2d
 8003fca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003fce:	487f      	ldr	r0, [pc, #508]	; (80041cc <_printf_float+0x2e8>)
 8003fd0:	4b7f      	ldr	r3, [pc, #508]	; (80041d0 <_printf_float+0x2ec>)
 8003fd2:	e7d1      	b.n	8003f78 <_printf_float+0x94>
 8003fd4:	6863      	ldr	r3, [r4, #4]
 8003fd6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003fda:	9206      	str	r2, [sp, #24]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	d13f      	bne.n	8004060 <_printf_float+0x17c>
 8003fe0:	2306      	movs	r3, #6
 8003fe2:	6063      	str	r3, [r4, #4]
 8003fe4:	9b05      	ldr	r3, [sp, #20]
 8003fe6:	6861      	ldr	r1, [r4, #4]
 8003fe8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003fec:	2300      	movs	r3, #0
 8003fee:	9303      	str	r3, [sp, #12]
 8003ff0:	ab0a      	add	r3, sp, #40	; 0x28
 8003ff2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003ff6:	ab09      	add	r3, sp, #36	; 0x24
 8003ff8:	ec49 8b10 	vmov	d0, r8, r9
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	6022      	str	r2, [r4, #0]
 8004000:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004004:	4628      	mov	r0, r5
 8004006:	f7ff fecd 	bl	8003da4 <__cvt>
 800400a:	9b06      	ldr	r3, [sp, #24]
 800400c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800400e:	2b47      	cmp	r3, #71	; 0x47
 8004010:	4680      	mov	r8, r0
 8004012:	d108      	bne.n	8004026 <_printf_float+0x142>
 8004014:	1cc8      	adds	r0, r1, #3
 8004016:	db02      	blt.n	800401e <_printf_float+0x13a>
 8004018:	6863      	ldr	r3, [r4, #4]
 800401a:	4299      	cmp	r1, r3
 800401c:	dd41      	ble.n	80040a2 <_printf_float+0x1be>
 800401e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004022:	fa5f fb8b 	uxtb.w	fp, fp
 8004026:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800402a:	d820      	bhi.n	800406e <_printf_float+0x18a>
 800402c:	3901      	subs	r1, #1
 800402e:	465a      	mov	r2, fp
 8004030:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004034:	9109      	str	r1, [sp, #36]	; 0x24
 8004036:	f7ff ff17 	bl	8003e68 <__exponent>
 800403a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800403c:	1813      	adds	r3, r2, r0
 800403e:	2a01      	cmp	r2, #1
 8004040:	4681      	mov	r9, r0
 8004042:	6123      	str	r3, [r4, #16]
 8004044:	dc02      	bgt.n	800404c <_printf_float+0x168>
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	07d2      	lsls	r2, r2, #31
 800404a:	d501      	bpl.n	8004050 <_printf_float+0x16c>
 800404c:	3301      	adds	r3, #1
 800404e:	6123      	str	r3, [r4, #16]
 8004050:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004054:	2b00      	cmp	r3, #0
 8004056:	d09c      	beq.n	8003f92 <_printf_float+0xae>
 8004058:	232d      	movs	r3, #45	; 0x2d
 800405a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800405e:	e798      	b.n	8003f92 <_printf_float+0xae>
 8004060:	9a06      	ldr	r2, [sp, #24]
 8004062:	2a47      	cmp	r2, #71	; 0x47
 8004064:	d1be      	bne.n	8003fe4 <_printf_float+0x100>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1bc      	bne.n	8003fe4 <_printf_float+0x100>
 800406a:	2301      	movs	r3, #1
 800406c:	e7b9      	b.n	8003fe2 <_printf_float+0xfe>
 800406e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004072:	d118      	bne.n	80040a6 <_printf_float+0x1c2>
 8004074:	2900      	cmp	r1, #0
 8004076:	6863      	ldr	r3, [r4, #4]
 8004078:	dd0b      	ble.n	8004092 <_printf_float+0x1ae>
 800407a:	6121      	str	r1, [r4, #16]
 800407c:	b913      	cbnz	r3, 8004084 <_printf_float+0x1a0>
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	07d0      	lsls	r0, r2, #31
 8004082:	d502      	bpl.n	800408a <_printf_float+0x1a6>
 8004084:	3301      	adds	r3, #1
 8004086:	440b      	add	r3, r1
 8004088:	6123      	str	r3, [r4, #16]
 800408a:	65a1      	str	r1, [r4, #88]	; 0x58
 800408c:	f04f 0900 	mov.w	r9, #0
 8004090:	e7de      	b.n	8004050 <_printf_float+0x16c>
 8004092:	b913      	cbnz	r3, 800409a <_printf_float+0x1b6>
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	07d2      	lsls	r2, r2, #31
 8004098:	d501      	bpl.n	800409e <_printf_float+0x1ba>
 800409a:	3302      	adds	r3, #2
 800409c:	e7f4      	b.n	8004088 <_printf_float+0x1a4>
 800409e:	2301      	movs	r3, #1
 80040a0:	e7f2      	b.n	8004088 <_printf_float+0x1a4>
 80040a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80040a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040a8:	4299      	cmp	r1, r3
 80040aa:	db05      	blt.n	80040b8 <_printf_float+0x1d4>
 80040ac:	6823      	ldr	r3, [r4, #0]
 80040ae:	6121      	str	r1, [r4, #16]
 80040b0:	07d8      	lsls	r0, r3, #31
 80040b2:	d5ea      	bpl.n	800408a <_printf_float+0x1a6>
 80040b4:	1c4b      	adds	r3, r1, #1
 80040b6:	e7e7      	b.n	8004088 <_printf_float+0x1a4>
 80040b8:	2900      	cmp	r1, #0
 80040ba:	bfd4      	ite	le
 80040bc:	f1c1 0202 	rsble	r2, r1, #2
 80040c0:	2201      	movgt	r2, #1
 80040c2:	4413      	add	r3, r2
 80040c4:	e7e0      	b.n	8004088 <_printf_float+0x1a4>
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	055a      	lsls	r2, r3, #21
 80040ca:	d407      	bmi.n	80040dc <_printf_float+0x1f8>
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	4642      	mov	r2, r8
 80040d0:	4631      	mov	r1, r6
 80040d2:	4628      	mov	r0, r5
 80040d4:	47b8      	blx	r7
 80040d6:	3001      	adds	r0, #1
 80040d8:	d12c      	bne.n	8004134 <_printf_float+0x250>
 80040da:	e764      	b.n	8003fa6 <_printf_float+0xc2>
 80040dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80040e0:	f240 80e0 	bls.w	80042a4 <_printf_float+0x3c0>
 80040e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040e8:	2200      	movs	r2, #0
 80040ea:	2300      	movs	r3, #0
 80040ec:	f7fc fcec 	bl	8000ac8 <__aeabi_dcmpeq>
 80040f0:	2800      	cmp	r0, #0
 80040f2:	d034      	beq.n	800415e <_printf_float+0x27a>
 80040f4:	4a37      	ldr	r2, [pc, #220]	; (80041d4 <_printf_float+0x2f0>)
 80040f6:	2301      	movs	r3, #1
 80040f8:	4631      	mov	r1, r6
 80040fa:	4628      	mov	r0, r5
 80040fc:	47b8      	blx	r7
 80040fe:	3001      	adds	r0, #1
 8004100:	f43f af51 	beq.w	8003fa6 <_printf_float+0xc2>
 8004104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004108:	429a      	cmp	r2, r3
 800410a:	db02      	blt.n	8004112 <_printf_float+0x22e>
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	07d8      	lsls	r0, r3, #31
 8004110:	d510      	bpl.n	8004134 <_printf_float+0x250>
 8004112:	ee18 3a10 	vmov	r3, s16
 8004116:	4652      	mov	r2, sl
 8004118:	4631      	mov	r1, r6
 800411a:	4628      	mov	r0, r5
 800411c:	47b8      	blx	r7
 800411e:	3001      	adds	r0, #1
 8004120:	f43f af41 	beq.w	8003fa6 <_printf_float+0xc2>
 8004124:	f04f 0800 	mov.w	r8, #0
 8004128:	f104 091a 	add.w	r9, r4, #26
 800412c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800412e:	3b01      	subs	r3, #1
 8004130:	4543      	cmp	r3, r8
 8004132:	dc09      	bgt.n	8004148 <_printf_float+0x264>
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	079b      	lsls	r3, r3, #30
 8004138:	f100 8105 	bmi.w	8004346 <_printf_float+0x462>
 800413c:	68e0      	ldr	r0, [r4, #12]
 800413e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004140:	4298      	cmp	r0, r3
 8004142:	bfb8      	it	lt
 8004144:	4618      	movlt	r0, r3
 8004146:	e730      	b.n	8003faa <_printf_float+0xc6>
 8004148:	2301      	movs	r3, #1
 800414a:	464a      	mov	r2, r9
 800414c:	4631      	mov	r1, r6
 800414e:	4628      	mov	r0, r5
 8004150:	47b8      	blx	r7
 8004152:	3001      	adds	r0, #1
 8004154:	f43f af27 	beq.w	8003fa6 <_printf_float+0xc2>
 8004158:	f108 0801 	add.w	r8, r8, #1
 800415c:	e7e6      	b.n	800412c <_printf_float+0x248>
 800415e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004160:	2b00      	cmp	r3, #0
 8004162:	dc39      	bgt.n	80041d8 <_printf_float+0x2f4>
 8004164:	4a1b      	ldr	r2, [pc, #108]	; (80041d4 <_printf_float+0x2f0>)
 8004166:	2301      	movs	r3, #1
 8004168:	4631      	mov	r1, r6
 800416a:	4628      	mov	r0, r5
 800416c:	47b8      	blx	r7
 800416e:	3001      	adds	r0, #1
 8004170:	f43f af19 	beq.w	8003fa6 <_printf_float+0xc2>
 8004174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004178:	4313      	orrs	r3, r2
 800417a:	d102      	bne.n	8004182 <_printf_float+0x29e>
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	07d9      	lsls	r1, r3, #31
 8004180:	d5d8      	bpl.n	8004134 <_printf_float+0x250>
 8004182:	ee18 3a10 	vmov	r3, s16
 8004186:	4652      	mov	r2, sl
 8004188:	4631      	mov	r1, r6
 800418a:	4628      	mov	r0, r5
 800418c:	47b8      	blx	r7
 800418e:	3001      	adds	r0, #1
 8004190:	f43f af09 	beq.w	8003fa6 <_printf_float+0xc2>
 8004194:	f04f 0900 	mov.w	r9, #0
 8004198:	f104 0a1a 	add.w	sl, r4, #26
 800419c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800419e:	425b      	negs	r3, r3
 80041a0:	454b      	cmp	r3, r9
 80041a2:	dc01      	bgt.n	80041a8 <_printf_float+0x2c4>
 80041a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041a6:	e792      	b.n	80040ce <_printf_float+0x1ea>
 80041a8:	2301      	movs	r3, #1
 80041aa:	4652      	mov	r2, sl
 80041ac:	4631      	mov	r1, r6
 80041ae:	4628      	mov	r0, r5
 80041b0:	47b8      	blx	r7
 80041b2:	3001      	adds	r0, #1
 80041b4:	f43f aef7 	beq.w	8003fa6 <_printf_float+0xc2>
 80041b8:	f109 0901 	add.w	r9, r9, #1
 80041bc:	e7ee      	b.n	800419c <_printf_float+0x2b8>
 80041be:	bf00      	nop
 80041c0:	7fefffff 	.word	0x7fefffff
 80041c4:	0800682c 	.word	0x0800682c
 80041c8:	08006830 	.word	0x08006830
 80041cc:	08006838 	.word	0x08006838
 80041d0:	08006834 	.word	0x08006834
 80041d4:	0800683c 	.word	0x0800683c
 80041d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041dc:	429a      	cmp	r2, r3
 80041de:	bfa8      	it	ge
 80041e0:	461a      	movge	r2, r3
 80041e2:	2a00      	cmp	r2, #0
 80041e4:	4691      	mov	r9, r2
 80041e6:	dc37      	bgt.n	8004258 <_printf_float+0x374>
 80041e8:	f04f 0b00 	mov.w	fp, #0
 80041ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041f0:	f104 021a 	add.w	r2, r4, #26
 80041f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041f6:	9305      	str	r3, [sp, #20]
 80041f8:	eba3 0309 	sub.w	r3, r3, r9
 80041fc:	455b      	cmp	r3, fp
 80041fe:	dc33      	bgt.n	8004268 <_printf_float+0x384>
 8004200:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004204:	429a      	cmp	r2, r3
 8004206:	db3b      	blt.n	8004280 <_printf_float+0x39c>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	07da      	lsls	r2, r3, #31
 800420c:	d438      	bmi.n	8004280 <_printf_float+0x39c>
 800420e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004210:	9a05      	ldr	r2, [sp, #20]
 8004212:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004214:	1a9a      	subs	r2, r3, r2
 8004216:	eba3 0901 	sub.w	r9, r3, r1
 800421a:	4591      	cmp	r9, r2
 800421c:	bfa8      	it	ge
 800421e:	4691      	movge	r9, r2
 8004220:	f1b9 0f00 	cmp.w	r9, #0
 8004224:	dc35      	bgt.n	8004292 <_printf_float+0x3ae>
 8004226:	f04f 0800 	mov.w	r8, #0
 800422a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800422e:	f104 0a1a 	add.w	sl, r4, #26
 8004232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004236:	1a9b      	subs	r3, r3, r2
 8004238:	eba3 0309 	sub.w	r3, r3, r9
 800423c:	4543      	cmp	r3, r8
 800423e:	f77f af79 	ble.w	8004134 <_printf_float+0x250>
 8004242:	2301      	movs	r3, #1
 8004244:	4652      	mov	r2, sl
 8004246:	4631      	mov	r1, r6
 8004248:	4628      	mov	r0, r5
 800424a:	47b8      	blx	r7
 800424c:	3001      	adds	r0, #1
 800424e:	f43f aeaa 	beq.w	8003fa6 <_printf_float+0xc2>
 8004252:	f108 0801 	add.w	r8, r8, #1
 8004256:	e7ec      	b.n	8004232 <_printf_float+0x34e>
 8004258:	4613      	mov	r3, r2
 800425a:	4631      	mov	r1, r6
 800425c:	4642      	mov	r2, r8
 800425e:	4628      	mov	r0, r5
 8004260:	47b8      	blx	r7
 8004262:	3001      	adds	r0, #1
 8004264:	d1c0      	bne.n	80041e8 <_printf_float+0x304>
 8004266:	e69e      	b.n	8003fa6 <_printf_float+0xc2>
 8004268:	2301      	movs	r3, #1
 800426a:	4631      	mov	r1, r6
 800426c:	4628      	mov	r0, r5
 800426e:	9205      	str	r2, [sp, #20]
 8004270:	47b8      	blx	r7
 8004272:	3001      	adds	r0, #1
 8004274:	f43f ae97 	beq.w	8003fa6 <_printf_float+0xc2>
 8004278:	9a05      	ldr	r2, [sp, #20]
 800427a:	f10b 0b01 	add.w	fp, fp, #1
 800427e:	e7b9      	b.n	80041f4 <_printf_float+0x310>
 8004280:	ee18 3a10 	vmov	r3, s16
 8004284:	4652      	mov	r2, sl
 8004286:	4631      	mov	r1, r6
 8004288:	4628      	mov	r0, r5
 800428a:	47b8      	blx	r7
 800428c:	3001      	adds	r0, #1
 800428e:	d1be      	bne.n	800420e <_printf_float+0x32a>
 8004290:	e689      	b.n	8003fa6 <_printf_float+0xc2>
 8004292:	9a05      	ldr	r2, [sp, #20]
 8004294:	464b      	mov	r3, r9
 8004296:	4442      	add	r2, r8
 8004298:	4631      	mov	r1, r6
 800429a:	4628      	mov	r0, r5
 800429c:	47b8      	blx	r7
 800429e:	3001      	adds	r0, #1
 80042a0:	d1c1      	bne.n	8004226 <_printf_float+0x342>
 80042a2:	e680      	b.n	8003fa6 <_printf_float+0xc2>
 80042a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042a6:	2a01      	cmp	r2, #1
 80042a8:	dc01      	bgt.n	80042ae <_printf_float+0x3ca>
 80042aa:	07db      	lsls	r3, r3, #31
 80042ac:	d538      	bpl.n	8004320 <_printf_float+0x43c>
 80042ae:	2301      	movs	r3, #1
 80042b0:	4642      	mov	r2, r8
 80042b2:	4631      	mov	r1, r6
 80042b4:	4628      	mov	r0, r5
 80042b6:	47b8      	blx	r7
 80042b8:	3001      	adds	r0, #1
 80042ba:	f43f ae74 	beq.w	8003fa6 <_printf_float+0xc2>
 80042be:	ee18 3a10 	vmov	r3, s16
 80042c2:	4652      	mov	r2, sl
 80042c4:	4631      	mov	r1, r6
 80042c6:	4628      	mov	r0, r5
 80042c8:	47b8      	blx	r7
 80042ca:	3001      	adds	r0, #1
 80042cc:	f43f ae6b 	beq.w	8003fa6 <_printf_float+0xc2>
 80042d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80042d4:	2200      	movs	r2, #0
 80042d6:	2300      	movs	r3, #0
 80042d8:	f7fc fbf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80042dc:	b9d8      	cbnz	r0, 8004316 <_printf_float+0x432>
 80042de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042e0:	f108 0201 	add.w	r2, r8, #1
 80042e4:	3b01      	subs	r3, #1
 80042e6:	4631      	mov	r1, r6
 80042e8:	4628      	mov	r0, r5
 80042ea:	47b8      	blx	r7
 80042ec:	3001      	adds	r0, #1
 80042ee:	d10e      	bne.n	800430e <_printf_float+0x42a>
 80042f0:	e659      	b.n	8003fa6 <_printf_float+0xc2>
 80042f2:	2301      	movs	r3, #1
 80042f4:	4652      	mov	r2, sl
 80042f6:	4631      	mov	r1, r6
 80042f8:	4628      	mov	r0, r5
 80042fa:	47b8      	blx	r7
 80042fc:	3001      	adds	r0, #1
 80042fe:	f43f ae52 	beq.w	8003fa6 <_printf_float+0xc2>
 8004302:	f108 0801 	add.w	r8, r8, #1
 8004306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	4543      	cmp	r3, r8
 800430c:	dcf1      	bgt.n	80042f2 <_printf_float+0x40e>
 800430e:	464b      	mov	r3, r9
 8004310:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004314:	e6dc      	b.n	80040d0 <_printf_float+0x1ec>
 8004316:	f04f 0800 	mov.w	r8, #0
 800431a:	f104 0a1a 	add.w	sl, r4, #26
 800431e:	e7f2      	b.n	8004306 <_printf_float+0x422>
 8004320:	2301      	movs	r3, #1
 8004322:	4642      	mov	r2, r8
 8004324:	e7df      	b.n	80042e6 <_printf_float+0x402>
 8004326:	2301      	movs	r3, #1
 8004328:	464a      	mov	r2, r9
 800432a:	4631      	mov	r1, r6
 800432c:	4628      	mov	r0, r5
 800432e:	47b8      	blx	r7
 8004330:	3001      	adds	r0, #1
 8004332:	f43f ae38 	beq.w	8003fa6 <_printf_float+0xc2>
 8004336:	f108 0801 	add.w	r8, r8, #1
 800433a:	68e3      	ldr	r3, [r4, #12]
 800433c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800433e:	1a5b      	subs	r3, r3, r1
 8004340:	4543      	cmp	r3, r8
 8004342:	dcf0      	bgt.n	8004326 <_printf_float+0x442>
 8004344:	e6fa      	b.n	800413c <_printf_float+0x258>
 8004346:	f04f 0800 	mov.w	r8, #0
 800434a:	f104 0919 	add.w	r9, r4, #25
 800434e:	e7f4      	b.n	800433a <_printf_float+0x456>

08004350 <_printf_common>:
 8004350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004354:	4616      	mov	r6, r2
 8004356:	4699      	mov	r9, r3
 8004358:	688a      	ldr	r2, [r1, #8]
 800435a:	690b      	ldr	r3, [r1, #16]
 800435c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004360:	4293      	cmp	r3, r2
 8004362:	bfb8      	it	lt
 8004364:	4613      	movlt	r3, r2
 8004366:	6033      	str	r3, [r6, #0]
 8004368:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800436c:	4607      	mov	r7, r0
 800436e:	460c      	mov	r4, r1
 8004370:	b10a      	cbz	r2, 8004376 <_printf_common+0x26>
 8004372:	3301      	adds	r3, #1
 8004374:	6033      	str	r3, [r6, #0]
 8004376:	6823      	ldr	r3, [r4, #0]
 8004378:	0699      	lsls	r1, r3, #26
 800437a:	bf42      	ittt	mi
 800437c:	6833      	ldrmi	r3, [r6, #0]
 800437e:	3302      	addmi	r3, #2
 8004380:	6033      	strmi	r3, [r6, #0]
 8004382:	6825      	ldr	r5, [r4, #0]
 8004384:	f015 0506 	ands.w	r5, r5, #6
 8004388:	d106      	bne.n	8004398 <_printf_common+0x48>
 800438a:	f104 0a19 	add.w	sl, r4, #25
 800438e:	68e3      	ldr	r3, [r4, #12]
 8004390:	6832      	ldr	r2, [r6, #0]
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	42ab      	cmp	r3, r5
 8004396:	dc26      	bgt.n	80043e6 <_printf_common+0x96>
 8004398:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800439c:	1e13      	subs	r3, r2, #0
 800439e:	6822      	ldr	r2, [r4, #0]
 80043a0:	bf18      	it	ne
 80043a2:	2301      	movne	r3, #1
 80043a4:	0692      	lsls	r2, r2, #26
 80043a6:	d42b      	bmi.n	8004400 <_printf_common+0xb0>
 80043a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043ac:	4649      	mov	r1, r9
 80043ae:	4638      	mov	r0, r7
 80043b0:	47c0      	blx	r8
 80043b2:	3001      	adds	r0, #1
 80043b4:	d01e      	beq.n	80043f4 <_printf_common+0xa4>
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	68e5      	ldr	r5, [r4, #12]
 80043ba:	6832      	ldr	r2, [r6, #0]
 80043bc:	f003 0306 	and.w	r3, r3, #6
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	bf08      	it	eq
 80043c4:	1aad      	subeq	r5, r5, r2
 80043c6:	68a3      	ldr	r3, [r4, #8]
 80043c8:	6922      	ldr	r2, [r4, #16]
 80043ca:	bf0c      	ite	eq
 80043cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043d0:	2500      	movne	r5, #0
 80043d2:	4293      	cmp	r3, r2
 80043d4:	bfc4      	itt	gt
 80043d6:	1a9b      	subgt	r3, r3, r2
 80043d8:	18ed      	addgt	r5, r5, r3
 80043da:	2600      	movs	r6, #0
 80043dc:	341a      	adds	r4, #26
 80043de:	42b5      	cmp	r5, r6
 80043e0:	d11a      	bne.n	8004418 <_printf_common+0xc8>
 80043e2:	2000      	movs	r0, #0
 80043e4:	e008      	b.n	80043f8 <_printf_common+0xa8>
 80043e6:	2301      	movs	r3, #1
 80043e8:	4652      	mov	r2, sl
 80043ea:	4649      	mov	r1, r9
 80043ec:	4638      	mov	r0, r7
 80043ee:	47c0      	blx	r8
 80043f0:	3001      	adds	r0, #1
 80043f2:	d103      	bne.n	80043fc <_printf_common+0xac>
 80043f4:	f04f 30ff 	mov.w	r0, #4294967295
 80043f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043fc:	3501      	adds	r5, #1
 80043fe:	e7c6      	b.n	800438e <_printf_common+0x3e>
 8004400:	18e1      	adds	r1, r4, r3
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	2030      	movs	r0, #48	; 0x30
 8004406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800440a:	4422      	add	r2, r4
 800440c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004414:	3302      	adds	r3, #2
 8004416:	e7c7      	b.n	80043a8 <_printf_common+0x58>
 8004418:	2301      	movs	r3, #1
 800441a:	4622      	mov	r2, r4
 800441c:	4649      	mov	r1, r9
 800441e:	4638      	mov	r0, r7
 8004420:	47c0      	blx	r8
 8004422:	3001      	adds	r0, #1
 8004424:	d0e6      	beq.n	80043f4 <_printf_common+0xa4>
 8004426:	3601      	adds	r6, #1
 8004428:	e7d9      	b.n	80043de <_printf_common+0x8e>
	...

0800442c <_printf_i>:
 800442c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004430:	7e0f      	ldrb	r7, [r1, #24]
 8004432:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004434:	2f78      	cmp	r7, #120	; 0x78
 8004436:	4691      	mov	r9, r2
 8004438:	4680      	mov	r8, r0
 800443a:	460c      	mov	r4, r1
 800443c:	469a      	mov	sl, r3
 800443e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004442:	d807      	bhi.n	8004454 <_printf_i+0x28>
 8004444:	2f62      	cmp	r7, #98	; 0x62
 8004446:	d80a      	bhi.n	800445e <_printf_i+0x32>
 8004448:	2f00      	cmp	r7, #0
 800444a:	f000 80d8 	beq.w	80045fe <_printf_i+0x1d2>
 800444e:	2f58      	cmp	r7, #88	; 0x58
 8004450:	f000 80a3 	beq.w	800459a <_printf_i+0x16e>
 8004454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800445c:	e03a      	b.n	80044d4 <_printf_i+0xa8>
 800445e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004462:	2b15      	cmp	r3, #21
 8004464:	d8f6      	bhi.n	8004454 <_printf_i+0x28>
 8004466:	a101      	add	r1, pc, #4	; (adr r1, 800446c <_printf_i+0x40>)
 8004468:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800446c:	080044c5 	.word	0x080044c5
 8004470:	080044d9 	.word	0x080044d9
 8004474:	08004455 	.word	0x08004455
 8004478:	08004455 	.word	0x08004455
 800447c:	08004455 	.word	0x08004455
 8004480:	08004455 	.word	0x08004455
 8004484:	080044d9 	.word	0x080044d9
 8004488:	08004455 	.word	0x08004455
 800448c:	08004455 	.word	0x08004455
 8004490:	08004455 	.word	0x08004455
 8004494:	08004455 	.word	0x08004455
 8004498:	080045e5 	.word	0x080045e5
 800449c:	08004509 	.word	0x08004509
 80044a0:	080045c7 	.word	0x080045c7
 80044a4:	08004455 	.word	0x08004455
 80044a8:	08004455 	.word	0x08004455
 80044ac:	08004607 	.word	0x08004607
 80044b0:	08004455 	.word	0x08004455
 80044b4:	08004509 	.word	0x08004509
 80044b8:	08004455 	.word	0x08004455
 80044bc:	08004455 	.word	0x08004455
 80044c0:	080045cf 	.word	0x080045cf
 80044c4:	682b      	ldr	r3, [r5, #0]
 80044c6:	1d1a      	adds	r2, r3, #4
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	602a      	str	r2, [r5, #0]
 80044cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044d4:	2301      	movs	r3, #1
 80044d6:	e0a3      	b.n	8004620 <_printf_i+0x1f4>
 80044d8:	6820      	ldr	r0, [r4, #0]
 80044da:	6829      	ldr	r1, [r5, #0]
 80044dc:	0606      	lsls	r6, r0, #24
 80044de:	f101 0304 	add.w	r3, r1, #4
 80044e2:	d50a      	bpl.n	80044fa <_printf_i+0xce>
 80044e4:	680e      	ldr	r6, [r1, #0]
 80044e6:	602b      	str	r3, [r5, #0]
 80044e8:	2e00      	cmp	r6, #0
 80044ea:	da03      	bge.n	80044f4 <_printf_i+0xc8>
 80044ec:	232d      	movs	r3, #45	; 0x2d
 80044ee:	4276      	negs	r6, r6
 80044f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044f4:	485e      	ldr	r0, [pc, #376]	; (8004670 <_printf_i+0x244>)
 80044f6:	230a      	movs	r3, #10
 80044f8:	e019      	b.n	800452e <_printf_i+0x102>
 80044fa:	680e      	ldr	r6, [r1, #0]
 80044fc:	602b      	str	r3, [r5, #0]
 80044fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004502:	bf18      	it	ne
 8004504:	b236      	sxthne	r6, r6
 8004506:	e7ef      	b.n	80044e8 <_printf_i+0xbc>
 8004508:	682b      	ldr	r3, [r5, #0]
 800450a:	6820      	ldr	r0, [r4, #0]
 800450c:	1d19      	adds	r1, r3, #4
 800450e:	6029      	str	r1, [r5, #0]
 8004510:	0601      	lsls	r1, r0, #24
 8004512:	d501      	bpl.n	8004518 <_printf_i+0xec>
 8004514:	681e      	ldr	r6, [r3, #0]
 8004516:	e002      	b.n	800451e <_printf_i+0xf2>
 8004518:	0646      	lsls	r6, r0, #25
 800451a:	d5fb      	bpl.n	8004514 <_printf_i+0xe8>
 800451c:	881e      	ldrh	r6, [r3, #0]
 800451e:	4854      	ldr	r0, [pc, #336]	; (8004670 <_printf_i+0x244>)
 8004520:	2f6f      	cmp	r7, #111	; 0x6f
 8004522:	bf0c      	ite	eq
 8004524:	2308      	moveq	r3, #8
 8004526:	230a      	movne	r3, #10
 8004528:	2100      	movs	r1, #0
 800452a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800452e:	6865      	ldr	r5, [r4, #4]
 8004530:	60a5      	str	r5, [r4, #8]
 8004532:	2d00      	cmp	r5, #0
 8004534:	bfa2      	ittt	ge
 8004536:	6821      	ldrge	r1, [r4, #0]
 8004538:	f021 0104 	bicge.w	r1, r1, #4
 800453c:	6021      	strge	r1, [r4, #0]
 800453e:	b90e      	cbnz	r6, 8004544 <_printf_i+0x118>
 8004540:	2d00      	cmp	r5, #0
 8004542:	d04d      	beq.n	80045e0 <_printf_i+0x1b4>
 8004544:	4615      	mov	r5, r2
 8004546:	fbb6 f1f3 	udiv	r1, r6, r3
 800454a:	fb03 6711 	mls	r7, r3, r1, r6
 800454e:	5dc7      	ldrb	r7, [r0, r7]
 8004550:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004554:	4637      	mov	r7, r6
 8004556:	42bb      	cmp	r3, r7
 8004558:	460e      	mov	r6, r1
 800455a:	d9f4      	bls.n	8004546 <_printf_i+0x11a>
 800455c:	2b08      	cmp	r3, #8
 800455e:	d10b      	bne.n	8004578 <_printf_i+0x14c>
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	07de      	lsls	r6, r3, #31
 8004564:	d508      	bpl.n	8004578 <_printf_i+0x14c>
 8004566:	6923      	ldr	r3, [r4, #16]
 8004568:	6861      	ldr	r1, [r4, #4]
 800456a:	4299      	cmp	r1, r3
 800456c:	bfde      	ittt	le
 800456e:	2330      	movle	r3, #48	; 0x30
 8004570:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004574:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004578:	1b52      	subs	r2, r2, r5
 800457a:	6122      	str	r2, [r4, #16]
 800457c:	f8cd a000 	str.w	sl, [sp]
 8004580:	464b      	mov	r3, r9
 8004582:	aa03      	add	r2, sp, #12
 8004584:	4621      	mov	r1, r4
 8004586:	4640      	mov	r0, r8
 8004588:	f7ff fee2 	bl	8004350 <_printf_common>
 800458c:	3001      	adds	r0, #1
 800458e:	d14c      	bne.n	800462a <_printf_i+0x1fe>
 8004590:	f04f 30ff 	mov.w	r0, #4294967295
 8004594:	b004      	add	sp, #16
 8004596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800459a:	4835      	ldr	r0, [pc, #212]	; (8004670 <_printf_i+0x244>)
 800459c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80045a0:	6829      	ldr	r1, [r5, #0]
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80045a8:	6029      	str	r1, [r5, #0]
 80045aa:	061d      	lsls	r5, r3, #24
 80045ac:	d514      	bpl.n	80045d8 <_printf_i+0x1ac>
 80045ae:	07df      	lsls	r7, r3, #31
 80045b0:	bf44      	itt	mi
 80045b2:	f043 0320 	orrmi.w	r3, r3, #32
 80045b6:	6023      	strmi	r3, [r4, #0]
 80045b8:	b91e      	cbnz	r6, 80045c2 <_printf_i+0x196>
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	f023 0320 	bic.w	r3, r3, #32
 80045c0:	6023      	str	r3, [r4, #0]
 80045c2:	2310      	movs	r3, #16
 80045c4:	e7b0      	b.n	8004528 <_printf_i+0xfc>
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	f043 0320 	orr.w	r3, r3, #32
 80045cc:	6023      	str	r3, [r4, #0]
 80045ce:	2378      	movs	r3, #120	; 0x78
 80045d0:	4828      	ldr	r0, [pc, #160]	; (8004674 <_printf_i+0x248>)
 80045d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80045d6:	e7e3      	b.n	80045a0 <_printf_i+0x174>
 80045d8:	0659      	lsls	r1, r3, #25
 80045da:	bf48      	it	mi
 80045dc:	b2b6      	uxthmi	r6, r6
 80045de:	e7e6      	b.n	80045ae <_printf_i+0x182>
 80045e0:	4615      	mov	r5, r2
 80045e2:	e7bb      	b.n	800455c <_printf_i+0x130>
 80045e4:	682b      	ldr	r3, [r5, #0]
 80045e6:	6826      	ldr	r6, [r4, #0]
 80045e8:	6961      	ldr	r1, [r4, #20]
 80045ea:	1d18      	adds	r0, r3, #4
 80045ec:	6028      	str	r0, [r5, #0]
 80045ee:	0635      	lsls	r5, r6, #24
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	d501      	bpl.n	80045f8 <_printf_i+0x1cc>
 80045f4:	6019      	str	r1, [r3, #0]
 80045f6:	e002      	b.n	80045fe <_printf_i+0x1d2>
 80045f8:	0670      	lsls	r0, r6, #25
 80045fa:	d5fb      	bpl.n	80045f4 <_printf_i+0x1c8>
 80045fc:	8019      	strh	r1, [r3, #0]
 80045fe:	2300      	movs	r3, #0
 8004600:	6123      	str	r3, [r4, #16]
 8004602:	4615      	mov	r5, r2
 8004604:	e7ba      	b.n	800457c <_printf_i+0x150>
 8004606:	682b      	ldr	r3, [r5, #0]
 8004608:	1d1a      	adds	r2, r3, #4
 800460a:	602a      	str	r2, [r5, #0]
 800460c:	681d      	ldr	r5, [r3, #0]
 800460e:	6862      	ldr	r2, [r4, #4]
 8004610:	2100      	movs	r1, #0
 8004612:	4628      	mov	r0, r5
 8004614:	f7fb fde4 	bl	80001e0 <memchr>
 8004618:	b108      	cbz	r0, 800461e <_printf_i+0x1f2>
 800461a:	1b40      	subs	r0, r0, r5
 800461c:	6060      	str	r0, [r4, #4]
 800461e:	6863      	ldr	r3, [r4, #4]
 8004620:	6123      	str	r3, [r4, #16]
 8004622:	2300      	movs	r3, #0
 8004624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004628:	e7a8      	b.n	800457c <_printf_i+0x150>
 800462a:	6923      	ldr	r3, [r4, #16]
 800462c:	462a      	mov	r2, r5
 800462e:	4649      	mov	r1, r9
 8004630:	4640      	mov	r0, r8
 8004632:	47d0      	blx	sl
 8004634:	3001      	adds	r0, #1
 8004636:	d0ab      	beq.n	8004590 <_printf_i+0x164>
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	079b      	lsls	r3, r3, #30
 800463c:	d413      	bmi.n	8004666 <_printf_i+0x23a>
 800463e:	68e0      	ldr	r0, [r4, #12]
 8004640:	9b03      	ldr	r3, [sp, #12]
 8004642:	4298      	cmp	r0, r3
 8004644:	bfb8      	it	lt
 8004646:	4618      	movlt	r0, r3
 8004648:	e7a4      	b.n	8004594 <_printf_i+0x168>
 800464a:	2301      	movs	r3, #1
 800464c:	4632      	mov	r2, r6
 800464e:	4649      	mov	r1, r9
 8004650:	4640      	mov	r0, r8
 8004652:	47d0      	blx	sl
 8004654:	3001      	adds	r0, #1
 8004656:	d09b      	beq.n	8004590 <_printf_i+0x164>
 8004658:	3501      	adds	r5, #1
 800465a:	68e3      	ldr	r3, [r4, #12]
 800465c:	9903      	ldr	r1, [sp, #12]
 800465e:	1a5b      	subs	r3, r3, r1
 8004660:	42ab      	cmp	r3, r5
 8004662:	dcf2      	bgt.n	800464a <_printf_i+0x21e>
 8004664:	e7eb      	b.n	800463e <_printf_i+0x212>
 8004666:	2500      	movs	r5, #0
 8004668:	f104 0619 	add.w	r6, r4, #25
 800466c:	e7f5      	b.n	800465a <_printf_i+0x22e>
 800466e:	bf00      	nop
 8004670:	0800683e 	.word	0x0800683e
 8004674:	0800684f 	.word	0x0800684f

08004678 <quorem>:
 8004678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467c:	6903      	ldr	r3, [r0, #16]
 800467e:	690c      	ldr	r4, [r1, #16]
 8004680:	42a3      	cmp	r3, r4
 8004682:	4607      	mov	r7, r0
 8004684:	f2c0 8081 	blt.w	800478a <quorem+0x112>
 8004688:	3c01      	subs	r4, #1
 800468a:	f101 0814 	add.w	r8, r1, #20
 800468e:	f100 0514 	add.w	r5, r0, #20
 8004692:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004696:	9301      	str	r3, [sp, #4]
 8004698:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800469c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80046a0:	3301      	adds	r3, #1
 80046a2:	429a      	cmp	r2, r3
 80046a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80046a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80046ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80046b0:	d331      	bcc.n	8004716 <quorem+0x9e>
 80046b2:	f04f 0e00 	mov.w	lr, #0
 80046b6:	4640      	mov	r0, r8
 80046b8:	46ac      	mov	ip, r5
 80046ba:	46f2      	mov	sl, lr
 80046bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80046c0:	b293      	uxth	r3, r2
 80046c2:	fb06 e303 	mla	r3, r6, r3, lr
 80046c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	ebaa 0303 	sub.w	r3, sl, r3
 80046d0:	f8dc a000 	ldr.w	sl, [ip]
 80046d4:	0c12      	lsrs	r2, r2, #16
 80046d6:	fa13 f38a 	uxtah	r3, r3, sl
 80046da:	fb06 e202 	mla	r2, r6, r2, lr
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	9b00      	ldr	r3, [sp, #0]
 80046e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80046e6:	b292      	uxth	r2, r2
 80046e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80046ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80046f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80046f4:	4581      	cmp	r9, r0
 80046f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046fa:	f84c 3b04 	str.w	r3, [ip], #4
 80046fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004702:	d2db      	bcs.n	80046bc <quorem+0x44>
 8004704:	f855 300b 	ldr.w	r3, [r5, fp]
 8004708:	b92b      	cbnz	r3, 8004716 <quorem+0x9e>
 800470a:	9b01      	ldr	r3, [sp, #4]
 800470c:	3b04      	subs	r3, #4
 800470e:	429d      	cmp	r5, r3
 8004710:	461a      	mov	r2, r3
 8004712:	d32e      	bcc.n	8004772 <quorem+0xfa>
 8004714:	613c      	str	r4, [r7, #16]
 8004716:	4638      	mov	r0, r7
 8004718:	f001 f8c4 	bl	80058a4 <__mcmp>
 800471c:	2800      	cmp	r0, #0
 800471e:	db24      	blt.n	800476a <quorem+0xf2>
 8004720:	3601      	adds	r6, #1
 8004722:	4628      	mov	r0, r5
 8004724:	f04f 0c00 	mov.w	ip, #0
 8004728:	f858 2b04 	ldr.w	r2, [r8], #4
 800472c:	f8d0 e000 	ldr.w	lr, [r0]
 8004730:	b293      	uxth	r3, r2
 8004732:	ebac 0303 	sub.w	r3, ip, r3
 8004736:	0c12      	lsrs	r2, r2, #16
 8004738:	fa13 f38e 	uxtah	r3, r3, lr
 800473c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004740:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004744:	b29b      	uxth	r3, r3
 8004746:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800474a:	45c1      	cmp	r9, r8
 800474c:	f840 3b04 	str.w	r3, [r0], #4
 8004750:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004754:	d2e8      	bcs.n	8004728 <quorem+0xb0>
 8004756:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800475a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800475e:	b922      	cbnz	r2, 800476a <quorem+0xf2>
 8004760:	3b04      	subs	r3, #4
 8004762:	429d      	cmp	r5, r3
 8004764:	461a      	mov	r2, r3
 8004766:	d30a      	bcc.n	800477e <quorem+0x106>
 8004768:	613c      	str	r4, [r7, #16]
 800476a:	4630      	mov	r0, r6
 800476c:	b003      	add	sp, #12
 800476e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	3b04      	subs	r3, #4
 8004776:	2a00      	cmp	r2, #0
 8004778:	d1cc      	bne.n	8004714 <quorem+0x9c>
 800477a:	3c01      	subs	r4, #1
 800477c:	e7c7      	b.n	800470e <quorem+0x96>
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	3b04      	subs	r3, #4
 8004782:	2a00      	cmp	r2, #0
 8004784:	d1f0      	bne.n	8004768 <quorem+0xf0>
 8004786:	3c01      	subs	r4, #1
 8004788:	e7eb      	b.n	8004762 <quorem+0xea>
 800478a:	2000      	movs	r0, #0
 800478c:	e7ee      	b.n	800476c <quorem+0xf4>
	...

08004790 <_dtoa_r>:
 8004790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004794:	ed2d 8b04 	vpush	{d8-d9}
 8004798:	ec57 6b10 	vmov	r6, r7, d0
 800479c:	b093      	sub	sp, #76	; 0x4c
 800479e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80047a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80047a4:	9106      	str	r1, [sp, #24]
 80047a6:	ee10 aa10 	vmov	sl, s0
 80047aa:	4604      	mov	r4, r0
 80047ac:	9209      	str	r2, [sp, #36]	; 0x24
 80047ae:	930c      	str	r3, [sp, #48]	; 0x30
 80047b0:	46bb      	mov	fp, r7
 80047b2:	b975      	cbnz	r5, 80047d2 <_dtoa_r+0x42>
 80047b4:	2010      	movs	r0, #16
 80047b6:	f000 fddd 	bl	8005374 <malloc>
 80047ba:	4602      	mov	r2, r0
 80047bc:	6260      	str	r0, [r4, #36]	; 0x24
 80047be:	b920      	cbnz	r0, 80047ca <_dtoa_r+0x3a>
 80047c0:	4ba7      	ldr	r3, [pc, #668]	; (8004a60 <_dtoa_r+0x2d0>)
 80047c2:	21ea      	movs	r1, #234	; 0xea
 80047c4:	48a7      	ldr	r0, [pc, #668]	; (8004a64 <_dtoa_r+0x2d4>)
 80047c6:	f001 fa75 	bl	8005cb4 <__assert_func>
 80047ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80047ce:	6005      	str	r5, [r0, #0]
 80047d0:	60c5      	str	r5, [r0, #12]
 80047d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047d4:	6819      	ldr	r1, [r3, #0]
 80047d6:	b151      	cbz	r1, 80047ee <_dtoa_r+0x5e>
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	604a      	str	r2, [r1, #4]
 80047dc:	2301      	movs	r3, #1
 80047de:	4093      	lsls	r3, r2
 80047e0:	608b      	str	r3, [r1, #8]
 80047e2:	4620      	mov	r0, r4
 80047e4:	f000 fe1c 	bl	8005420 <_Bfree>
 80047e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	1e3b      	subs	r3, r7, #0
 80047f0:	bfaa      	itet	ge
 80047f2:	2300      	movge	r3, #0
 80047f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80047f8:	f8c8 3000 	strge.w	r3, [r8]
 80047fc:	4b9a      	ldr	r3, [pc, #616]	; (8004a68 <_dtoa_r+0x2d8>)
 80047fe:	bfbc      	itt	lt
 8004800:	2201      	movlt	r2, #1
 8004802:	f8c8 2000 	strlt.w	r2, [r8]
 8004806:	ea33 030b 	bics.w	r3, r3, fp
 800480a:	d11b      	bne.n	8004844 <_dtoa_r+0xb4>
 800480c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800480e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004818:	4333      	orrs	r3, r6
 800481a:	f000 8592 	beq.w	8005342 <_dtoa_r+0xbb2>
 800481e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004820:	b963      	cbnz	r3, 800483c <_dtoa_r+0xac>
 8004822:	4b92      	ldr	r3, [pc, #584]	; (8004a6c <_dtoa_r+0x2dc>)
 8004824:	e022      	b.n	800486c <_dtoa_r+0xdc>
 8004826:	4b92      	ldr	r3, [pc, #584]	; (8004a70 <_dtoa_r+0x2e0>)
 8004828:	9301      	str	r3, [sp, #4]
 800482a:	3308      	adds	r3, #8
 800482c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	9801      	ldr	r0, [sp, #4]
 8004832:	b013      	add	sp, #76	; 0x4c
 8004834:	ecbd 8b04 	vpop	{d8-d9}
 8004838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800483c:	4b8b      	ldr	r3, [pc, #556]	; (8004a6c <_dtoa_r+0x2dc>)
 800483e:	9301      	str	r3, [sp, #4]
 8004840:	3303      	adds	r3, #3
 8004842:	e7f3      	b.n	800482c <_dtoa_r+0x9c>
 8004844:	2200      	movs	r2, #0
 8004846:	2300      	movs	r3, #0
 8004848:	4650      	mov	r0, sl
 800484a:	4659      	mov	r1, fp
 800484c:	f7fc f93c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004850:	ec4b ab19 	vmov	d9, sl, fp
 8004854:	4680      	mov	r8, r0
 8004856:	b158      	cbz	r0, 8004870 <_dtoa_r+0xe0>
 8004858:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800485a:	2301      	movs	r3, #1
 800485c:	6013      	str	r3, [r2, #0]
 800485e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 856b 	beq.w	800533c <_dtoa_r+0xbac>
 8004866:	4883      	ldr	r0, [pc, #524]	; (8004a74 <_dtoa_r+0x2e4>)
 8004868:	6018      	str	r0, [r3, #0]
 800486a:	1e43      	subs	r3, r0, #1
 800486c:	9301      	str	r3, [sp, #4]
 800486e:	e7df      	b.n	8004830 <_dtoa_r+0xa0>
 8004870:	ec4b ab10 	vmov	d0, sl, fp
 8004874:	aa10      	add	r2, sp, #64	; 0x40
 8004876:	a911      	add	r1, sp, #68	; 0x44
 8004878:	4620      	mov	r0, r4
 800487a:	f001 f8b9 	bl	80059f0 <__d2b>
 800487e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004882:	ee08 0a10 	vmov	s16, r0
 8004886:	2d00      	cmp	r5, #0
 8004888:	f000 8084 	beq.w	8004994 <_dtoa_r+0x204>
 800488c:	ee19 3a90 	vmov	r3, s19
 8004890:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004894:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004898:	4656      	mov	r6, sl
 800489a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800489e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80048a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80048a6:	4b74      	ldr	r3, [pc, #464]	; (8004a78 <_dtoa_r+0x2e8>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	4630      	mov	r0, r6
 80048ac:	4639      	mov	r1, r7
 80048ae:	f7fb fceb 	bl	8000288 <__aeabi_dsub>
 80048b2:	a365      	add	r3, pc, #404	; (adr r3, 8004a48 <_dtoa_r+0x2b8>)
 80048b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b8:	f7fb fe9e 	bl	80005f8 <__aeabi_dmul>
 80048bc:	a364      	add	r3, pc, #400	; (adr r3, 8004a50 <_dtoa_r+0x2c0>)
 80048be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c2:	f7fb fce3 	bl	800028c <__adddf3>
 80048c6:	4606      	mov	r6, r0
 80048c8:	4628      	mov	r0, r5
 80048ca:	460f      	mov	r7, r1
 80048cc:	f7fb fe2a 	bl	8000524 <__aeabi_i2d>
 80048d0:	a361      	add	r3, pc, #388	; (adr r3, 8004a58 <_dtoa_r+0x2c8>)
 80048d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d6:	f7fb fe8f 	bl	80005f8 <__aeabi_dmul>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	4630      	mov	r0, r6
 80048e0:	4639      	mov	r1, r7
 80048e2:	f7fb fcd3 	bl	800028c <__adddf3>
 80048e6:	4606      	mov	r6, r0
 80048e8:	460f      	mov	r7, r1
 80048ea:	f7fc f935 	bl	8000b58 <__aeabi_d2iz>
 80048ee:	2200      	movs	r2, #0
 80048f0:	9000      	str	r0, [sp, #0]
 80048f2:	2300      	movs	r3, #0
 80048f4:	4630      	mov	r0, r6
 80048f6:	4639      	mov	r1, r7
 80048f8:	f7fc f8f0 	bl	8000adc <__aeabi_dcmplt>
 80048fc:	b150      	cbz	r0, 8004914 <_dtoa_r+0x184>
 80048fe:	9800      	ldr	r0, [sp, #0]
 8004900:	f7fb fe10 	bl	8000524 <__aeabi_i2d>
 8004904:	4632      	mov	r2, r6
 8004906:	463b      	mov	r3, r7
 8004908:	f7fc f8de 	bl	8000ac8 <__aeabi_dcmpeq>
 800490c:	b910      	cbnz	r0, 8004914 <_dtoa_r+0x184>
 800490e:	9b00      	ldr	r3, [sp, #0]
 8004910:	3b01      	subs	r3, #1
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	9b00      	ldr	r3, [sp, #0]
 8004916:	2b16      	cmp	r3, #22
 8004918:	d85a      	bhi.n	80049d0 <_dtoa_r+0x240>
 800491a:	9a00      	ldr	r2, [sp, #0]
 800491c:	4b57      	ldr	r3, [pc, #348]	; (8004a7c <_dtoa_r+0x2ec>)
 800491e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004926:	ec51 0b19 	vmov	r0, r1, d9
 800492a:	f7fc f8d7 	bl	8000adc <__aeabi_dcmplt>
 800492e:	2800      	cmp	r0, #0
 8004930:	d050      	beq.n	80049d4 <_dtoa_r+0x244>
 8004932:	9b00      	ldr	r3, [sp, #0]
 8004934:	3b01      	subs	r3, #1
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	2300      	movs	r3, #0
 800493a:	930b      	str	r3, [sp, #44]	; 0x2c
 800493c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800493e:	1b5d      	subs	r5, r3, r5
 8004940:	1e6b      	subs	r3, r5, #1
 8004942:	9305      	str	r3, [sp, #20]
 8004944:	bf45      	ittet	mi
 8004946:	f1c5 0301 	rsbmi	r3, r5, #1
 800494a:	9304      	strmi	r3, [sp, #16]
 800494c:	2300      	movpl	r3, #0
 800494e:	2300      	movmi	r3, #0
 8004950:	bf4c      	ite	mi
 8004952:	9305      	strmi	r3, [sp, #20]
 8004954:	9304      	strpl	r3, [sp, #16]
 8004956:	9b00      	ldr	r3, [sp, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	db3d      	blt.n	80049d8 <_dtoa_r+0x248>
 800495c:	9b05      	ldr	r3, [sp, #20]
 800495e:	9a00      	ldr	r2, [sp, #0]
 8004960:	920a      	str	r2, [sp, #40]	; 0x28
 8004962:	4413      	add	r3, r2
 8004964:	9305      	str	r3, [sp, #20]
 8004966:	2300      	movs	r3, #0
 8004968:	9307      	str	r3, [sp, #28]
 800496a:	9b06      	ldr	r3, [sp, #24]
 800496c:	2b09      	cmp	r3, #9
 800496e:	f200 8089 	bhi.w	8004a84 <_dtoa_r+0x2f4>
 8004972:	2b05      	cmp	r3, #5
 8004974:	bfc4      	itt	gt
 8004976:	3b04      	subgt	r3, #4
 8004978:	9306      	strgt	r3, [sp, #24]
 800497a:	9b06      	ldr	r3, [sp, #24]
 800497c:	f1a3 0302 	sub.w	r3, r3, #2
 8004980:	bfcc      	ite	gt
 8004982:	2500      	movgt	r5, #0
 8004984:	2501      	movle	r5, #1
 8004986:	2b03      	cmp	r3, #3
 8004988:	f200 8087 	bhi.w	8004a9a <_dtoa_r+0x30a>
 800498c:	e8df f003 	tbb	[pc, r3]
 8004990:	59383a2d 	.word	0x59383a2d
 8004994:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004998:	441d      	add	r5, r3
 800499a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800499e:	2b20      	cmp	r3, #32
 80049a0:	bfc1      	itttt	gt
 80049a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80049a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80049aa:	fa0b f303 	lslgt.w	r3, fp, r3
 80049ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80049b2:	bfda      	itte	le
 80049b4:	f1c3 0320 	rsble	r3, r3, #32
 80049b8:	fa06 f003 	lslle.w	r0, r6, r3
 80049bc:	4318      	orrgt	r0, r3
 80049be:	f7fb fda1 	bl	8000504 <__aeabi_ui2d>
 80049c2:	2301      	movs	r3, #1
 80049c4:	4606      	mov	r6, r0
 80049c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80049ca:	3d01      	subs	r5, #1
 80049cc:	930e      	str	r3, [sp, #56]	; 0x38
 80049ce:	e76a      	b.n	80048a6 <_dtoa_r+0x116>
 80049d0:	2301      	movs	r3, #1
 80049d2:	e7b2      	b.n	800493a <_dtoa_r+0x1aa>
 80049d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80049d6:	e7b1      	b.n	800493c <_dtoa_r+0x1ac>
 80049d8:	9b04      	ldr	r3, [sp, #16]
 80049da:	9a00      	ldr	r2, [sp, #0]
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	9304      	str	r3, [sp, #16]
 80049e0:	4253      	negs	r3, r2
 80049e2:	9307      	str	r3, [sp, #28]
 80049e4:	2300      	movs	r3, #0
 80049e6:	930a      	str	r3, [sp, #40]	; 0x28
 80049e8:	e7bf      	b.n	800496a <_dtoa_r+0x1da>
 80049ea:	2300      	movs	r3, #0
 80049ec:	9308      	str	r3, [sp, #32]
 80049ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	dc55      	bgt.n	8004aa0 <_dtoa_r+0x310>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80049fa:	461a      	mov	r2, r3
 80049fc:	9209      	str	r2, [sp, #36]	; 0x24
 80049fe:	e00c      	b.n	8004a1a <_dtoa_r+0x28a>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e7f3      	b.n	80049ec <_dtoa_r+0x25c>
 8004a04:	2300      	movs	r3, #0
 8004a06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a08:	9308      	str	r3, [sp, #32]
 8004a0a:	9b00      	ldr	r3, [sp, #0]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	9302      	str	r3, [sp, #8]
 8004a10:	3301      	adds	r3, #1
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	9303      	str	r3, [sp, #12]
 8004a16:	bfb8      	it	lt
 8004a18:	2301      	movlt	r3, #1
 8004a1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	6042      	str	r2, [r0, #4]
 8004a20:	2204      	movs	r2, #4
 8004a22:	f102 0614 	add.w	r6, r2, #20
 8004a26:	429e      	cmp	r6, r3
 8004a28:	6841      	ldr	r1, [r0, #4]
 8004a2a:	d93d      	bls.n	8004aa8 <_dtoa_r+0x318>
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f000 fcb7 	bl	80053a0 <_Balloc>
 8004a32:	9001      	str	r0, [sp, #4]
 8004a34:	2800      	cmp	r0, #0
 8004a36:	d13b      	bne.n	8004ab0 <_dtoa_r+0x320>
 8004a38:	4b11      	ldr	r3, [pc, #68]	; (8004a80 <_dtoa_r+0x2f0>)
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004a40:	e6c0      	b.n	80047c4 <_dtoa_r+0x34>
 8004a42:	2301      	movs	r3, #1
 8004a44:	e7df      	b.n	8004a06 <_dtoa_r+0x276>
 8004a46:	bf00      	nop
 8004a48:	636f4361 	.word	0x636f4361
 8004a4c:	3fd287a7 	.word	0x3fd287a7
 8004a50:	8b60c8b3 	.word	0x8b60c8b3
 8004a54:	3fc68a28 	.word	0x3fc68a28
 8004a58:	509f79fb 	.word	0x509f79fb
 8004a5c:	3fd34413 	.word	0x3fd34413
 8004a60:	0800686d 	.word	0x0800686d
 8004a64:	08006884 	.word	0x08006884
 8004a68:	7ff00000 	.word	0x7ff00000
 8004a6c:	08006869 	.word	0x08006869
 8004a70:	08006860 	.word	0x08006860
 8004a74:	0800683d 	.word	0x0800683d
 8004a78:	3ff80000 	.word	0x3ff80000
 8004a7c:	08006978 	.word	0x08006978
 8004a80:	080068df 	.word	0x080068df
 8004a84:	2501      	movs	r5, #1
 8004a86:	2300      	movs	r3, #0
 8004a88:	9306      	str	r3, [sp, #24]
 8004a8a:	9508      	str	r5, [sp, #32]
 8004a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004a94:	2200      	movs	r2, #0
 8004a96:	2312      	movs	r3, #18
 8004a98:	e7b0      	b.n	80049fc <_dtoa_r+0x26c>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	9308      	str	r3, [sp, #32]
 8004a9e:	e7f5      	b.n	8004a8c <_dtoa_r+0x2fc>
 8004aa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aa2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004aa6:	e7b8      	b.n	8004a1a <_dtoa_r+0x28a>
 8004aa8:	3101      	adds	r1, #1
 8004aaa:	6041      	str	r1, [r0, #4]
 8004aac:	0052      	lsls	r2, r2, #1
 8004aae:	e7b8      	b.n	8004a22 <_dtoa_r+0x292>
 8004ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ab2:	9a01      	ldr	r2, [sp, #4]
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	9b03      	ldr	r3, [sp, #12]
 8004ab8:	2b0e      	cmp	r3, #14
 8004aba:	f200 809d 	bhi.w	8004bf8 <_dtoa_r+0x468>
 8004abe:	2d00      	cmp	r5, #0
 8004ac0:	f000 809a 	beq.w	8004bf8 <_dtoa_r+0x468>
 8004ac4:	9b00      	ldr	r3, [sp, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	dd32      	ble.n	8004b30 <_dtoa_r+0x3a0>
 8004aca:	4ab7      	ldr	r2, [pc, #732]	; (8004da8 <_dtoa_r+0x618>)
 8004acc:	f003 030f 	and.w	r3, r3, #15
 8004ad0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ad4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ad8:	9b00      	ldr	r3, [sp, #0]
 8004ada:	05d8      	lsls	r0, r3, #23
 8004adc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004ae0:	d516      	bpl.n	8004b10 <_dtoa_r+0x380>
 8004ae2:	4bb2      	ldr	r3, [pc, #712]	; (8004dac <_dtoa_r+0x61c>)
 8004ae4:	ec51 0b19 	vmov	r0, r1, d9
 8004ae8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004aec:	f7fb feae 	bl	800084c <__aeabi_ddiv>
 8004af0:	f007 070f 	and.w	r7, r7, #15
 8004af4:	4682      	mov	sl, r0
 8004af6:	468b      	mov	fp, r1
 8004af8:	2503      	movs	r5, #3
 8004afa:	4eac      	ldr	r6, [pc, #688]	; (8004dac <_dtoa_r+0x61c>)
 8004afc:	b957      	cbnz	r7, 8004b14 <_dtoa_r+0x384>
 8004afe:	4642      	mov	r2, r8
 8004b00:	464b      	mov	r3, r9
 8004b02:	4650      	mov	r0, sl
 8004b04:	4659      	mov	r1, fp
 8004b06:	f7fb fea1 	bl	800084c <__aeabi_ddiv>
 8004b0a:	4682      	mov	sl, r0
 8004b0c:	468b      	mov	fp, r1
 8004b0e:	e028      	b.n	8004b62 <_dtoa_r+0x3d2>
 8004b10:	2502      	movs	r5, #2
 8004b12:	e7f2      	b.n	8004afa <_dtoa_r+0x36a>
 8004b14:	07f9      	lsls	r1, r7, #31
 8004b16:	d508      	bpl.n	8004b2a <_dtoa_r+0x39a>
 8004b18:	4640      	mov	r0, r8
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b20:	f7fb fd6a 	bl	80005f8 <__aeabi_dmul>
 8004b24:	3501      	adds	r5, #1
 8004b26:	4680      	mov	r8, r0
 8004b28:	4689      	mov	r9, r1
 8004b2a:	107f      	asrs	r7, r7, #1
 8004b2c:	3608      	adds	r6, #8
 8004b2e:	e7e5      	b.n	8004afc <_dtoa_r+0x36c>
 8004b30:	f000 809b 	beq.w	8004c6a <_dtoa_r+0x4da>
 8004b34:	9b00      	ldr	r3, [sp, #0]
 8004b36:	4f9d      	ldr	r7, [pc, #628]	; (8004dac <_dtoa_r+0x61c>)
 8004b38:	425e      	negs	r6, r3
 8004b3a:	4b9b      	ldr	r3, [pc, #620]	; (8004da8 <_dtoa_r+0x618>)
 8004b3c:	f006 020f 	and.w	r2, r6, #15
 8004b40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	ec51 0b19 	vmov	r0, r1, d9
 8004b4c:	f7fb fd54 	bl	80005f8 <__aeabi_dmul>
 8004b50:	1136      	asrs	r6, r6, #4
 8004b52:	4682      	mov	sl, r0
 8004b54:	468b      	mov	fp, r1
 8004b56:	2300      	movs	r3, #0
 8004b58:	2502      	movs	r5, #2
 8004b5a:	2e00      	cmp	r6, #0
 8004b5c:	d17a      	bne.n	8004c54 <_dtoa_r+0x4c4>
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1d3      	bne.n	8004b0a <_dtoa_r+0x37a>
 8004b62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 8082 	beq.w	8004c6e <_dtoa_r+0x4de>
 8004b6a:	4b91      	ldr	r3, [pc, #580]	; (8004db0 <_dtoa_r+0x620>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	4650      	mov	r0, sl
 8004b70:	4659      	mov	r1, fp
 8004b72:	f7fb ffb3 	bl	8000adc <__aeabi_dcmplt>
 8004b76:	2800      	cmp	r0, #0
 8004b78:	d079      	beq.n	8004c6e <_dtoa_r+0x4de>
 8004b7a:	9b03      	ldr	r3, [sp, #12]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d076      	beq.n	8004c6e <_dtoa_r+0x4de>
 8004b80:	9b02      	ldr	r3, [sp, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	dd36      	ble.n	8004bf4 <_dtoa_r+0x464>
 8004b86:	9b00      	ldr	r3, [sp, #0]
 8004b88:	4650      	mov	r0, sl
 8004b8a:	4659      	mov	r1, fp
 8004b8c:	1e5f      	subs	r7, r3, #1
 8004b8e:	2200      	movs	r2, #0
 8004b90:	4b88      	ldr	r3, [pc, #544]	; (8004db4 <_dtoa_r+0x624>)
 8004b92:	f7fb fd31 	bl	80005f8 <__aeabi_dmul>
 8004b96:	9e02      	ldr	r6, [sp, #8]
 8004b98:	4682      	mov	sl, r0
 8004b9a:	468b      	mov	fp, r1
 8004b9c:	3501      	adds	r5, #1
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	f7fb fcc0 	bl	8000524 <__aeabi_i2d>
 8004ba4:	4652      	mov	r2, sl
 8004ba6:	465b      	mov	r3, fp
 8004ba8:	f7fb fd26 	bl	80005f8 <__aeabi_dmul>
 8004bac:	4b82      	ldr	r3, [pc, #520]	; (8004db8 <_dtoa_r+0x628>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f7fb fb6c 	bl	800028c <__adddf3>
 8004bb4:	46d0      	mov	r8, sl
 8004bb6:	46d9      	mov	r9, fp
 8004bb8:	4682      	mov	sl, r0
 8004bba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004bbe:	2e00      	cmp	r6, #0
 8004bc0:	d158      	bne.n	8004c74 <_dtoa_r+0x4e4>
 8004bc2:	4b7e      	ldr	r3, [pc, #504]	; (8004dbc <_dtoa_r+0x62c>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	4640      	mov	r0, r8
 8004bc8:	4649      	mov	r1, r9
 8004bca:	f7fb fb5d 	bl	8000288 <__aeabi_dsub>
 8004bce:	4652      	mov	r2, sl
 8004bd0:	465b      	mov	r3, fp
 8004bd2:	4680      	mov	r8, r0
 8004bd4:	4689      	mov	r9, r1
 8004bd6:	f7fb ff9f 	bl	8000b18 <__aeabi_dcmpgt>
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	f040 8295 	bne.w	800510a <_dtoa_r+0x97a>
 8004be0:	4652      	mov	r2, sl
 8004be2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004be6:	4640      	mov	r0, r8
 8004be8:	4649      	mov	r1, r9
 8004bea:	f7fb ff77 	bl	8000adc <__aeabi_dcmplt>
 8004bee:	2800      	cmp	r0, #0
 8004bf0:	f040 8289 	bne.w	8005106 <_dtoa_r+0x976>
 8004bf4:	ec5b ab19 	vmov	sl, fp, d9
 8004bf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f2c0 8148 	blt.w	8004e90 <_dtoa_r+0x700>
 8004c00:	9a00      	ldr	r2, [sp, #0]
 8004c02:	2a0e      	cmp	r2, #14
 8004c04:	f300 8144 	bgt.w	8004e90 <_dtoa_r+0x700>
 8004c08:	4b67      	ldr	r3, [pc, #412]	; (8004da8 <_dtoa_r+0x618>)
 8004c0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f280 80d5 	bge.w	8004dc4 <_dtoa_r+0x634>
 8004c1a:	9b03      	ldr	r3, [sp, #12]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f300 80d1 	bgt.w	8004dc4 <_dtoa_r+0x634>
 8004c22:	f040 826f 	bne.w	8005104 <_dtoa_r+0x974>
 8004c26:	4b65      	ldr	r3, [pc, #404]	; (8004dbc <_dtoa_r+0x62c>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	4640      	mov	r0, r8
 8004c2c:	4649      	mov	r1, r9
 8004c2e:	f7fb fce3 	bl	80005f8 <__aeabi_dmul>
 8004c32:	4652      	mov	r2, sl
 8004c34:	465b      	mov	r3, fp
 8004c36:	f7fb ff65 	bl	8000b04 <__aeabi_dcmpge>
 8004c3a:	9e03      	ldr	r6, [sp, #12]
 8004c3c:	4637      	mov	r7, r6
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	f040 8245 	bne.w	80050ce <_dtoa_r+0x93e>
 8004c44:	9d01      	ldr	r5, [sp, #4]
 8004c46:	2331      	movs	r3, #49	; 0x31
 8004c48:	f805 3b01 	strb.w	r3, [r5], #1
 8004c4c:	9b00      	ldr	r3, [sp, #0]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	e240      	b.n	80050d6 <_dtoa_r+0x946>
 8004c54:	07f2      	lsls	r2, r6, #31
 8004c56:	d505      	bpl.n	8004c64 <_dtoa_r+0x4d4>
 8004c58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c5c:	f7fb fccc 	bl	80005f8 <__aeabi_dmul>
 8004c60:	3501      	adds	r5, #1
 8004c62:	2301      	movs	r3, #1
 8004c64:	1076      	asrs	r6, r6, #1
 8004c66:	3708      	adds	r7, #8
 8004c68:	e777      	b.n	8004b5a <_dtoa_r+0x3ca>
 8004c6a:	2502      	movs	r5, #2
 8004c6c:	e779      	b.n	8004b62 <_dtoa_r+0x3d2>
 8004c6e:	9f00      	ldr	r7, [sp, #0]
 8004c70:	9e03      	ldr	r6, [sp, #12]
 8004c72:	e794      	b.n	8004b9e <_dtoa_r+0x40e>
 8004c74:	9901      	ldr	r1, [sp, #4]
 8004c76:	4b4c      	ldr	r3, [pc, #304]	; (8004da8 <_dtoa_r+0x618>)
 8004c78:	4431      	add	r1, r6
 8004c7a:	910d      	str	r1, [sp, #52]	; 0x34
 8004c7c:	9908      	ldr	r1, [sp, #32]
 8004c7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004c82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c86:	2900      	cmp	r1, #0
 8004c88:	d043      	beq.n	8004d12 <_dtoa_r+0x582>
 8004c8a:	494d      	ldr	r1, [pc, #308]	; (8004dc0 <_dtoa_r+0x630>)
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	f7fb fddd 	bl	800084c <__aeabi_ddiv>
 8004c92:	4652      	mov	r2, sl
 8004c94:	465b      	mov	r3, fp
 8004c96:	f7fb faf7 	bl	8000288 <__aeabi_dsub>
 8004c9a:	9d01      	ldr	r5, [sp, #4]
 8004c9c:	4682      	mov	sl, r0
 8004c9e:	468b      	mov	fp, r1
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	4640      	mov	r0, r8
 8004ca4:	f7fb ff58 	bl	8000b58 <__aeabi_d2iz>
 8004ca8:	4606      	mov	r6, r0
 8004caa:	f7fb fc3b 	bl	8000524 <__aeabi_i2d>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	f7fb fae7 	bl	8000288 <__aeabi_dsub>
 8004cba:	3630      	adds	r6, #48	; 0x30
 8004cbc:	f805 6b01 	strb.w	r6, [r5], #1
 8004cc0:	4652      	mov	r2, sl
 8004cc2:	465b      	mov	r3, fp
 8004cc4:	4680      	mov	r8, r0
 8004cc6:	4689      	mov	r9, r1
 8004cc8:	f7fb ff08 	bl	8000adc <__aeabi_dcmplt>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d163      	bne.n	8004d98 <_dtoa_r+0x608>
 8004cd0:	4642      	mov	r2, r8
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	4936      	ldr	r1, [pc, #216]	; (8004db0 <_dtoa_r+0x620>)
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	f7fb fad6 	bl	8000288 <__aeabi_dsub>
 8004cdc:	4652      	mov	r2, sl
 8004cde:	465b      	mov	r3, fp
 8004ce0:	f7fb fefc 	bl	8000adc <__aeabi_dcmplt>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	f040 80b5 	bne.w	8004e54 <_dtoa_r+0x6c4>
 8004cea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cec:	429d      	cmp	r5, r3
 8004cee:	d081      	beq.n	8004bf4 <_dtoa_r+0x464>
 8004cf0:	4b30      	ldr	r3, [pc, #192]	; (8004db4 <_dtoa_r+0x624>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	4650      	mov	r0, sl
 8004cf6:	4659      	mov	r1, fp
 8004cf8:	f7fb fc7e 	bl	80005f8 <__aeabi_dmul>
 8004cfc:	4b2d      	ldr	r3, [pc, #180]	; (8004db4 <_dtoa_r+0x624>)
 8004cfe:	4682      	mov	sl, r0
 8004d00:	468b      	mov	fp, r1
 8004d02:	4640      	mov	r0, r8
 8004d04:	4649      	mov	r1, r9
 8004d06:	2200      	movs	r2, #0
 8004d08:	f7fb fc76 	bl	80005f8 <__aeabi_dmul>
 8004d0c:	4680      	mov	r8, r0
 8004d0e:	4689      	mov	r9, r1
 8004d10:	e7c6      	b.n	8004ca0 <_dtoa_r+0x510>
 8004d12:	4650      	mov	r0, sl
 8004d14:	4659      	mov	r1, fp
 8004d16:	f7fb fc6f 	bl	80005f8 <__aeabi_dmul>
 8004d1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d1c:	9d01      	ldr	r5, [sp, #4]
 8004d1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d20:	4682      	mov	sl, r0
 8004d22:	468b      	mov	fp, r1
 8004d24:	4649      	mov	r1, r9
 8004d26:	4640      	mov	r0, r8
 8004d28:	f7fb ff16 	bl	8000b58 <__aeabi_d2iz>
 8004d2c:	4606      	mov	r6, r0
 8004d2e:	f7fb fbf9 	bl	8000524 <__aeabi_i2d>
 8004d32:	3630      	adds	r6, #48	; 0x30
 8004d34:	4602      	mov	r2, r0
 8004d36:	460b      	mov	r3, r1
 8004d38:	4640      	mov	r0, r8
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	f7fb faa4 	bl	8000288 <__aeabi_dsub>
 8004d40:	f805 6b01 	strb.w	r6, [r5], #1
 8004d44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d46:	429d      	cmp	r5, r3
 8004d48:	4680      	mov	r8, r0
 8004d4a:	4689      	mov	r9, r1
 8004d4c:	f04f 0200 	mov.w	r2, #0
 8004d50:	d124      	bne.n	8004d9c <_dtoa_r+0x60c>
 8004d52:	4b1b      	ldr	r3, [pc, #108]	; (8004dc0 <_dtoa_r+0x630>)
 8004d54:	4650      	mov	r0, sl
 8004d56:	4659      	mov	r1, fp
 8004d58:	f7fb fa98 	bl	800028c <__adddf3>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4640      	mov	r0, r8
 8004d62:	4649      	mov	r1, r9
 8004d64:	f7fb fed8 	bl	8000b18 <__aeabi_dcmpgt>
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d173      	bne.n	8004e54 <_dtoa_r+0x6c4>
 8004d6c:	4652      	mov	r2, sl
 8004d6e:	465b      	mov	r3, fp
 8004d70:	4913      	ldr	r1, [pc, #76]	; (8004dc0 <_dtoa_r+0x630>)
 8004d72:	2000      	movs	r0, #0
 8004d74:	f7fb fa88 	bl	8000288 <__aeabi_dsub>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4640      	mov	r0, r8
 8004d7e:	4649      	mov	r1, r9
 8004d80:	f7fb feac 	bl	8000adc <__aeabi_dcmplt>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	f43f af35 	beq.w	8004bf4 <_dtoa_r+0x464>
 8004d8a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004d8c:	1e6b      	subs	r3, r5, #1
 8004d8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d90:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d0f8      	beq.n	8004d8a <_dtoa_r+0x5fa>
 8004d98:	9700      	str	r7, [sp, #0]
 8004d9a:	e049      	b.n	8004e30 <_dtoa_r+0x6a0>
 8004d9c:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <_dtoa_r+0x624>)
 8004d9e:	f7fb fc2b 	bl	80005f8 <__aeabi_dmul>
 8004da2:	4680      	mov	r8, r0
 8004da4:	4689      	mov	r9, r1
 8004da6:	e7bd      	b.n	8004d24 <_dtoa_r+0x594>
 8004da8:	08006978 	.word	0x08006978
 8004dac:	08006950 	.word	0x08006950
 8004db0:	3ff00000 	.word	0x3ff00000
 8004db4:	40240000 	.word	0x40240000
 8004db8:	401c0000 	.word	0x401c0000
 8004dbc:	40140000 	.word	0x40140000
 8004dc0:	3fe00000 	.word	0x3fe00000
 8004dc4:	9d01      	ldr	r5, [sp, #4]
 8004dc6:	4656      	mov	r6, sl
 8004dc8:	465f      	mov	r7, fp
 8004dca:	4642      	mov	r2, r8
 8004dcc:	464b      	mov	r3, r9
 8004dce:	4630      	mov	r0, r6
 8004dd0:	4639      	mov	r1, r7
 8004dd2:	f7fb fd3b 	bl	800084c <__aeabi_ddiv>
 8004dd6:	f7fb febf 	bl	8000b58 <__aeabi_d2iz>
 8004dda:	4682      	mov	sl, r0
 8004ddc:	f7fb fba2 	bl	8000524 <__aeabi_i2d>
 8004de0:	4642      	mov	r2, r8
 8004de2:	464b      	mov	r3, r9
 8004de4:	f7fb fc08 	bl	80005f8 <__aeabi_dmul>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4630      	mov	r0, r6
 8004dee:	4639      	mov	r1, r7
 8004df0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004df4:	f7fb fa48 	bl	8000288 <__aeabi_dsub>
 8004df8:	f805 6b01 	strb.w	r6, [r5], #1
 8004dfc:	9e01      	ldr	r6, [sp, #4]
 8004dfe:	9f03      	ldr	r7, [sp, #12]
 8004e00:	1bae      	subs	r6, r5, r6
 8004e02:	42b7      	cmp	r7, r6
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	d135      	bne.n	8004e76 <_dtoa_r+0x6e6>
 8004e0a:	f7fb fa3f 	bl	800028c <__adddf3>
 8004e0e:	4642      	mov	r2, r8
 8004e10:	464b      	mov	r3, r9
 8004e12:	4606      	mov	r6, r0
 8004e14:	460f      	mov	r7, r1
 8004e16:	f7fb fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 8004e1a:	b9d0      	cbnz	r0, 8004e52 <_dtoa_r+0x6c2>
 8004e1c:	4642      	mov	r2, r8
 8004e1e:	464b      	mov	r3, r9
 8004e20:	4630      	mov	r0, r6
 8004e22:	4639      	mov	r1, r7
 8004e24:	f7fb fe50 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e28:	b110      	cbz	r0, 8004e30 <_dtoa_r+0x6a0>
 8004e2a:	f01a 0f01 	tst.w	sl, #1
 8004e2e:	d110      	bne.n	8004e52 <_dtoa_r+0x6c2>
 8004e30:	4620      	mov	r0, r4
 8004e32:	ee18 1a10 	vmov	r1, s16
 8004e36:	f000 faf3 	bl	8005420 <_Bfree>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	9800      	ldr	r0, [sp, #0]
 8004e3e:	702b      	strb	r3, [r5, #0]
 8004e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e42:	3001      	adds	r0, #1
 8004e44:	6018      	str	r0, [r3, #0]
 8004e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f43f acf1 	beq.w	8004830 <_dtoa_r+0xa0>
 8004e4e:	601d      	str	r5, [r3, #0]
 8004e50:	e4ee      	b.n	8004830 <_dtoa_r+0xa0>
 8004e52:	9f00      	ldr	r7, [sp, #0]
 8004e54:	462b      	mov	r3, r5
 8004e56:	461d      	mov	r5, r3
 8004e58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e5c:	2a39      	cmp	r2, #57	; 0x39
 8004e5e:	d106      	bne.n	8004e6e <_dtoa_r+0x6de>
 8004e60:	9a01      	ldr	r2, [sp, #4]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d1f7      	bne.n	8004e56 <_dtoa_r+0x6c6>
 8004e66:	9901      	ldr	r1, [sp, #4]
 8004e68:	2230      	movs	r2, #48	; 0x30
 8004e6a:	3701      	adds	r7, #1
 8004e6c:	700a      	strb	r2, [r1, #0]
 8004e6e:	781a      	ldrb	r2, [r3, #0]
 8004e70:	3201      	adds	r2, #1
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	e790      	b.n	8004d98 <_dtoa_r+0x608>
 8004e76:	4ba6      	ldr	r3, [pc, #664]	; (8005110 <_dtoa_r+0x980>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f7fb fbbd 	bl	80005f8 <__aeabi_dmul>
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2300      	movs	r3, #0
 8004e82:	4606      	mov	r6, r0
 8004e84:	460f      	mov	r7, r1
 8004e86:	f7fb fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e8a:	2800      	cmp	r0, #0
 8004e8c:	d09d      	beq.n	8004dca <_dtoa_r+0x63a>
 8004e8e:	e7cf      	b.n	8004e30 <_dtoa_r+0x6a0>
 8004e90:	9a08      	ldr	r2, [sp, #32]
 8004e92:	2a00      	cmp	r2, #0
 8004e94:	f000 80d7 	beq.w	8005046 <_dtoa_r+0x8b6>
 8004e98:	9a06      	ldr	r2, [sp, #24]
 8004e9a:	2a01      	cmp	r2, #1
 8004e9c:	f300 80ba 	bgt.w	8005014 <_dtoa_r+0x884>
 8004ea0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ea2:	2a00      	cmp	r2, #0
 8004ea4:	f000 80b2 	beq.w	800500c <_dtoa_r+0x87c>
 8004ea8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004eac:	9e07      	ldr	r6, [sp, #28]
 8004eae:	9d04      	ldr	r5, [sp, #16]
 8004eb0:	9a04      	ldr	r2, [sp, #16]
 8004eb2:	441a      	add	r2, r3
 8004eb4:	9204      	str	r2, [sp, #16]
 8004eb6:	9a05      	ldr	r2, [sp, #20]
 8004eb8:	2101      	movs	r1, #1
 8004eba:	441a      	add	r2, r3
 8004ebc:	4620      	mov	r0, r4
 8004ebe:	9205      	str	r2, [sp, #20]
 8004ec0:	f000 fb66 	bl	8005590 <__i2b>
 8004ec4:	4607      	mov	r7, r0
 8004ec6:	2d00      	cmp	r5, #0
 8004ec8:	dd0c      	ble.n	8004ee4 <_dtoa_r+0x754>
 8004eca:	9b05      	ldr	r3, [sp, #20]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	dd09      	ble.n	8004ee4 <_dtoa_r+0x754>
 8004ed0:	42ab      	cmp	r3, r5
 8004ed2:	9a04      	ldr	r2, [sp, #16]
 8004ed4:	bfa8      	it	ge
 8004ed6:	462b      	movge	r3, r5
 8004ed8:	1ad2      	subs	r2, r2, r3
 8004eda:	9204      	str	r2, [sp, #16]
 8004edc:	9a05      	ldr	r2, [sp, #20]
 8004ede:	1aed      	subs	r5, r5, r3
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	9305      	str	r3, [sp, #20]
 8004ee4:	9b07      	ldr	r3, [sp, #28]
 8004ee6:	b31b      	cbz	r3, 8004f30 <_dtoa_r+0x7a0>
 8004ee8:	9b08      	ldr	r3, [sp, #32]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f000 80af 	beq.w	800504e <_dtoa_r+0x8be>
 8004ef0:	2e00      	cmp	r6, #0
 8004ef2:	dd13      	ble.n	8004f1c <_dtoa_r+0x78c>
 8004ef4:	4639      	mov	r1, r7
 8004ef6:	4632      	mov	r2, r6
 8004ef8:	4620      	mov	r0, r4
 8004efa:	f000 fc09 	bl	8005710 <__pow5mult>
 8004efe:	ee18 2a10 	vmov	r2, s16
 8004f02:	4601      	mov	r1, r0
 8004f04:	4607      	mov	r7, r0
 8004f06:	4620      	mov	r0, r4
 8004f08:	f000 fb58 	bl	80055bc <__multiply>
 8004f0c:	ee18 1a10 	vmov	r1, s16
 8004f10:	4680      	mov	r8, r0
 8004f12:	4620      	mov	r0, r4
 8004f14:	f000 fa84 	bl	8005420 <_Bfree>
 8004f18:	ee08 8a10 	vmov	s16, r8
 8004f1c:	9b07      	ldr	r3, [sp, #28]
 8004f1e:	1b9a      	subs	r2, r3, r6
 8004f20:	d006      	beq.n	8004f30 <_dtoa_r+0x7a0>
 8004f22:	ee18 1a10 	vmov	r1, s16
 8004f26:	4620      	mov	r0, r4
 8004f28:	f000 fbf2 	bl	8005710 <__pow5mult>
 8004f2c:	ee08 0a10 	vmov	s16, r0
 8004f30:	2101      	movs	r1, #1
 8004f32:	4620      	mov	r0, r4
 8004f34:	f000 fb2c 	bl	8005590 <__i2b>
 8004f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	4606      	mov	r6, r0
 8004f3e:	f340 8088 	ble.w	8005052 <_dtoa_r+0x8c2>
 8004f42:	461a      	mov	r2, r3
 8004f44:	4601      	mov	r1, r0
 8004f46:	4620      	mov	r0, r4
 8004f48:	f000 fbe2 	bl	8005710 <__pow5mult>
 8004f4c:	9b06      	ldr	r3, [sp, #24]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	4606      	mov	r6, r0
 8004f52:	f340 8081 	ble.w	8005058 <_dtoa_r+0x8c8>
 8004f56:	f04f 0800 	mov.w	r8, #0
 8004f5a:	6933      	ldr	r3, [r6, #16]
 8004f5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004f60:	6918      	ldr	r0, [r3, #16]
 8004f62:	f000 fac5 	bl	80054f0 <__hi0bits>
 8004f66:	f1c0 0020 	rsb	r0, r0, #32
 8004f6a:	9b05      	ldr	r3, [sp, #20]
 8004f6c:	4418      	add	r0, r3
 8004f6e:	f010 001f 	ands.w	r0, r0, #31
 8004f72:	f000 8092 	beq.w	800509a <_dtoa_r+0x90a>
 8004f76:	f1c0 0320 	rsb	r3, r0, #32
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	f340 808a 	ble.w	8005094 <_dtoa_r+0x904>
 8004f80:	f1c0 001c 	rsb	r0, r0, #28
 8004f84:	9b04      	ldr	r3, [sp, #16]
 8004f86:	4403      	add	r3, r0
 8004f88:	9304      	str	r3, [sp, #16]
 8004f8a:	9b05      	ldr	r3, [sp, #20]
 8004f8c:	4403      	add	r3, r0
 8004f8e:	4405      	add	r5, r0
 8004f90:	9305      	str	r3, [sp, #20]
 8004f92:	9b04      	ldr	r3, [sp, #16]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	dd07      	ble.n	8004fa8 <_dtoa_r+0x818>
 8004f98:	ee18 1a10 	vmov	r1, s16
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	f000 fc10 	bl	80057c4 <__lshift>
 8004fa4:	ee08 0a10 	vmov	s16, r0
 8004fa8:	9b05      	ldr	r3, [sp, #20]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	dd05      	ble.n	8004fba <_dtoa_r+0x82a>
 8004fae:	4631      	mov	r1, r6
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	f000 fc06 	bl	80057c4 <__lshift>
 8004fb8:	4606      	mov	r6, r0
 8004fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d06e      	beq.n	800509e <_dtoa_r+0x90e>
 8004fc0:	ee18 0a10 	vmov	r0, s16
 8004fc4:	4631      	mov	r1, r6
 8004fc6:	f000 fc6d 	bl	80058a4 <__mcmp>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	da67      	bge.n	800509e <_dtoa_r+0x90e>
 8004fce:	9b00      	ldr	r3, [sp, #0]
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	ee18 1a10 	vmov	r1, s16
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	220a      	movs	r2, #10
 8004fda:	2300      	movs	r3, #0
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f000 fa41 	bl	8005464 <__multadd>
 8004fe2:	9b08      	ldr	r3, [sp, #32]
 8004fe4:	ee08 0a10 	vmov	s16, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 81b1 	beq.w	8005350 <_dtoa_r+0xbc0>
 8004fee:	2300      	movs	r3, #0
 8004ff0:	4639      	mov	r1, r7
 8004ff2:	220a      	movs	r2, #10
 8004ff4:	4620      	mov	r0, r4
 8004ff6:	f000 fa35 	bl	8005464 <__multadd>
 8004ffa:	9b02      	ldr	r3, [sp, #8]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	4607      	mov	r7, r0
 8005000:	f300 808e 	bgt.w	8005120 <_dtoa_r+0x990>
 8005004:	9b06      	ldr	r3, [sp, #24]
 8005006:	2b02      	cmp	r3, #2
 8005008:	dc51      	bgt.n	80050ae <_dtoa_r+0x91e>
 800500a:	e089      	b.n	8005120 <_dtoa_r+0x990>
 800500c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800500e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005012:	e74b      	b.n	8004eac <_dtoa_r+0x71c>
 8005014:	9b03      	ldr	r3, [sp, #12]
 8005016:	1e5e      	subs	r6, r3, #1
 8005018:	9b07      	ldr	r3, [sp, #28]
 800501a:	42b3      	cmp	r3, r6
 800501c:	bfbf      	itttt	lt
 800501e:	9b07      	ldrlt	r3, [sp, #28]
 8005020:	9607      	strlt	r6, [sp, #28]
 8005022:	1af2      	sublt	r2, r6, r3
 8005024:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005026:	bfb6      	itet	lt
 8005028:	189b      	addlt	r3, r3, r2
 800502a:	1b9e      	subge	r6, r3, r6
 800502c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800502e:	9b03      	ldr	r3, [sp, #12]
 8005030:	bfb8      	it	lt
 8005032:	2600      	movlt	r6, #0
 8005034:	2b00      	cmp	r3, #0
 8005036:	bfb7      	itett	lt
 8005038:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800503c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005040:	1a9d      	sublt	r5, r3, r2
 8005042:	2300      	movlt	r3, #0
 8005044:	e734      	b.n	8004eb0 <_dtoa_r+0x720>
 8005046:	9e07      	ldr	r6, [sp, #28]
 8005048:	9d04      	ldr	r5, [sp, #16]
 800504a:	9f08      	ldr	r7, [sp, #32]
 800504c:	e73b      	b.n	8004ec6 <_dtoa_r+0x736>
 800504e:	9a07      	ldr	r2, [sp, #28]
 8005050:	e767      	b.n	8004f22 <_dtoa_r+0x792>
 8005052:	9b06      	ldr	r3, [sp, #24]
 8005054:	2b01      	cmp	r3, #1
 8005056:	dc18      	bgt.n	800508a <_dtoa_r+0x8fa>
 8005058:	f1ba 0f00 	cmp.w	sl, #0
 800505c:	d115      	bne.n	800508a <_dtoa_r+0x8fa>
 800505e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005062:	b993      	cbnz	r3, 800508a <_dtoa_r+0x8fa>
 8005064:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005068:	0d1b      	lsrs	r3, r3, #20
 800506a:	051b      	lsls	r3, r3, #20
 800506c:	b183      	cbz	r3, 8005090 <_dtoa_r+0x900>
 800506e:	9b04      	ldr	r3, [sp, #16]
 8005070:	3301      	adds	r3, #1
 8005072:	9304      	str	r3, [sp, #16]
 8005074:	9b05      	ldr	r3, [sp, #20]
 8005076:	3301      	adds	r3, #1
 8005078:	9305      	str	r3, [sp, #20]
 800507a:	f04f 0801 	mov.w	r8, #1
 800507e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005080:	2b00      	cmp	r3, #0
 8005082:	f47f af6a 	bne.w	8004f5a <_dtoa_r+0x7ca>
 8005086:	2001      	movs	r0, #1
 8005088:	e76f      	b.n	8004f6a <_dtoa_r+0x7da>
 800508a:	f04f 0800 	mov.w	r8, #0
 800508e:	e7f6      	b.n	800507e <_dtoa_r+0x8ee>
 8005090:	4698      	mov	r8, r3
 8005092:	e7f4      	b.n	800507e <_dtoa_r+0x8ee>
 8005094:	f43f af7d 	beq.w	8004f92 <_dtoa_r+0x802>
 8005098:	4618      	mov	r0, r3
 800509a:	301c      	adds	r0, #28
 800509c:	e772      	b.n	8004f84 <_dtoa_r+0x7f4>
 800509e:	9b03      	ldr	r3, [sp, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	dc37      	bgt.n	8005114 <_dtoa_r+0x984>
 80050a4:	9b06      	ldr	r3, [sp, #24]
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	dd34      	ble.n	8005114 <_dtoa_r+0x984>
 80050aa:	9b03      	ldr	r3, [sp, #12]
 80050ac:	9302      	str	r3, [sp, #8]
 80050ae:	9b02      	ldr	r3, [sp, #8]
 80050b0:	b96b      	cbnz	r3, 80050ce <_dtoa_r+0x93e>
 80050b2:	4631      	mov	r1, r6
 80050b4:	2205      	movs	r2, #5
 80050b6:	4620      	mov	r0, r4
 80050b8:	f000 f9d4 	bl	8005464 <__multadd>
 80050bc:	4601      	mov	r1, r0
 80050be:	4606      	mov	r6, r0
 80050c0:	ee18 0a10 	vmov	r0, s16
 80050c4:	f000 fbee 	bl	80058a4 <__mcmp>
 80050c8:	2800      	cmp	r0, #0
 80050ca:	f73f adbb 	bgt.w	8004c44 <_dtoa_r+0x4b4>
 80050ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d0:	9d01      	ldr	r5, [sp, #4]
 80050d2:	43db      	mvns	r3, r3
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	f04f 0800 	mov.w	r8, #0
 80050da:	4631      	mov	r1, r6
 80050dc:	4620      	mov	r0, r4
 80050de:	f000 f99f 	bl	8005420 <_Bfree>
 80050e2:	2f00      	cmp	r7, #0
 80050e4:	f43f aea4 	beq.w	8004e30 <_dtoa_r+0x6a0>
 80050e8:	f1b8 0f00 	cmp.w	r8, #0
 80050ec:	d005      	beq.n	80050fa <_dtoa_r+0x96a>
 80050ee:	45b8      	cmp	r8, r7
 80050f0:	d003      	beq.n	80050fa <_dtoa_r+0x96a>
 80050f2:	4641      	mov	r1, r8
 80050f4:	4620      	mov	r0, r4
 80050f6:	f000 f993 	bl	8005420 <_Bfree>
 80050fa:	4639      	mov	r1, r7
 80050fc:	4620      	mov	r0, r4
 80050fe:	f000 f98f 	bl	8005420 <_Bfree>
 8005102:	e695      	b.n	8004e30 <_dtoa_r+0x6a0>
 8005104:	2600      	movs	r6, #0
 8005106:	4637      	mov	r7, r6
 8005108:	e7e1      	b.n	80050ce <_dtoa_r+0x93e>
 800510a:	9700      	str	r7, [sp, #0]
 800510c:	4637      	mov	r7, r6
 800510e:	e599      	b.n	8004c44 <_dtoa_r+0x4b4>
 8005110:	40240000 	.word	0x40240000
 8005114:	9b08      	ldr	r3, [sp, #32]
 8005116:	2b00      	cmp	r3, #0
 8005118:	f000 80ca 	beq.w	80052b0 <_dtoa_r+0xb20>
 800511c:	9b03      	ldr	r3, [sp, #12]
 800511e:	9302      	str	r3, [sp, #8]
 8005120:	2d00      	cmp	r5, #0
 8005122:	dd05      	ble.n	8005130 <_dtoa_r+0x9a0>
 8005124:	4639      	mov	r1, r7
 8005126:	462a      	mov	r2, r5
 8005128:	4620      	mov	r0, r4
 800512a:	f000 fb4b 	bl	80057c4 <__lshift>
 800512e:	4607      	mov	r7, r0
 8005130:	f1b8 0f00 	cmp.w	r8, #0
 8005134:	d05b      	beq.n	80051ee <_dtoa_r+0xa5e>
 8005136:	6879      	ldr	r1, [r7, #4]
 8005138:	4620      	mov	r0, r4
 800513a:	f000 f931 	bl	80053a0 <_Balloc>
 800513e:	4605      	mov	r5, r0
 8005140:	b928      	cbnz	r0, 800514e <_dtoa_r+0x9be>
 8005142:	4b87      	ldr	r3, [pc, #540]	; (8005360 <_dtoa_r+0xbd0>)
 8005144:	4602      	mov	r2, r0
 8005146:	f240 21ea 	movw	r1, #746	; 0x2ea
 800514a:	f7ff bb3b 	b.w	80047c4 <_dtoa_r+0x34>
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	3202      	adds	r2, #2
 8005152:	0092      	lsls	r2, r2, #2
 8005154:	f107 010c 	add.w	r1, r7, #12
 8005158:	300c      	adds	r0, #12
 800515a:	f000 f913 	bl	8005384 <memcpy>
 800515e:	2201      	movs	r2, #1
 8005160:	4629      	mov	r1, r5
 8005162:	4620      	mov	r0, r4
 8005164:	f000 fb2e 	bl	80057c4 <__lshift>
 8005168:	9b01      	ldr	r3, [sp, #4]
 800516a:	f103 0901 	add.w	r9, r3, #1
 800516e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005172:	4413      	add	r3, r2
 8005174:	9305      	str	r3, [sp, #20]
 8005176:	f00a 0301 	and.w	r3, sl, #1
 800517a:	46b8      	mov	r8, r7
 800517c:	9304      	str	r3, [sp, #16]
 800517e:	4607      	mov	r7, r0
 8005180:	4631      	mov	r1, r6
 8005182:	ee18 0a10 	vmov	r0, s16
 8005186:	f7ff fa77 	bl	8004678 <quorem>
 800518a:	4641      	mov	r1, r8
 800518c:	9002      	str	r0, [sp, #8]
 800518e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005192:	ee18 0a10 	vmov	r0, s16
 8005196:	f000 fb85 	bl	80058a4 <__mcmp>
 800519a:	463a      	mov	r2, r7
 800519c:	9003      	str	r0, [sp, #12]
 800519e:	4631      	mov	r1, r6
 80051a0:	4620      	mov	r0, r4
 80051a2:	f000 fb9b 	bl	80058dc <__mdiff>
 80051a6:	68c2      	ldr	r2, [r0, #12]
 80051a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80051ac:	4605      	mov	r5, r0
 80051ae:	bb02      	cbnz	r2, 80051f2 <_dtoa_r+0xa62>
 80051b0:	4601      	mov	r1, r0
 80051b2:	ee18 0a10 	vmov	r0, s16
 80051b6:	f000 fb75 	bl	80058a4 <__mcmp>
 80051ba:	4602      	mov	r2, r0
 80051bc:	4629      	mov	r1, r5
 80051be:	4620      	mov	r0, r4
 80051c0:	9207      	str	r2, [sp, #28]
 80051c2:	f000 f92d 	bl	8005420 <_Bfree>
 80051c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80051ca:	ea43 0102 	orr.w	r1, r3, r2
 80051ce:	9b04      	ldr	r3, [sp, #16]
 80051d0:	430b      	orrs	r3, r1
 80051d2:	464d      	mov	r5, r9
 80051d4:	d10f      	bne.n	80051f6 <_dtoa_r+0xa66>
 80051d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80051da:	d02a      	beq.n	8005232 <_dtoa_r+0xaa2>
 80051dc:	9b03      	ldr	r3, [sp, #12]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	dd02      	ble.n	80051e8 <_dtoa_r+0xa58>
 80051e2:	9b02      	ldr	r3, [sp, #8]
 80051e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80051e8:	f88b a000 	strb.w	sl, [fp]
 80051ec:	e775      	b.n	80050da <_dtoa_r+0x94a>
 80051ee:	4638      	mov	r0, r7
 80051f0:	e7ba      	b.n	8005168 <_dtoa_r+0x9d8>
 80051f2:	2201      	movs	r2, #1
 80051f4:	e7e2      	b.n	80051bc <_dtoa_r+0xa2c>
 80051f6:	9b03      	ldr	r3, [sp, #12]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	db04      	blt.n	8005206 <_dtoa_r+0xa76>
 80051fc:	9906      	ldr	r1, [sp, #24]
 80051fe:	430b      	orrs	r3, r1
 8005200:	9904      	ldr	r1, [sp, #16]
 8005202:	430b      	orrs	r3, r1
 8005204:	d122      	bne.n	800524c <_dtoa_r+0xabc>
 8005206:	2a00      	cmp	r2, #0
 8005208:	ddee      	ble.n	80051e8 <_dtoa_r+0xa58>
 800520a:	ee18 1a10 	vmov	r1, s16
 800520e:	2201      	movs	r2, #1
 8005210:	4620      	mov	r0, r4
 8005212:	f000 fad7 	bl	80057c4 <__lshift>
 8005216:	4631      	mov	r1, r6
 8005218:	ee08 0a10 	vmov	s16, r0
 800521c:	f000 fb42 	bl	80058a4 <__mcmp>
 8005220:	2800      	cmp	r0, #0
 8005222:	dc03      	bgt.n	800522c <_dtoa_r+0xa9c>
 8005224:	d1e0      	bne.n	80051e8 <_dtoa_r+0xa58>
 8005226:	f01a 0f01 	tst.w	sl, #1
 800522a:	d0dd      	beq.n	80051e8 <_dtoa_r+0xa58>
 800522c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005230:	d1d7      	bne.n	80051e2 <_dtoa_r+0xa52>
 8005232:	2339      	movs	r3, #57	; 0x39
 8005234:	f88b 3000 	strb.w	r3, [fp]
 8005238:	462b      	mov	r3, r5
 800523a:	461d      	mov	r5, r3
 800523c:	3b01      	subs	r3, #1
 800523e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005242:	2a39      	cmp	r2, #57	; 0x39
 8005244:	d071      	beq.n	800532a <_dtoa_r+0xb9a>
 8005246:	3201      	adds	r2, #1
 8005248:	701a      	strb	r2, [r3, #0]
 800524a:	e746      	b.n	80050da <_dtoa_r+0x94a>
 800524c:	2a00      	cmp	r2, #0
 800524e:	dd07      	ble.n	8005260 <_dtoa_r+0xad0>
 8005250:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005254:	d0ed      	beq.n	8005232 <_dtoa_r+0xaa2>
 8005256:	f10a 0301 	add.w	r3, sl, #1
 800525a:	f88b 3000 	strb.w	r3, [fp]
 800525e:	e73c      	b.n	80050da <_dtoa_r+0x94a>
 8005260:	9b05      	ldr	r3, [sp, #20]
 8005262:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005266:	4599      	cmp	r9, r3
 8005268:	d047      	beq.n	80052fa <_dtoa_r+0xb6a>
 800526a:	ee18 1a10 	vmov	r1, s16
 800526e:	2300      	movs	r3, #0
 8005270:	220a      	movs	r2, #10
 8005272:	4620      	mov	r0, r4
 8005274:	f000 f8f6 	bl	8005464 <__multadd>
 8005278:	45b8      	cmp	r8, r7
 800527a:	ee08 0a10 	vmov	s16, r0
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	f04f 020a 	mov.w	r2, #10
 8005286:	4641      	mov	r1, r8
 8005288:	4620      	mov	r0, r4
 800528a:	d106      	bne.n	800529a <_dtoa_r+0xb0a>
 800528c:	f000 f8ea 	bl	8005464 <__multadd>
 8005290:	4680      	mov	r8, r0
 8005292:	4607      	mov	r7, r0
 8005294:	f109 0901 	add.w	r9, r9, #1
 8005298:	e772      	b.n	8005180 <_dtoa_r+0x9f0>
 800529a:	f000 f8e3 	bl	8005464 <__multadd>
 800529e:	4639      	mov	r1, r7
 80052a0:	4680      	mov	r8, r0
 80052a2:	2300      	movs	r3, #0
 80052a4:	220a      	movs	r2, #10
 80052a6:	4620      	mov	r0, r4
 80052a8:	f000 f8dc 	bl	8005464 <__multadd>
 80052ac:	4607      	mov	r7, r0
 80052ae:	e7f1      	b.n	8005294 <_dtoa_r+0xb04>
 80052b0:	9b03      	ldr	r3, [sp, #12]
 80052b2:	9302      	str	r3, [sp, #8]
 80052b4:	9d01      	ldr	r5, [sp, #4]
 80052b6:	ee18 0a10 	vmov	r0, s16
 80052ba:	4631      	mov	r1, r6
 80052bc:	f7ff f9dc 	bl	8004678 <quorem>
 80052c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80052c4:	9b01      	ldr	r3, [sp, #4]
 80052c6:	f805 ab01 	strb.w	sl, [r5], #1
 80052ca:	1aea      	subs	r2, r5, r3
 80052cc:	9b02      	ldr	r3, [sp, #8]
 80052ce:	4293      	cmp	r3, r2
 80052d0:	dd09      	ble.n	80052e6 <_dtoa_r+0xb56>
 80052d2:	ee18 1a10 	vmov	r1, s16
 80052d6:	2300      	movs	r3, #0
 80052d8:	220a      	movs	r2, #10
 80052da:	4620      	mov	r0, r4
 80052dc:	f000 f8c2 	bl	8005464 <__multadd>
 80052e0:	ee08 0a10 	vmov	s16, r0
 80052e4:	e7e7      	b.n	80052b6 <_dtoa_r+0xb26>
 80052e6:	9b02      	ldr	r3, [sp, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	bfc8      	it	gt
 80052ec:	461d      	movgt	r5, r3
 80052ee:	9b01      	ldr	r3, [sp, #4]
 80052f0:	bfd8      	it	le
 80052f2:	2501      	movle	r5, #1
 80052f4:	441d      	add	r5, r3
 80052f6:	f04f 0800 	mov.w	r8, #0
 80052fa:	ee18 1a10 	vmov	r1, s16
 80052fe:	2201      	movs	r2, #1
 8005300:	4620      	mov	r0, r4
 8005302:	f000 fa5f 	bl	80057c4 <__lshift>
 8005306:	4631      	mov	r1, r6
 8005308:	ee08 0a10 	vmov	s16, r0
 800530c:	f000 faca 	bl	80058a4 <__mcmp>
 8005310:	2800      	cmp	r0, #0
 8005312:	dc91      	bgt.n	8005238 <_dtoa_r+0xaa8>
 8005314:	d102      	bne.n	800531c <_dtoa_r+0xb8c>
 8005316:	f01a 0f01 	tst.w	sl, #1
 800531a:	d18d      	bne.n	8005238 <_dtoa_r+0xaa8>
 800531c:	462b      	mov	r3, r5
 800531e:	461d      	mov	r5, r3
 8005320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005324:	2a30      	cmp	r2, #48	; 0x30
 8005326:	d0fa      	beq.n	800531e <_dtoa_r+0xb8e>
 8005328:	e6d7      	b.n	80050da <_dtoa_r+0x94a>
 800532a:	9a01      	ldr	r2, [sp, #4]
 800532c:	429a      	cmp	r2, r3
 800532e:	d184      	bne.n	800523a <_dtoa_r+0xaaa>
 8005330:	9b00      	ldr	r3, [sp, #0]
 8005332:	3301      	adds	r3, #1
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	2331      	movs	r3, #49	; 0x31
 8005338:	7013      	strb	r3, [r2, #0]
 800533a:	e6ce      	b.n	80050da <_dtoa_r+0x94a>
 800533c:	4b09      	ldr	r3, [pc, #36]	; (8005364 <_dtoa_r+0xbd4>)
 800533e:	f7ff ba95 	b.w	800486c <_dtoa_r+0xdc>
 8005342:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005344:	2b00      	cmp	r3, #0
 8005346:	f47f aa6e 	bne.w	8004826 <_dtoa_r+0x96>
 800534a:	4b07      	ldr	r3, [pc, #28]	; (8005368 <_dtoa_r+0xbd8>)
 800534c:	f7ff ba8e 	b.w	800486c <_dtoa_r+0xdc>
 8005350:	9b02      	ldr	r3, [sp, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	dcae      	bgt.n	80052b4 <_dtoa_r+0xb24>
 8005356:	9b06      	ldr	r3, [sp, #24]
 8005358:	2b02      	cmp	r3, #2
 800535a:	f73f aea8 	bgt.w	80050ae <_dtoa_r+0x91e>
 800535e:	e7a9      	b.n	80052b4 <_dtoa_r+0xb24>
 8005360:	080068df 	.word	0x080068df
 8005364:	0800683c 	.word	0x0800683c
 8005368:	08006860 	.word	0x08006860

0800536c <_localeconv_r>:
 800536c:	4800      	ldr	r0, [pc, #0]	; (8005370 <_localeconv_r+0x4>)
 800536e:	4770      	bx	lr
 8005370:	20000160 	.word	0x20000160

08005374 <malloc>:
 8005374:	4b02      	ldr	r3, [pc, #8]	; (8005380 <malloc+0xc>)
 8005376:	4601      	mov	r1, r0
 8005378:	6818      	ldr	r0, [r3, #0]
 800537a:	f000 bc17 	b.w	8005bac <_malloc_r>
 800537e:	bf00      	nop
 8005380:	2000000c 	.word	0x2000000c

08005384 <memcpy>:
 8005384:	440a      	add	r2, r1
 8005386:	4291      	cmp	r1, r2
 8005388:	f100 33ff 	add.w	r3, r0, #4294967295
 800538c:	d100      	bne.n	8005390 <memcpy+0xc>
 800538e:	4770      	bx	lr
 8005390:	b510      	push	{r4, lr}
 8005392:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005396:	f803 4f01 	strb.w	r4, [r3, #1]!
 800539a:	4291      	cmp	r1, r2
 800539c:	d1f9      	bne.n	8005392 <memcpy+0xe>
 800539e:	bd10      	pop	{r4, pc}

080053a0 <_Balloc>:
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80053a4:	4604      	mov	r4, r0
 80053a6:	460d      	mov	r5, r1
 80053a8:	b976      	cbnz	r6, 80053c8 <_Balloc+0x28>
 80053aa:	2010      	movs	r0, #16
 80053ac:	f7ff ffe2 	bl	8005374 <malloc>
 80053b0:	4602      	mov	r2, r0
 80053b2:	6260      	str	r0, [r4, #36]	; 0x24
 80053b4:	b920      	cbnz	r0, 80053c0 <_Balloc+0x20>
 80053b6:	4b18      	ldr	r3, [pc, #96]	; (8005418 <_Balloc+0x78>)
 80053b8:	4818      	ldr	r0, [pc, #96]	; (800541c <_Balloc+0x7c>)
 80053ba:	2166      	movs	r1, #102	; 0x66
 80053bc:	f000 fc7a 	bl	8005cb4 <__assert_func>
 80053c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053c4:	6006      	str	r6, [r0, #0]
 80053c6:	60c6      	str	r6, [r0, #12]
 80053c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80053ca:	68f3      	ldr	r3, [r6, #12]
 80053cc:	b183      	cbz	r3, 80053f0 <_Balloc+0x50>
 80053ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053d6:	b9b8      	cbnz	r0, 8005408 <_Balloc+0x68>
 80053d8:	2101      	movs	r1, #1
 80053da:	fa01 f605 	lsl.w	r6, r1, r5
 80053de:	1d72      	adds	r2, r6, #5
 80053e0:	0092      	lsls	r2, r2, #2
 80053e2:	4620      	mov	r0, r4
 80053e4:	f000 fb60 	bl	8005aa8 <_calloc_r>
 80053e8:	b160      	cbz	r0, 8005404 <_Balloc+0x64>
 80053ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053ee:	e00e      	b.n	800540e <_Balloc+0x6e>
 80053f0:	2221      	movs	r2, #33	; 0x21
 80053f2:	2104      	movs	r1, #4
 80053f4:	4620      	mov	r0, r4
 80053f6:	f000 fb57 	bl	8005aa8 <_calloc_r>
 80053fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053fc:	60f0      	str	r0, [r6, #12]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e4      	bne.n	80053ce <_Balloc+0x2e>
 8005404:	2000      	movs	r0, #0
 8005406:	bd70      	pop	{r4, r5, r6, pc}
 8005408:	6802      	ldr	r2, [r0, #0]
 800540a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800540e:	2300      	movs	r3, #0
 8005410:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005414:	e7f7      	b.n	8005406 <_Balloc+0x66>
 8005416:	bf00      	nop
 8005418:	0800686d 	.word	0x0800686d
 800541c:	080068f0 	.word	0x080068f0

08005420 <_Bfree>:
 8005420:	b570      	push	{r4, r5, r6, lr}
 8005422:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005424:	4605      	mov	r5, r0
 8005426:	460c      	mov	r4, r1
 8005428:	b976      	cbnz	r6, 8005448 <_Bfree+0x28>
 800542a:	2010      	movs	r0, #16
 800542c:	f7ff ffa2 	bl	8005374 <malloc>
 8005430:	4602      	mov	r2, r0
 8005432:	6268      	str	r0, [r5, #36]	; 0x24
 8005434:	b920      	cbnz	r0, 8005440 <_Bfree+0x20>
 8005436:	4b09      	ldr	r3, [pc, #36]	; (800545c <_Bfree+0x3c>)
 8005438:	4809      	ldr	r0, [pc, #36]	; (8005460 <_Bfree+0x40>)
 800543a:	218a      	movs	r1, #138	; 0x8a
 800543c:	f000 fc3a 	bl	8005cb4 <__assert_func>
 8005440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005444:	6006      	str	r6, [r0, #0]
 8005446:	60c6      	str	r6, [r0, #12]
 8005448:	b13c      	cbz	r4, 800545a <_Bfree+0x3a>
 800544a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800544c:	6862      	ldr	r2, [r4, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005454:	6021      	str	r1, [r4, #0]
 8005456:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800545a:	bd70      	pop	{r4, r5, r6, pc}
 800545c:	0800686d 	.word	0x0800686d
 8005460:	080068f0 	.word	0x080068f0

08005464 <__multadd>:
 8005464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005468:	690d      	ldr	r5, [r1, #16]
 800546a:	4607      	mov	r7, r0
 800546c:	460c      	mov	r4, r1
 800546e:	461e      	mov	r6, r3
 8005470:	f101 0c14 	add.w	ip, r1, #20
 8005474:	2000      	movs	r0, #0
 8005476:	f8dc 3000 	ldr.w	r3, [ip]
 800547a:	b299      	uxth	r1, r3
 800547c:	fb02 6101 	mla	r1, r2, r1, r6
 8005480:	0c1e      	lsrs	r6, r3, #16
 8005482:	0c0b      	lsrs	r3, r1, #16
 8005484:	fb02 3306 	mla	r3, r2, r6, r3
 8005488:	b289      	uxth	r1, r1
 800548a:	3001      	adds	r0, #1
 800548c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005490:	4285      	cmp	r5, r0
 8005492:	f84c 1b04 	str.w	r1, [ip], #4
 8005496:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800549a:	dcec      	bgt.n	8005476 <__multadd+0x12>
 800549c:	b30e      	cbz	r6, 80054e2 <__multadd+0x7e>
 800549e:	68a3      	ldr	r3, [r4, #8]
 80054a0:	42ab      	cmp	r3, r5
 80054a2:	dc19      	bgt.n	80054d8 <__multadd+0x74>
 80054a4:	6861      	ldr	r1, [r4, #4]
 80054a6:	4638      	mov	r0, r7
 80054a8:	3101      	adds	r1, #1
 80054aa:	f7ff ff79 	bl	80053a0 <_Balloc>
 80054ae:	4680      	mov	r8, r0
 80054b0:	b928      	cbnz	r0, 80054be <__multadd+0x5a>
 80054b2:	4602      	mov	r2, r0
 80054b4:	4b0c      	ldr	r3, [pc, #48]	; (80054e8 <__multadd+0x84>)
 80054b6:	480d      	ldr	r0, [pc, #52]	; (80054ec <__multadd+0x88>)
 80054b8:	21b5      	movs	r1, #181	; 0xb5
 80054ba:	f000 fbfb 	bl	8005cb4 <__assert_func>
 80054be:	6922      	ldr	r2, [r4, #16]
 80054c0:	3202      	adds	r2, #2
 80054c2:	f104 010c 	add.w	r1, r4, #12
 80054c6:	0092      	lsls	r2, r2, #2
 80054c8:	300c      	adds	r0, #12
 80054ca:	f7ff ff5b 	bl	8005384 <memcpy>
 80054ce:	4621      	mov	r1, r4
 80054d0:	4638      	mov	r0, r7
 80054d2:	f7ff ffa5 	bl	8005420 <_Bfree>
 80054d6:	4644      	mov	r4, r8
 80054d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80054dc:	3501      	adds	r5, #1
 80054de:	615e      	str	r6, [r3, #20]
 80054e0:	6125      	str	r5, [r4, #16]
 80054e2:	4620      	mov	r0, r4
 80054e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054e8:	080068df 	.word	0x080068df
 80054ec:	080068f0 	.word	0x080068f0

080054f0 <__hi0bits>:
 80054f0:	0c03      	lsrs	r3, r0, #16
 80054f2:	041b      	lsls	r3, r3, #16
 80054f4:	b9d3      	cbnz	r3, 800552c <__hi0bits+0x3c>
 80054f6:	0400      	lsls	r0, r0, #16
 80054f8:	2310      	movs	r3, #16
 80054fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80054fe:	bf04      	itt	eq
 8005500:	0200      	lsleq	r0, r0, #8
 8005502:	3308      	addeq	r3, #8
 8005504:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005508:	bf04      	itt	eq
 800550a:	0100      	lsleq	r0, r0, #4
 800550c:	3304      	addeq	r3, #4
 800550e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005512:	bf04      	itt	eq
 8005514:	0080      	lsleq	r0, r0, #2
 8005516:	3302      	addeq	r3, #2
 8005518:	2800      	cmp	r0, #0
 800551a:	db05      	blt.n	8005528 <__hi0bits+0x38>
 800551c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005520:	f103 0301 	add.w	r3, r3, #1
 8005524:	bf08      	it	eq
 8005526:	2320      	moveq	r3, #32
 8005528:	4618      	mov	r0, r3
 800552a:	4770      	bx	lr
 800552c:	2300      	movs	r3, #0
 800552e:	e7e4      	b.n	80054fa <__hi0bits+0xa>

08005530 <__lo0bits>:
 8005530:	6803      	ldr	r3, [r0, #0]
 8005532:	f013 0207 	ands.w	r2, r3, #7
 8005536:	4601      	mov	r1, r0
 8005538:	d00b      	beq.n	8005552 <__lo0bits+0x22>
 800553a:	07da      	lsls	r2, r3, #31
 800553c:	d423      	bmi.n	8005586 <__lo0bits+0x56>
 800553e:	0798      	lsls	r0, r3, #30
 8005540:	bf49      	itett	mi
 8005542:	085b      	lsrmi	r3, r3, #1
 8005544:	089b      	lsrpl	r3, r3, #2
 8005546:	2001      	movmi	r0, #1
 8005548:	600b      	strmi	r3, [r1, #0]
 800554a:	bf5c      	itt	pl
 800554c:	600b      	strpl	r3, [r1, #0]
 800554e:	2002      	movpl	r0, #2
 8005550:	4770      	bx	lr
 8005552:	b298      	uxth	r0, r3
 8005554:	b9a8      	cbnz	r0, 8005582 <__lo0bits+0x52>
 8005556:	0c1b      	lsrs	r3, r3, #16
 8005558:	2010      	movs	r0, #16
 800555a:	b2da      	uxtb	r2, r3
 800555c:	b90a      	cbnz	r2, 8005562 <__lo0bits+0x32>
 800555e:	3008      	adds	r0, #8
 8005560:	0a1b      	lsrs	r3, r3, #8
 8005562:	071a      	lsls	r2, r3, #28
 8005564:	bf04      	itt	eq
 8005566:	091b      	lsreq	r3, r3, #4
 8005568:	3004      	addeq	r0, #4
 800556a:	079a      	lsls	r2, r3, #30
 800556c:	bf04      	itt	eq
 800556e:	089b      	lsreq	r3, r3, #2
 8005570:	3002      	addeq	r0, #2
 8005572:	07da      	lsls	r2, r3, #31
 8005574:	d403      	bmi.n	800557e <__lo0bits+0x4e>
 8005576:	085b      	lsrs	r3, r3, #1
 8005578:	f100 0001 	add.w	r0, r0, #1
 800557c:	d005      	beq.n	800558a <__lo0bits+0x5a>
 800557e:	600b      	str	r3, [r1, #0]
 8005580:	4770      	bx	lr
 8005582:	4610      	mov	r0, r2
 8005584:	e7e9      	b.n	800555a <__lo0bits+0x2a>
 8005586:	2000      	movs	r0, #0
 8005588:	4770      	bx	lr
 800558a:	2020      	movs	r0, #32
 800558c:	4770      	bx	lr
	...

08005590 <__i2b>:
 8005590:	b510      	push	{r4, lr}
 8005592:	460c      	mov	r4, r1
 8005594:	2101      	movs	r1, #1
 8005596:	f7ff ff03 	bl	80053a0 <_Balloc>
 800559a:	4602      	mov	r2, r0
 800559c:	b928      	cbnz	r0, 80055aa <__i2b+0x1a>
 800559e:	4b05      	ldr	r3, [pc, #20]	; (80055b4 <__i2b+0x24>)
 80055a0:	4805      	ldr	r0, [pc, #20]	; (80055b8 <__i2b+0x28>)
 80055a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80055a6:	f000 fb85 	bl	8005cb4 <__assert_func>
 80055aa:	2301      	movs	r3, #1
 80055ac:	6144      	str	r4, [r0, #20]
 80055ae:	6103      	str	r3, [r0, #16]
 80055b0:	bd10      	pop	{r4, pc}
 80055b2:	bf00      	nop
 80055b4:	080068df 	.word	0x080068df
 80055b8:	080068f0 	.word	0x080068f0

080055bc <__multiply>:
 80055bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c0:	4691      	mov	r9, r2
 80055c2:	690a      	ldr	r2, [r1, #16]
 80055c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	bfb8      	it	lt
 80055cc:	460b      	movlt	r3, r1
 80055ce:	460c      	mov	r4, r1
 80055d0:	bfbc      	itt	lt
 80055d2:	464c      	movlt	r4, r9
 80055d4:	4699      	movlt	r9, r3
 80055d6:	6927      	ldr	r7, [r4, #16]
 80055d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80055dc:	68a3      	ldr	r3, [r4, #8]
 80055de:	6861      	ldr	r1, [r4, #4]
 80055e0:	eb07 060a 	add.w	r6, r7, sl
 80055e4:	42b3      	cmp	r3, r6
 80055e6:	b085      	sub	sp, #20
 80055e8:	bfb8      	it	lt
 80055ea:	3101      	addlt	r1, #1
 80055ec:	f7ff fed8 	bl	80053a0 <_Balloc>
 80055f0:	b930      	cbnz	r0, 8005600 <__multiply+0x44>
 80055f2:	4602      	mov	r2, r0
 80055f4:	4b44      	ldr	r3, [pc, #272]	; (8005708 <__multiply+0x14c>)
 80055f6:	4845      	ldr	r0, [pc, #276]	; (800570c <__multiply+0x150>)
 80055f8:	f240 115d 	movw	r1, #349	; 0x15d
 80055fc:	f000 fb5a 	bl	8005cb4 <__assert_func>
 8005600:	f100 0514 	add.w	r5, r0, #20
 8005604:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005608:	462b      	mov	r3, r5
 800560a:	2200      	movs	r2, #0
 800560c:	4543      	cmp	r3, r8
 800560e:	d321      	bcc.n	8005654 <__multiply+0x98>
 8005610:	f104 0314 	add.w	r3, r4, #20
 8005614:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005618:	f109 0314 	add.w	r3, r9, #20
 800561c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005620:	9202      	str	r2, [sp, #8]
 8005622:	1b3a      	subs	r2, r7, r4
 8005624:	3a15      	subs	r2, #21
 8005626:	f022 0203 	bic.w	r2, r2, #3
 800562a:	3204      	adds	r2, #4
 800562c:	f104 0115 	add.w	r1, r4, #21
 8005630:	428f      	cmp	r7, r1
 8005632:	bf38      	it	cc
 8005634:	2204      	movcc	r2, #4
 8005636:	9201      	str	r2, [sp, #4]
 8005638:	9a02      	ldr	r2, [sp, #8]
 800563a:	9303      	str	r3, [sp, #12]
 800563c:	429a      	cmp	r2, r3
 800563e:	d80c      	bhi.n	800565a <__multiply+0x9e>
 8005640:	2e00      	cmp	r6, #0
 8005642:	dd03      	ble.n	800564c <__multiply+0x90>
 8005644:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005648:	2b00      	cmp	r3, #0
 800564a:	d05a      	beq.n	8005702 <__multiply+0x146>
 800564c:	6106      	str	r6, [r0, #16]
 800564e:	b005      	add	sp, #20
 8005650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005654:	f843 2b04 	str.w	r2, [r3], #4
 8005658:	e7d8      	b.n	800560c <__multiply+0x50>
 800565a:	f8b3 a000 	ldrh.w	sl, [r3]
 800565e:	f1ba 0f00 	cmp.w	sl, #0
 8005662:	d024      	beq.n	80056ae <__multiply+0xf2>
 8005664:	f104 0e14 	add.w	lr, r4, #20
 8005668:	46a9      	mov	r9, r5
 800566a:	f04f 0c00 	mov.w	ip, #0
 800566e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005672:	f8d9 1000 	ldr.w	r1, [r9]
 8005676:	fa1f fb82 	uxth.w	fp, r2
 800567a:	b289      	uxth	r1, r1
 800567c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005680:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005684:	f8d9 2000 	ldr.w	r2, [r9]
 8005688:	4461      	add	r1, ip
 800568a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800568e:	fb0a c20b 	mla	r2, sl, fp, ip
 8005692:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005696:	b289      	uxth	r1, r1
 8005698:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800569c:	4577      	cmp	r7, lr
 800569e:	f849 1b04 	str.w	r1, [r9], #4
 80056a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80056a6:	d8e2      	bhi.n	800566e <__multiply+0xb2>
 80056a8:	9a01      	ldr	r2, [sp, #4]
 80056aa:	f845 c002 	str.w	ip, [r5, r2]
 80056ae:	9a03      	ldr	r2, [sp, #12]
 80056b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80056b4:	3304      	adds	r3, #4
 80056b6:	f1b9 0f00 	cmp.w	r9, #0
 80056ba:	d020      	beq.n	80056fe <__multiply+0x142>
 80056bc:	6829      	ldr	r1, [r5, #0]
 80056be:	f104 0c14 	add.w	ip, r4, #20
 80056c2:	46ae      	mov	lr, r5
 80056c4:	f04f 0a00 	mov.w	sl, #0
 80056c8:	f8bc b000 	ldrh.w	fp, [ip]
 80056cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80056d0:	fb09 220b 	mla	r2, r9, fp, r2
 80056d4:	4492      	add	sl, r2
 80056d6:	b289      	uxth	r1, r1
 80056d8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80056dc:	f84e 1b04 	str.w	r1, [lr], #4
 80056e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80056e4:	f8be 1000 	ldrh.w	r1, [lr]
 80056e8:	0c12      	lsrs	r2, r2, #16
 80056ea:	fb09 1102 	mla	r1, r9, r2, r1
 80056ee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80056f2:	4567      	cmp	r7, ip
 80056f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80056f8:	d8e6      	bhi.n	80056c8 <__multiply+0x10c>
 80056fa:	9a01      	ldr	r2, [sp, #4]
 80056fc:	50a9      	str	r1, [r5, r2]
 80056fe:	3504      	adds	r5, #4
 8005700:	e79a      	b.n	8005638 <__multiply+0x7c>
 8005702:	3e01      	subs	r6, #1
 8005704:	e79c      	b.n	8005640 <__multiply+0x84>
 8005706:	bf00      	nop
 8005708:	080068df 	.word	0x080068df
 800570c:	080068f0 	.word	0x080068f0

08005710 <__pow5mult>:
 8005710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005714:	4615      	mov	r5, r2
 8005716:	f012 0203 	ands.w	r2, r2, #3
 800571a:	4606      	mov	r6, r0
 800571c:	460f      	mov	r7, r1
 800571e:	d007      	beq.n	8005730 <__pow5mult+0x20>
 8005720:	4c25      	ldr	r4, [pc, #148]	; (80057b8 <__pow5mult+0xa8>)
 8005722:	3a01      	subs	r2, #1
 8005724:	2300      	movs	r3, #0
 8005726:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800572a:	f7ff fe9b 	bl	8005464 <__multadd>
 800572e:	4607      	mov	r7, r0
 8005730:	10ad      	asrs	r5, r5, #2
 8005732:	d03d      	beq.n	80057b0 <__pow5mult+0xa0>
 8005734:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005736:	b97c      	cbnz	r4, 8005758 <__pow5mult+0x48>
 8005738:	2010      	movs	r0, #16
 800573a:	f7ff fe1b 	bl	8005374 <malloc>
 800573e:	4602      	mov	r2, r0
 8005740:	6270      	str	r0, [r6, #36]	; 0x24
 8005742:	b928      	cbnz	r0, 8005750 <__pow5mult+0x40>
 8005744:	4b1d      	ldr	r3, [pc, #116]	; (80057bc <__pow5mult+0xac>)
 8005746:	481e      	ldr	r0, [pc, #120]	; (80057c0 <__pow5mult+0xb0>)
 8005748:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800574c:	f000 fab2 	bl	8005cb4 <__assert_func>
 8005750:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005754:	6004      	str	r4, [r0, #0]
 8005756:	60c4      	str	r4, [r0, #12]
 8005758:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800575c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005760:	b94c      	cbnz	r4, 8005776 <__pow5mult+0x66>
 8005762:	f240 2171 	movw	r1, #625	; 0x271
 8005766:	4630      	mov	r0, r6
 8005768:	f7ff ff12 	bl	8005590 <__i2b>
 800576c:	2300      	movs	r3, #0
 800576e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005772:	4604      	mov	r4, r0
 8005774:	6003      	str	r3, [r0, #0]
 8005776:	f04f 0900 	mov.w	r9, #0
 800577a:	07eb      	lsls	r3, r5, #31
 800577c:	d50a      	bpl.n	8005794 <__pow5mult+0x84>
 800577e:	4639      	mov	r1, r7
 8005780:	4622      	mov	r2, r4
 8005782:	4630      	mov	r0, r6
 8005784:	f7ff ff1a 	bl	80055bc <__multiply>
 8005788:	4639      	mov	r1, r7
 800578a:	4680      	mov	r8, r0
 800578c:	4630      	mov	r0, r6
 800578e:	f7ff fe47 	bl	8005420 <_Bfree>
 8005792:	4647      	mov	r7, r8
 8005794:	106d      	asrs	r5, r5, #1
 8005796:	d00b      	beq.n	80057b0 <__pow5mult+0xa0>
 8005798:	6820      	ldr	r0, [r4, #0]
 800579a:	b938      	cbnz	r0, 80057ac <__pow5mult+0x9c>
 800579c:	4622      	mov	r2, r4
 800579e:	4621      	mov	r1, r4
 80057a0:	4630      	mov	r0, r6
 80057a2:	f7ff ff0b 	bl	80055bc <__multiply>
 80057a6:	6020      	str	r0, [r4, #0]
 80057a8:	f8c0 9000 	str.w	r9, [r0]
 80057ac:	4604      	mov	r4, r0
 80057ae:	e7e4      	b.n	800577a <__pow5mult+0x6a>
 80057b0:	4638      	mov	r0, r7
 80057b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057b6:	bf00      	nop
 80057b8:	08006a40 	.word	0x08006a40
 80057bc:	0800686d 	.word	0x0800686d
 80057c0:	080068f0 	.word	0x080068f0

080057c4 <__lshift>:
 80057c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057c8:	460c      	mov	r4, r1
 80057ca:	6849      	ldr	r1, [r1, #4]
 80057cc:	6923      	ldr	r3, [r4, #16]
 80057ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057d2:	68a3      	ldr	r3, [r4, #8]
 80057d4:	4607      	mov	r7, r0
 80057d6:	4691      	mov	r9, r2
 80057d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057dc:	f108 0601 	add.w	r6, r8, #1
 80057e0:	42b3      	cmp	r3, r6
 80057e2:	db0b      	blt.n	80057fc <__lshift+0x38>
 80057e4:	4638      	mov	r0, r7
 80057e6:	f7ff fddb 	bl	80053a0 <_Balloc>
 80057ea:	4605      	mov	r5, r0
 80057ec:	b948      	cbnz	r0, 8005802 <__lshift+0x3e>
 80057ee:	4602      	mov	r2, r0
 80057f0:	4b2a      	ldr	r3, [pc, #168]	; (800589c <__lshift+0xd8>)
 80057f2:	482b      	ldr	r0, [pc, #172]	; (80058a0 <__lshift+0xdc>)
 80057f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80057f8:	f000 fa5c 	bl	8005cb4 <__assert_func>
 80057fc:	3101      	adds	r1, #1
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	e7ee      	b.n	80057e0 <__lshift+0x1c>
 8005802:	2300      	movs	r3, #0
 8005804:	f100 0114 	add.w	r1, r0, #20
 8005808:	f100 0210 	add.w	r2, r0, #16
 800580c:	4618      	mov	r0, r3
 800580e:	4553      	cmp	r3, sl
 8005810:	db37      	blt.n	8005882 <__lshift+0xbe>
 8005812:	6920      	ldr	r0, [r4, #16]
 8005814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005818:	f104 0314 	add.w	r3, r4, #20
 800581c:	f019 091f 	ands.w	r9, r9, #31
 8005820:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005824:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005828:	d02f      	beq.n	800588a <__lshift+0xc6>
 800582a:	f1c9 0e20 	rsb	lr, r9, #32
 800582e:	468a      	mov	sl, r1
 8005830:	f04f 0c00 	mov.w	ip, #0
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	fa02 f209 	lsl.w	r2, r2, r9
 800583a:	ea42 020c 	orr.w	r2, r2, ip
 800583e:	f84a 2b04 	str.w	r2, [sl], #4
 8005842:	f853 2b04 	ldr.w	r2, [r3], #4
 8005846:	4298      	cmp	r0, r3
 8005848:	fa22 fc0e 	lsr.w	ip, r2, lr
 800584c:	d8f2      	bhi.n	8005834 <__lshift+0x70>
 800584e:	1b03      	subs	r3, r0, r4
 8005850:	3b15      	subs	r3, #21
 8005852:	f023 0303 	bic.w	r3, r3, #3
 8005856:	3304      	adds	r3, #4
 8005858:	f104 0215 	add.w	r2, r4, #21
 800585c:	4290      	cmp	r0, r2
 800585e:	bf38      	it	cc
 8005860:	2304      	movcc	r3, #4
 8005862:	f841 c003 	str.w	ip, [r1, r3]
 8005866:	f1bc 0f00 	cmp.w	ip, #0
 800586a:	d001      	beq.n	8005870 <__lshift+0xac>
 800586c:	f108 0602 	add.w	r6, r8, #2
 8005870:	3e01      	subs	r6, #1
 8005872:	4638      	mov	r0, r7
 8005874:	612e      	str	r6, [r5, #16]
 8005876:	4621      	mov	r1, r4
 8005878:	f7ff fdd2 	bl	8005420 <_Bfree>
 800587c:	4628      	mov	r0, r5
 800587e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005882:	f842 0f04 	str.w	r0, [r2, #4]!
 8005886:	3301      	adds	r3, #1
 8005888:	e7c1      	b.n	800580e <__lshift+0x4a>
 800588a:	3904      	subs	r1, #4
 800588c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005890:	f841 2f04 	str.w	r2, [r1, #4]!
 8005894:	4298      	cmp	r0, r3
 8005896:	d8f9      	bhi.n	800588c <__lshift+0xc8>
 8005898:	e7ea      	b.n	8005870 <__lshift+0xac>
 800589a:	bf00      	nop
 800589c:	080068df 	.word	0x080068df
 80058a0:	080068f0 	.word	0x080068f0

080058a4 <__mcmp>:
 80058a4:	b530      	push	{r4, r5, lr}
 80058a6:	6902      	ldr	r2, [r0, #16]
 80058a8:	690c      	ldr	r4, [r1, #16]
 80058aa:	1b12      	subs	r2, r2, r4
 80058ac:	d10e      	bne.n	80058cc <__mcmp+0x28>
 80058ae:	f100 0314 	add.w	r3, r0, #20
 80058b2:	3114      	adds	r1, #20
 80058b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80058b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80058bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80058c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80058c4:	42a5      	cmp	r5, r4
 80058c6:	d003      	beq.n	80058d0 <__mcmp+0x2c>
 80058c8:	d305      	bcc.n	80058d6 <__mcmp+0x32>
 80058ca:	2201      	movs	r2, #1
 80058cc:	4610      	mov	r0, r2
 80058ce:	bd30      	pop	{r4, r5, pc}
 80058d0:	4283      	cmp	r3, r0
 80058d2:	d3f3      	bcc.n	80058bc <__mcmp+0x18>
 80058d4:	e7fa      	b.n	80058cc <__mcmp+0x28>
 80058d6:	f04f 32ff 	mov.w	r2, #4294967295
 80058da:	e7f7      	b.n	80058cc <__mcmp+0x28>

080058dc <__mdiff>:
 80058dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e0:	460c      	mov	r4, r1
 80058e2:	4606      	mov	r6, r0
 80058e4:	4611      	mov	r1, r2
 80058e6:	4620      	mov	r0, r4
 80058e8:	4690      	mov	r8, r2
 80058ea:	f7ff ffdb 	bl	80058a4 <__mcmp>
 80058ee:	1e05      	subs	r5, r0, #0
 80058f0:	d110      	bne.n	8005914 <__mdiff+0x38>
 80058f2:	4629      	mov	r1, r5
 80058f4:	4630      	mov	r0, r6
 80058f6:	f7ff fd53 	bl	80053a0 <_Balloc>
 80058fa:	b930      	cbnz	r0, 800590a <__mdiff+0x2e>
 80058fc:	4b3a      	ldr	r3, [pc, #232]	; (80059e8 <__mdiff+0x10c>)
 80058fe:	4602      	mov	r2, r0
 8005900:	f240 2132 	movw	r1, #562	; 0x232
 8005904:	4839      	ldr	r0, [pc, #228]	; (80059ec <__mdiff+0x110>)
 8005906:	f000 f9d5 	bl	8005cb4 <__assert_func>
 800590a:	2301      	movs	r3, #1
 800590c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005910:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005914:	bfa4      	itt	ge
 8005916:	4643      	movge	r3, r8
 8005918:	46a0      	movge	r8, r4
 800591a:	4630      	mov	r0, r6
 800591c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005920:	bfa6      	itte	ge
 8005922:	461c      	movge	r4, r3
 8005924:	2500      	movge	r5, #0
 8005926:	2501      	movlt	r5, #1
 8005928:	f7ff fd3a 	bl	80053a0 <_Balloc>
 800592c:	b920      	cbnz	r0, 8005938 <__mdiff+0x5c>
 800592e:	4b2e      	ldr	r3, [pc, #184]	; (80059e8 <__mdiff+0x10c>)
 8005930:	4602      	mov	r2, r0
 8005932:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005936:	e7e5      	b.n	8005904 <__mdiff+0x28>
 8005938:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800593c:	6926      	ldr	r6, [r4, #16]
 800593e:	60c5      	str	r5, [r0, #12]
 8005940:	f104 0914 	add.w	r9, r4, #20
 8005944:	f108 0514 	add.w	r5, r8, #20
 8005948:	f100 0e14 	add.w	lr, r0, #20
 800594c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005950:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005954:	f108 0210 	add.w	r2, r8, #16
 8005958:	46f2      	mov	sl, lr
 800595a:	2100      	movs	r1, #0
 800595c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005960:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005964:	fa1f f883 	uxth.w	r8, r3
 8005968:	fa11 f18b 	uxtah	r1, r1, fp
 800596c:	0c1b      	lsrs	r3, r3, #16
 800596e:	eba1 0808 	sub.w	r8, r1, r8
 8005972:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005976:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800597a:	fa1f f888 	uxth.w	r8, r8
 800597e:	1419      	asrs	r1, r3, #16
 8005980:	454e      	cmp	r6, r9
 8005982:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005986:	f84a 3b04 	str.w	r3, [sl], #4
 800598a:	d8e7      	bhi.n	800595c <__mdiff+0x80>
 800598c:	1b33      	subs	r3, r6, r4
 800598e:	3b15      	subs	r3, #21
 8005990:	f023 0303 	bic.w	r3, r3, #3
 8005994:	3304      	adds	r3, #4
 8005996:	3415      	adds	r4, #21
 8005998:	42a6      	cmp	r6, r4
 800599a:	bf38      	it	cc
 800599c:	2304      	movcc	r3, #4
 800599e:	441d      	add	r5, r3
 80059a0:	4473      	add	r3, lr
 80059a2:	469e      	mov	lr, r3
 80059a4:	462e      	mov	r6, r5
 80059a6:	4566      	cmp	r6, ip
 80059a8:	d30e      	bcc.n	80059c8 <__mdiff+0xec>
 80059aa:	f10c 0203 	add.w	r2, ip, #3
 80059ae:	1b52      	subs	r2, r2, r5
 80059b0:	f022 0203 	bic.w	r2, r2, #3
 80059b4:	3d03      	subs	r5, #3
 80059b6:	45ac      	cmp	ip, r5
 80059b8:	bf38      	it	cc
 80059ba:	2200      	movcc	r2, #0
 80059bc:	441a      	add	r2, r3
 80059be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80059c2:	b17b      	cbz	r3, 80059e4 <__mdiff+0x108>
 80059c4:	6107      	str	r7, [r0, #16]
 80059c6:	e7a3      	b.n	8005910 <__mdiff+0x34>
 80059c8:	f856 8b04 	ldr.w	r8, [r6], #4
 80059cc:	fa11 f288 	uxtah	r2, r1, r8
 80059d0:	1414      	asrs	r4, r2, #16
 80059d2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80059d6:	b292      	uxth	r2, r2
 80059d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80059dc:	f84e 2b04 	str.w	r2, [lr], #4
 80059e0:	1421      	asrs	r1, r4, #16
 80059e2:	e7e0      	b.n	80059a6 <__mdiff+0xca>
 80059e4:	3f01      	subs	r7, #1
 80059e6:	e7ea      	b.n	80059be <__mdiff+0xe2>
 80059e8:	080068df 	.word	0x080068df
 80059ec:	080068f0 	.word	0x080068f0

080059f0 <__d2b>:
 80059f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80059f4:	4689      	mov	r9, r1
 80059f6:	2101      	movs	r1, #1
 80059f8:	ec57 6b10 	vmov	r6, r7, d0
 80059fc:	4690      	mov	r8, r2
 80059fe:	f7ff fccf 	bl	80053a0 <_Balloc>
 8005a02:	4604      	mov	r4, r0
 8005a04:	b930      	cbnz	r0, 8005a14 <__d2b+0x24>
 8005a06:	4602      	mov	r2, r0
 8005a08:	4b25      	ldr	r3, [pc, #148]	; (8005aa0 <__d2b+0xb0>)
 8005a0a:	4826      	ldr	r0, [pc, #152]	; (8005aa4 <__d2b+0xb4>)
 8005a0c:	f240 310a 	movw	r1, #778	; 0x30a
 8005a10:	f000 f950 	bl	8005cb4 <__assert_func>
 8005a14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005a18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005a1c:	bb35      	cbnz	r5, 8005a6c <__d2b+0x7c>
 8005a1e:	2e00      	cmp	r6, #0
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	d028      	beq.n	8005a76 <__d2b+0x86>
 8005a24:	4668      	mov	r0, sp
 8005a26:	9600      	str	r6, [sp, #0]
 8005a28:	f7ff fd82 	bl	8005530 <__lo0bits>
 8005a2c:	9900      	ldr	r1, [sp, #0]
 8005a2e:	b300      	cbz	r0, 8005a72 <__d2b+0x82>
 8005a30:	9a01      	ldr	r2, [sp, #4]
 8005a32:	f1c0 0320 	rsb	r3, r0, #32
 8005a36:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3a:	430b      	orrs	r3, r1
 8005a3c:	40c2      	lsrs	r2, r0
 8005a3e:	6163      	str	r3, [r4, #20]
 8005a40:	9201      	str	r2, [sp, #4]
 8005a42:	9b01      	ldr	r3, [sp, #4]
 8005a44:	61a3      	str	r3, [r4, #24]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bf14      	ite	ne
 8005a4a:	2202      	movne	r2, #2
 8005a4c:	2201      	moveq	r2, #1
 8005a4e:	6122      	str	r2, [r4, #16]
 8005a50:	b1d5      	cbz	r5, 8005a88 <__d2b+0x98>
 8005a52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005a56:	4405      	add	r5, r0
 8005a58:	f8c9 5000 	str.w	r5, [r9]
 8005a5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a60:	f8c8 0000 	str.w	r0, [r8]
 8005a64:	4620      	mov	r0, r4
 8005a66:	b003      	add	sp, #12
 8005a68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a70:	e7d5      	b.n	8005a1e <__d2b+0x2e>
 8005a72:	6161      	str	r1, [r4, #20]
 8005a74:	e7e5      	b.n	8005a42 <__d2b+0x52>
 8005a76:	a801      	add	r0, sp, #4
 8005a78:	f7ff fd5a 	bl	8005530 <__lo0bits>
 8005a7c:	9b01      	ldr	r3, [sp, #4]
 8005a7e:	6163      	str	r3, [r4, #20]
 8005a80:	2201      	movs	r2, #1
 8005a82:	6122      	str	r2, [r4, #16]
 8005a84:	3020      	adds	r0, #32
 8005a86:	e7e3      	b.n	8005a50 <__d2b+0x60>
 8005a88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005a8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a90:	f8c9 0000 	str.w	r0, [r9]
 8005a94:	6918      	ldr	r0, [r3, #16]
 8005a96:	f7ff fd2b 	bl	80054f0 <__hi0bits>
 8005a9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a9e:	e7df      	b.n	8005a60 <__d2b+0x70>
 8005aa0:	080068df 	.word	0x080068df
 8005aa4:	080068f0 	.word	0x080068f0

08005aa8 <_calloc_r>:
 8005aa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005aaa:	fba1 2402 	umull	r2, r4, r1, r2
 8005aae:	b94c      	cbnz	r4, 8005ac4 <_calloc_r+0x1c>
 8005ab0:	4611      	mov	r1, r2
 8005ab2:	9201      	str	r2, [sp, #4]
 8005ab4:	f000 f87a 	bl	8005bac <_malloc_r>
 8005ab8:	9a01      	ldr	r2, [sp, #4]
 8005aba:	4605      	mov	r5, r0
 8005abc:	b930      	cbnz	r0, 8005acc <_calloc_r+0x24>
 8005abe:	4628      	mov	r0, r5
 8005ac0:	b003      	add	sp, #12
 8005ac2:	bd30      	pop	{r4, r5, pc}
 8005ac4:	220c      	movs	r2, #12
 8005ac6:	6002      	str	r2, [r0, #0]
 8005ac8:	2500      	movs	r5, #0
 8005aca:	e7f8      	b.n	8005abe <_calloc_r+0x16>
 8005acc:	4621      	mov	r1, r4
 8005ace:	f7fe f961 	bl	8003d94 <memset>
 8005ad2:	e7f4      	b.n	8005abe <_calloc_r+0x16>

08005ad4 <_free_r>:
 8005ad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d044      	beq.n	8005b64 <_free_r+0x90>
 8005ada:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ade:	9001      	str	r0, [sp, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f1a1 0404 	sub.w	r4, r1, #4
 8005ae6:	bfb8      	it	lt
 8005ae8:	18e4      	addlt	r4, r4, r3
 8005aea:	f000 f925 	bl	8005d38 <__malloc_lock>
 8005aee:	4a1e      	ldr	r2, [pc, #120]	; (8005b68 <_free_r+0x94>)
 8005af0:	9801      	ldr	r0, [sp, #4]
 8005af2:	6813      	ldr	r3, [r2, #0]
 8005af4:	b933      	cbnz	r3, 8005b04 <_free_r+0x30>
 8005af6:	6063      	str	r3, [r4, #4]
 8005af8:	6014      	str	r4, [r2, #0]
 8005afa:	b003      	add	sp, #12
 8005afc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b00:	f000 b920 	b.w	8005d44 <__malloc_unlock>
 8005b04:	42a3      	cmp	r3, r4
 8005b06:	d908      	bls.n	8005b1a <_free_r+0x46>
 8005b08:	6825      	ldr	r5, [r4, #0]
 8005b0a:	1961      	adds	r1, r4, r5
 8005b0c:	428b      	cmp	r3, r1
 8005b0e:	bf01      	itttt	eq
 8005b10:	6819      	ldreq	r1, [r3, #0]
 8005b12:	685b      	ldreq	r3, [r3, #4]
 8005b14:	1949      	addeq	r1, r1, r5
 8005b16:	6021      	streq	r1, [r4, #0]
 8005b18:	e7ed      	b.n	8005af6 <_free_r+0x22>
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	b10b      	cbz	r3, 8005b24 <_free_r+0x50>
 8005b20:	42a3      	cmp	r3, r4
 8005b22:	d9fa      	bls.n	8005b1a <_free_r+0x46>
 8005b24:	6811      	ldr	r1, [r2, #0]
 8005b26:	1855      	adds	r5, r2, r1
 8005b28:	42a5      	cmp	r5, r4
 8005b2a:	d10b      	bne.n	8005b44 <_free_r+0x70>
 8005b2c:	6824      	ldr	r4, [r4, #0]
 8005b2e:	4421      	add	r1, r4
 8005b30:	1854      	adds	r4, r2, r1
 8005b32:	42a3      	cmp	r3, r4
 8005b34:	6011      	str	r1, [r2, #0]
 8005b36:	d1e0      	bne.n	8005afa <_free_r+0x26>
 8005b38:	681c      	ldr	r4, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	6053      	str	r3, [r2, #4]
 8005b3e:	4421      	add	r1, r4
 8005b40:	6011      	str	r1, [r2, #0]
 8005b42:	e7da      	b.n	8005afa <_free_r+0x26>
 8005b44:	d902      	bls.n	8005b4c <_free_r+0x78>
 8005b46:	230c      	movs	r3, #12
 8005b48:	6003      	str	r3, [r0, #0]
 8005b4a:	e7d6      	b.n	8005afa <_free_r+0x26>
 8005b4c:	6825      	ldr	r5, [r4, #0]
 8005b4e:	1961      	adds	r1, r4, r5
 8005b50:	428b      	cmp	r3, r1
 8005b52:	bf04      	itt	eq
 8005b54:	6819      	ldreq	r1, [r3, #0]
 8005b56:	685b      	ldreq	r3, [r3, #4]
 8005b58:	6063      	str	r3, [r4, #4]
 8005b5a:	bf04      	itt	eq
 8005b5c:	1949      	addeq	r1, r1, r5
 8005b5e:	6021      	streq	r1, [r4, #0]
 8005b60:	6054      	str	r4, [r2, #4]
 8005b62:	e7ca      	b.n	8005afa <_free_r+0x26>
 8005b64:	b003      	add	sp, #12
 8005b66:	bd30      	pop	{r4, r5, pc}
 8005b68:	20000268 	.word	0x20000268

08005b6c <sbrk_aligned>:
 8005b6c:	b570      	push	{r4, r5, r6, lr}
 8005b6e:	4e0e      	ldr	r6, [pc, #56]	; (8005ba8 <sbrk_aligned+0x3c>)
 8005b70:	460c      	mov	r4, r1
 8005b72:	6831      	ldr	r1, [r6, #0]
 8005b74:	4605      	mov	r5, r0
 8005b76:	b911      	cbnz	r1, 8005b7e <sbrk_aligned+0x12>
 8005b78:	f000 f88c 	bl	8005c94 <_sbrk_r>
 8005b7c:	6030      	str	r0, [r6, #0]
 8005b7e:	4621      	mov	r1, r4
 8005b80:	4628      	mov	r0, r5
 8005b82:	f000 f887 	bl	8005c94 <_sbrk_r>
 8005b86:	1c43      	adds	r3, r0, #1
 8005b88:	d00a      	beq.n	8005ba0 <sbrk_aligned+0x34>
 8005b8a:	1cc4      	adds	r4, r0, #3
 8005b8c:	f024 0403 	bic.w	r4, r4, #3
 8005b90:	42a0      	cmp	r0, r4
 8005b92:	d007      	beq.n	8005ba4 <sbrk_aligned+0x38>
 8005b94:	1a21      	subs	r1, r4, r0
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 f87c 	bl	8005c94 <_sbrk_r>
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	d101      	bne.n	8005ba4 <sbrk_aligned+0x38>
 8005ba0:	f04f 34ff 	mov.w	r4, #4294967295
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	2000026c 	.word	0x2000026c

08005bac <_malloc_r>:
 8005bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb0:	1ccd      	adds	r5, r1, #3
 8005bb2:	f025 0503 	bic.w	r5, r5, #3
 8005bb6:	3508      	adds	r5, #8
 8005bb8:	2d0c      	cmp	r5, #12
 8005bba:	bf38      	it	cc
 8005bbc:	250c      	movcc	r5, #12
 8005bbe:	2d00      	cmp	r5, #0
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	db01      	blt.n	8005bc8 <_malloc_r+0x1c>
 8005bc4:	42a9      	cmp	r1, r5
 8005bc6:	d905      	bls.n	8005bd4 <_malloc_r+0x28>
 8005bc8:	230c      	movs	r3, #12
 8005bca:	603b      	str	r3, [r7, #0]
 8005bcc:	2600      	movs	r6, #0
 8005bce:	4630      	mov	r0, r6
 8005bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd4:	4e2e      	ldr	r6, [pc, #184]	; (8005c90 <_malloc_r+0xe4>)
 8005bd6:	f000 f8af 	bl	8005d38 <__malloc_lock>
 8005bda:	6833      	ldr	r3, [r6, #0]
 8005bdc:	461c      	mov	r4, r3
 8005bde:	bb34      	cbnz	r4, 8005c2e <_malloc_r+0x82>
 8005be0:	4629      	mov	r1, r5
 8005be2:	4638      	mov	r0, r7
 8005be4:	f7ff ffc2 	bl	8005b6c <sbrk_aligned>
 8005be8:	1c43      	adds	r3, r0, #1
 8005bea:	4604      	mov	r4, r0
 8005bec:	d14d      	bne.n	8005c8a <_malloc_r+0xde>
 8005bee:	6834      	ldr	r4, [r6, #0]
 8005bf0:	4626      	mov	r6, r4
 8005bf2:	2e00      	cmp	r6, #0
 8005bf4:	d140      	bne.n	8005c78 <_malloc_r+0xcc>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	eb04 0803 	add.w	r8, r4, r3
 8005c00:	f000 f848 	bl	8005c94 <_sbrk_r>
 8005c04:	4580      	cmp	r8, r0
 8005c06:	d13a      	bne.n	8005c7e <_malloc_r+0xd2>
 8005c08:	6821      	ldr	r1, [r4, #0]
 8005c0a:	3503      	adds	r5, #3
 8005c0c:	1a6d      	subs	r5, r5, r1
 8005c0e:	f025 0503 	bic.w	r5, r5, #3
 8005c12:	3508      	adds	r5, #8
 8005c14:	2d0c      	cmp	r5, #12
 8005c16:	bf38      	it	cc
 8005c18:	250c      	movcc	r5, #12
 8005c1a:	4629      	mov	r1, r5
 8005c1c:	4638      	mov	r0, r7
 8005c1e:	f7ff ffa5 	bl	8005b6c <sbrk_aligned>
 8005c22:	3001      	adds	r0, #1
 8005c24:	d02b      	beq.n	8005c7e <_malloc_r+0xd2>
 8005c26:	6823      	ldr	r3, [r4, #0]
 8005c28:	442b      	add	r3, r5
 8005c2a:	6023      	str	r3, [r4, #0]
 8005c2c:	e00e      	b.n	8005c4c <_malloc_r+0xa0>
 8005c2e:	6822      	ldr	r2, [r4, #0]
 8005c30:	1b52      	subs	r2, r2, r5
 8005c32:	d41e      	bmi.n	8005c72 <_malloc_r+0xc6>
 8005c34:	2a0b      	cmp	r2, #11
 8005c36:	d916      	bls.n	8005c66 <_malloc_r+0xba>
 8005c38:	1961      	adds	r1, r4, r5
 8005c3a:	42a3      	cmp	r3, r4
 8005c3c:	6025      	str	r5, [r4, #0]
 8005c3e:	bf18      	it	ne
 8005c40:	6059      	strne	r1, [r3, #4]
 8005c42:	6863      	ldr	r3, [r4, #4]
 8005c44:	bf08      	it	eq
 8005c46:	6031      	streq	r1, [r6, #0]
 8005c48:	5162      	str	r2, [r4, r5]
 8005c4a:	604b      	str	r3, [r1, #4]
 8005c4c:	4638      	mov	r0, r7
 8005c4e:	f104 060b 	add.w	r6, r4, #11
 8005c52:	f000 f877 	bl	8005d44 <__malloc_unlock>
 8005c56:	f026 0607 	bic.w	r6, r6, #7
 8005c5a:	1d23      	adds	r3, r4, #4
 8005c5c:	1af2      	subs	r2, r6, r3
 8005c5e:	d0b6      	beq.n	8005bce <_malloc_r+0x22>
 8005c60:	1b9b      	subs	r3, r3, r6
 8005c62:	50a3      	str	r3, [r4, r2]
 8005c64:	e7b3      	b.n	8005bce <_malloc_r+0x22>
 8005c66:	6862      	ldr	r2, [r4, #4]
 8005c68:	42a3      	cmp	r3, r4
 8005c6a:	bf0c      	ite	eq
 8005c6c:	6032      	streq	r2, [r6, #0]
 8005c6e:	605a      	strne	r2, [r3, #4]
 8005c70:	e7ec      	b.n	8005c4c <_malloc_r+0xa0>
 8005c72:	4623      	mov	r3, r4
 8005c74:	6864      	ldr	r4, [r4, #4]
 8005c76:	e7b2      	b.n	8005bde <_malloc_r+0x32>
 8005c78:	4634      	mov	r4, r6
 8005c7a:	6876      	ldr	r6, [r6, #4]
 8005c7c:	e7b9      	b.n	8005bf2 <_malloc_r+0x46>
 8005c7e:	230c      	movs	r3, #12
 8005c80:	603b      	str	r3, [r7, #0]
 8005c82:	4638      	mov	r0, r7
 8005c84:	f000 f85e 	bl	8005d44 <__malloc_unlock>
 8005c88:	e7a1      	b.n	8005bce <_malloc_r+0x22>
 8005c8a:	6025      	str	r5, [r4, #0]
 8005c8c:	e7de      	b.n	8005c4c <_malloc_r+0xa0>
 8005c8e:	bf00      	nop
 8005c90:	20000268 	.word	0x20000268

08005c94 <_sbrk_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	4d06      	ldr	r5, [pc, #24]	; (8005cb0 <_sbrk_r+0x1c>)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	4608      	mov	r0, r1
 8005c9e:	602b      	str	r3, [r5, #0]
 8005ca0:	f7fb f9ba 	bl	8001018 <_sbrk>
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d102      	bne.n	8005cae <_sbrk_r+0x1a>
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	b103      	cbz	r3, 8005cae <_sbrk_r+0x1a>
 8005cac:	6023      	str	r3, [r4, #0]
 8005cae:	bd38      	pop	{r3, r4, r5, pc}
 8005cb0:	20000270 	.word	0x20000270

08005cb4 <__assert_func>:
 8005cb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cb6:	4614      	mov	r4, r2
 8005cb8:	461a      	mov	r2, r3
 8005cba:	4b09      	ldr	r3, [pc, #36]	; (8005ce0 <__assert_func+0x2c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4605      	mov	r5, r0
 8005cc0:	68d8      	ldr	r0, [r3, #12]
 8005cc2:	b14c      	cbz	r4, 8005cd8 <__assert_func+0x24>
 8005cc4:	4b07      	ldr	r3, [pc, #28]	; (8005ce4 <__assert_func+0x30>)
 8005cc6:	9100      	str	r1, [sp, #0]
 8005cc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005ccc:	4906      	ldr	r1, [pc, #24]	; (8005ce8 <__assert_func+0x34>)
 8005cce:	462b      	mov	r3, r5
 8005cd0:	f000 f80e 	bl	8005cf0 <fiprintf>
 8005cd4:	f000 fa64 	bl	80061a0 <abort>
 8005cd8:	4b04      	ldr	r3, [pc, #16]	; (8005cec <__assert_func+0x38>)
 8005cda:	461c      	mov	r4, r3
 8005cdc:	e7f3      	b.n	8005cc6 <__assert_func+0x12>
 8005cde:	bf00      	nop
 8005ce0:	2000000c 	.word	0x2000000c
 8005ce4:	08006a4c 	.word	0x08006a4c
 8005ce8:	08006a59 	.word	0x08006a59
 8005cec:	08006a87 	.word	0x08006a87

08005cf0 <fiprintf>:
 8005cf0:	b40e      	push	{r1, r2, r3}
 8005cf2:	b503      	push	{r0, r1, lr}
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	ab03      	add	r3, sp, #12
 8005cf8:	4805      	ldr	r0, [pc, #20]	; (8005d10 <fiprintf+0x20>)
 8005cfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cfe:	6800      	ldr	r0, [r0, #0]
 8005d00:	9301      	str	r3, [sp, #4]
 8005d02:	f000 f84f 	bl	8005da4 <_vfiprintf_r>
 8005d06:	b002      	add	sp, #8
 8005d08:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d0c:	b003      	add	sp, #12
 8005d0e:	4770      	bx	lr
 8005d10:	2000000c 	.word	0x2000000c

08005d14 <__ascii_mbtowc>:
 8005d14:	b082      	sub	sp, #8
 8005d16:	b901      	cbnz	r1, 8005d1a <__ascii_mbtowc+0x6>
 8005d18:	a901      	add	r1, sp, #4
 8005d1a:	b142      	cbz	r2, 8005d2e <__ascii_mbtowc+0x1a>
 8005d1c:	b14b      	cbz	r3, 8005d32 <__ascii_mbtowc+0x1e>
 8005d1e:	7813      	ldrb	r3, [r2, #0]
 8005d20:	600b      	str	r3, [r1, #0]
 8005d22:	7812      	ldrb	r2, [r2, #0]
 8005d24:	1e10      	subs	r0, r2, #0
 8005d26:	bf18      	it	ne
 8005d28:	2001      	movne	r0, #1
 8005d2a:	b002      	add	sp, #8
 8005d2c:	4770      	bx	lr
 8005d2e:	4610      	mov	r0, r2
 8005d30:	e7fb      	b.n	8005d2a <__ascii_mbtowc+0x16>
 8005d32:	f06f 0001 	mvn.w	r0, #1
 8005d36:	e7f8      	b.n	8005d2a <__ascii_mbtowc+0x16>

08005d38 <__malloc_lock>:
 8005d38:	4801      	ldr	r0, [pc, #4]	; (8005d40 <__malloc_lock+0x8>)
 8005d3a:	f000 bbf1 	b.w	8006520 <__retarget_lock_acquire_recursive>
 8005d3e:	bf00      	nop
 8005d40:	20000274 	.word	0x20000274

08005d44 <__malloc_unlock>:
 8005d44:	4801      	ldr	r0, [pc, #4]	; (8005d4c <__malloc_unlock+0x8>)
 8005d46:	f000 bbec 	b.w	8006522 <__retarget_lock_release_recursive>
 8005d4a:	bf00      	nop
 8005d4c:	20000274 	.word	0x20000274

08005d50 <__sfputc_r>:
 8005d50:	6893      	ldr	r3, [r2, #8]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	b410      	push	{r4}
 8005d58:	6093      	str	r3, [r2, #8]
 8005d5a:	da08      	bge.n	8005d6e <__sfputc_r+0x1e>
 8005d5c:	6994      	ldr	r4, [r2, #24]
 8005d5e:	42a3      	cmp	r3, r4
 8005d60:	db01      	blt.n	8005d66 <__sfputc_r+0x16>
 8005d62:	290a      	cmp	r1, #10
 8005d64:	d103      	bne.n	8005d6e <__sfputc_r+0x1e>
 8005d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d6a:	f000 b94b 	b.w	8006004 <__swbuf_r>
 8005d6e:	6813      	ldr	r3, [r2, #0]
 8005d70:	1c58      	adds	r0, r3, #1
 8005d72:	6010      	str	r0, [r2, #0]
 8005d74:	7019      	strb	r1, [r3, #0]
 8005d76:	4608      	mov	r0, r1
 8005d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <__sfputs_r>:
 8005d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d80:	4606      	mov	r6, r0
 8005d82:	460f      	mov	r7, r1
 8005d84:	4614      	mov	r4, r2
 8005d86:	18d5      	adds	r5, r2, r3
 8005d88:	42ac      	cmp	r4, r5
 8005d8a:	d101      	bne.n	8005d90 <__sfputs_r+0x12>
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	e007      	b.n	8005da0 <__sfputs_r+0x22>
 8005d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d94:	463a      	mov	r2, r7
 8005d96:	4630      	mov	r0, r6
 8005d98:	f7ff ffda 	bl	8005d50 <__sfputc_r>
 8005d9c:	1c43      	adds	r3, r0, #1
 8005d9e:	d1f3      	bne.n	8005d88 <__sfputs_r+0xa>
 8005da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005da4 <_vfiprintf_r>:
 8005da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da8:	460d      	mov	r5, r1
 8005daa:	b09d      	sub	sp, #116	; 0x74
 8005dac:	4614      	mov	r4, r2
 8005dae:	4698      	mov	r8, r3
 8005db0:	4606      	mov	r6, r0
 8005db2:	b118      	cbz	r0, 8005dbc <_vfiprintf_r+0x18>
 8005db4:	6983      	ldr	r3, [r0, #24]
 8005db6:	b90b      	cbnz	r3, 8005dbc <_vfiprintf_r+0x18>
 8005db8:	f000 fb14 	bl	80063e4 <__sinit>
 8005dbc:	4b89      	ldr	r3, [pc, #548]	; (8005fe4 <_vfiprintf_r+0x240>)
 8005dbe:	429d      	cmp	r5, r3
 8005dc0:	d11b      	bne.n	8005dfa <_vfiprintf_r+0x56>
 8005dc2:	6875      	ldr	r5, [r6, #4]
 8005dc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dc6:	07d9      	lsls	r1, r3, #31
 8005dc8:	d405      	bmi.n	8005dd6 <_vfiprintf_r+0x32>
 8005dca:	89ab      	ldrh	r3, [r5, #12]
 8005dcc:	059a      	lsls	r2, r3, #22
 8005dce:	d402      	bmi.n	8005dd6 <_vfiprintf_r+0x32>
 8005dd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dd2:	f000 fba5 	bl	8006520 <__retarget_lock_acquire_recursive>
 8005dd6:	89ab      	ldrh	r3, [r5, #12]
 8005dd8:	071b      	lsls	r3, r3, #28
 8005dda:	d501      	bpl.n	8005de0 <_vfiprintf_r+0x3c>
 8005ddc:	692b      	ldr	r3, [r5, #16]
 8005dde:	b9eb      	cbnz	r3, 8005e1c <_vfiprintf_r+0x78>
 8005de0:	4629      	mov	r1, r5
 8005de2:	4630      	mov	r0, r6
 8005de4:	f000 f96e 	bl	80060c4 <__swsetup_r>
 8005de8:	b1c0      	cbz	r0, 8005e1c <_vfiprintf_r+0x78>
 8005dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dec:	07dc      	lsls	r4, r3, #31
 8005dee:	d50e      	bpl.n	8005e0e <_vfiprintf_r+0x6a>
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	b01d      	add	sp, #116	; 0x74
 8005df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfa:	4b7b      	ldr	r3, [pc, #492]	; (8005fe8 <_vfiprintf_r+0x244>)
 8005dfc:	429d      	cmp	r5, r3
 8005dfe:	d101      	bne.n	8005e04 <_vfiprintf_r+0x60>
 8005e00:	68b5      	ldr	r5, [r6, #8]
 8005e02:	e7df      	b.n	8005dc4 <_vfiprintf_r+0x20>
 8005e04:	4b79      	ldr	r3, [pc, #484]	; (8005fec <_vfiprintf_r+0x248>)
 8005e06:	429d      	cmp	r5, r3
 8005e08:	bf08      	it	eq
 8005e0a:	68f5      	ldreq	r5, [r6, #12]
 8005e0c:	e7da      	b.n	8005dc4 <_vfiprintf_r+0x20>
 8005e0e:	89ab      	ldrh	r3, [r5, #12]
 8005e10:	0598      	lsls	r0, r3, #22
 8005e12:	d4ed      	bmi.n	8005df0 <_vfiprintf_r+0x4c>
 8005e14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e16:	f000 fb84 	bl	8006522 <__retarget_lock_release_recursive>
 8005e1a:	e7e9      	b.n	8005df0 <_vfiprintf_r+0x4c>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e20:	2320      	movs	r3, #32
 8005e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e26:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e2a:	2330      	movs	r3, #48	; 0x30
 8005e2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ff0 <_vfiprintf_r+0x24c>
 8005e30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e34:	f04f 0901 	mov.w	r9, #1
 8005e38:	4623      	mov	r3, r4
 8005e3a:	469a      	mov	sl, r3
 8005e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e40:	b10a      	cbz	r2, 8005e46 <_vfiprintf_r+0xa2>
 8005e42:	2a25      	cmp	r2, #37	; 0x25
 8005e44:	d1f9      	bne.n	8005e3a <_vfiprintf_r+0x96>
 8005e46:	ebba 0b04 	subs.w	fp, sl, r4
 8005e4a:	d00b      	beq.n	8005e64 <_vfiprintf_r+0xc0>
 8005e4c:	465b      	mov	r3, fp
 8005e4e:	4622      	mov	r2, r4
 8005e50:	4629      	mov	r1, r5
 8005e52:	4630      	mov	r0, r6
 8005e54:	f7ff ff93 	bl	8005d7e <__sfputs_r>
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f000 80aa 	beq.w	8005fb2 <_vfiprintf_r+0x20e>
 8005e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e60:	445a      	add	r2, fp
 8005e62:	9209      	str	r2, [sp, #36]	; 0x24
 8005e64:	f89a 3000 	ldrb.w	r3, [sl]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 80a2 	beq.w	8005fb2 <_vfiprintf_r+0x20e>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	f04f 32ff 	mov.w	r2, #4294967295
 8005e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e78:	f10a 0a01 	add.w	sl, sl, #1
 8005e7c:	9304      	str	r3, [sp, #16]
 8005e7e:	9307      	str	r3, [sp, #28]
 8005e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e84:	931a      	str	r3, [sp, #104]	; 0x68
 8005e86:	4654      	mov	r4, sl
 8005e88:	2205      	movs	r2, #5
 8005e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e8e:	4858      	ldr	r0, [pc, #352]	; (8005ff0 <_vfiprintf_r+0x24c>)
 8005e90:	f7fa f9a6 	bl	80001e0 <memchr>
 8005e94:	9a04      	ldr	r2, [sp, #16]
 8005e96:	b9d8      	cbnz	r0, 8005ed0 <_vfiprintf_r+0x12c>
 8005e98:	06d1      	lsls	r1, r2, #27
 8005e9a:	bf44      	itt	mi
 8005e9c:	2320      	movmi	r3, #32
 8005e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ea2:	0713      	lsls	r3, r2, #28
 8005ea4:	bf44      	itt	mi
 8005ea6:	232b      	movmi	r3, #43	; 0x2b
 8005ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eac:	f89a 3000 	ldrb.w	r3, [sl]
 8005eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8005eb2:	d015      	beq.n	8005ee0 <_vfiprintf_r+0x13c>
 8005eb4:	9a07      	ldr	r2, [sp, #28]
 8005eb6:	4654      	mov	r4, sl
 8005eb8:	2000      	movs	r0, #0
 8005eba:	f04f 0c0a 	mov.w	ip, #10
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ec4:	3b30      	subs	r3, #48	; 0x30
 8005ec6:	2b09      	cmp	r3, #9
 8005ec8:	d94e      	bls.n	8005f68 <_vfiprintf_r+0x1c4>
 8005eca:	b1b0      	cbz	r0, 8005efa <_vfiprintf_r+0x156>
 8005ecc:	9207      	str	r2, [sp, #28]
 8005ece:	e014      	b.n	8005efa <_vfiprintf_r+0x156>
 8005ed0:	eba0 0308 	sub.w	r3, r0, r8
 8005ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	9304      	str	r3, [sp, #16]
 8005edc:	46a2      	mov	sl, r4
 8005ede:	e7d2      	b.n	8005e86 <_vfiprintf_r+0xe2>
 8005ee0:	9b03      	ldr	r3, [sp, #12]
 8005ee2:	1d19      	adds	r1, r3, #4
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	9103      	str	r1, [sp, #12]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	bfbb      	ittet	lt
 8005eec:	425b      	neglt	r3, r3
 8005eee:	f042 0202 	orrlt.w	r2, r2, #2
 8005ef2:	9307      	strge	r3, [sp, #28]
 8005ef4:	9307      	strlt	r3, [sp, #28]
 8005ef6:	bfb8      	it	lt
 8005ef8:	9204      	strlt	r2, [sp, #16]
 8005efa:	7823      	ldrb	r3, [r4, #0]
 8005efc:	2b2e      	cmp	r3, #46	; 0x2e
 8005efe:	d10c      	bne.n	8005f1a <_vfiprintf_r+0x176>
 8005f00:	7863      	ldrb	r3, [r4, #1]
 8005f02:	2b2a      	cmp	r3, #42	; 0x2a
 8005f04:	d135      	bne.n	8005f72 <_vfiprintf_r+0x1ce>
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	1d1a      	adds	r2, r3, #4
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	9203      	str	r2, [sp, #12]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	bfb8      	it	lt
 8005f12:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f16:	3402      	adds	r4, #2
 8005f18:	9305      	str	r3, [sp, #20]
 8005f1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006000 <_vfiprintf_r+0x25c>
 8005f1e:	7821      	ldrb	r1, [r4, #0]
 8005f20:	2203      	movs	r2, #3
 8005f22:	4650      	mov	r0, sl
 8005f24:	f7fa f95c 	bl	80001e0 <memchr>
 8005f28:	b140      	cbz	r0, 8005f3c <_vfiprintf_r+0x198>
 8005f2a:	2340      	movs	r3, #64	; 0x40
 8005f2c:	eba0 000a 	sub.w	r0, r0, sl
 8005f30:	fa03 f000 	lsl.w	r0, r3, r0
 8005f34:	9b04      	ldr	r3, [sp, #16]
 8005f36:	4303      	orrs	r3, r0
 8005f38:	3401      	adds	r4, #1
 8005f3a:	9304      	str	r3, [sp, #16]
 8005f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f40:	482c      	ldr	r0, [pc, #176]	; (8005ff4 <_vfiprintf_r+0x250>)
 8005f42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f46:	2206      	movs	r2, #6
 8005f48:	f7fa f94a 	bl	80001e0 <memchr>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d03f      	beq.n	8005fd0 <_vfiprintf_r+0x22c>
 8005f50:	4b29      	ldr	r3, [pc, #164]	; (8005ff8 <_vfiprintf_r+0x254>)
 8005f52:	bb1b      	cbnz	r3, 8005f9c <_vfiprintf_r+0x1f8>
 8005f54:	9b03      	ldr	r3, [sp, #12]
 8005f56:	3307      	adds	r3, #7
 8005f58:	f023 0307 	bic.w	r3, r3, #7
 8005f5c:	3308      	adds	r3, #8
 8005f5e:	9303      	str	r3, [sp, #12]
 8005f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f62:	443b      	add	r3, r7
 8005f64:	9309      	str	r3, [sp, #36]	; 0x24
 8005f66:	e767      	b.n	8005e38 <_vfiprintf_r+0x94>
 8005f68:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f6c:	460c      	mov	r4, r1
 8005f6e:	2001      	movs	r0, #1
 8005f70:	e7a5      	b.n	8005ebe <_vfiprintf_r+0x11a>
 8005f72:	2300      	movs	r3, #0
 8005f74:	3401      	adds	r4, #1
 8005f76:	9305      	str	r3, [sp, #20]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	f04f 0c0a 	mov.w	ip, #10
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f84:	3a30      	subs	r2, #48	; 0x30
 8005f86:	2a09      	cmp	r2, #9
 8005f88:	d903      	bls.n	8005f92 <_vfiprintf_r+0x1ee>
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0c5      	beq.n	8005f1a <_vfiprintf_r+0x176>
 8005f8e:	9105      	str	r1, [sp, #20]
 8005f90:	e7c3      	b.n	8005f1a <_vfiprintf_r+0x176>
 8005f92:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f96:	4604      	mov	r4, r0
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e7f0      	b.n	8005f7e <_vfiprintf_r+0x1da>
 8005f9c:	ab03      	add	r3, sp, #12
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	462a      	mov	r2, r5
 8005fa2:	4b16      	ldr	r3, [pc, #88]	; (8005ffc <_vfiprintf_r+0x258>)
 8005fa4:	a904      	add	r1, sp, #16
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f7fd ff9c 	bl	8003ee4 <_printf_float>
 8005fac:	4607      	mov	r7, r0
 8005fae:	1c78      	adds	r0, r7, #1
 8005fb0:	d1d6      	bne.n	8005f60 <_vfiprintf_r+0x1bc>
 8005fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fb4:	07d9      	lsls	r1, r3, #31
 8005fb6:	d405      	bmi.n	8005fc4 <_vfiprintf_r+0x220>
 8005fb8:	89ab      	ldrh	r3, [r5, #12]
 8005fba:	059a      	lsls	r2, r3, #22
 8005fbc:	d402      	bmi.n	8005fc4 <_vfiprintf_r+0x220>
 8005fbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fc0:	f000 faaf 	bl	8006522 <__retarget_lock_release_recursive>
 8005fc4:	89ab      	ldrh	r3, [r5, #12]
 8005fc6:	065b      	lsls	r3, r3, #25
 8005fc8:	f53f af12 	bmi.w	8005df0 <_vfiprintf_r+0x4c>
 8005fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fce:	e711      	b.n	8005df4 <_vfiprintf_r+0x50>
 8005fd0:	ab03      	add	r3, sp, #12
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	462a      	mov	r2, r5
 8005fd6:	4b09      	ldr	r3, [pc, #36]	; (8005ffc <_vfiprintf_r+0x258>)
 8005fd8:	a904      	add	r1, sp, #16
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f7fe fa26 	bl	800442c <_printf_i>
 8005fe0:	e7e4      	b.n	8005fac <_vfiprintf_r+0x208>
 8005fe2:	bf00      	nop
 8005fe4:	08006bc4 	.word	0x08006bc4
 8005fe8:	08006be4 	.word	0x08006be4
 8005fec:	08006ba4 	.word	0x08006ba4
 8005ff0:	08006a92 	.word	0x08006a92
 8005ff4:	08006a9c 	.word	0x08006a9c
 8005ff8:	08003ee5 	.word	0x08003ee5
 8005ffc:	08005d7f 	.word	0x08005d7f
 8006000:	08006a98 	.word	0x08006a98

08006004 <__swbuf_r>:
 8006004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006006:	460e      	mov	r6, r1
 8006008:	4614      	mov	r4, r2
 800600a:	4605      	mov	r5, r0
 800600c:	b118      	cbz	r0, 8006016 <__swbuf_r+0x12>
 800600e:	6983      	ldr	r3, [r0, #24]
 8006010:	b90b      	cbnz	r3, 8006016 <__swbuf_r+0x12>
 8006012:	f000 f9e7 	bl	80063e4 <__sinit>
 8006016:	4b21      	ldr	r3, [pc, #132]	; (800609c <__swbuf_r+0x98>)
 8006018:	429c      	cmp	r4, r3
 800601a:	d12b      	bne.n	8006074 <__swbuf_r+0x70>
 800601c:	686c      	ldr	r4, [r5, #4]
 800601e:	69a3      	ldr	r3, [r4, #24]
 8006020:	60a3      	str	r3, [r4, #8]
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	071a      	lsls	r2, r3, #28
 8006026:	d52f      	bpl.n	8006088 <__swbuf_r+0x84>
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	b36b      	cbz	r3, 8006088 <__swbuf_r+0x84>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	6820      	ldr	r0, [r4, #0]
 8006030:	1ac0      	subs	r0, r0, r3
 8006032:	6963      	ldr	r3, [r4, #20]
 8006034:	b2f6      	uxtb	r6, r6
 8006036:	4283      	cmp	r3, r0
 8006038:	4637      	mov	r7, r6
 800603a:	dc04      	bgt.n	8006046 <__swbuf_r+0x42>
 800603c:	4621      	mov	r1, r4
 800603e:	4628      	mov	r0, r5
 8006040:	f000 f93c 	bl	80062bc <_fflush_r>
 8006044:	bb30      	cbnz	r0, 8006094 <__swbuf_r+0x90>
 8006046:	68a3      	ldr	r3, [r4, #8]
 8006048:	3b01      	subs	r3, #1
 800604a:	60a3      	str	r3, [r4, #8]
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	6022      	str	r2, [r4, #0]
 8006052:	701e      	strb	r6, [r3, #0]
 8006054:	6963      	ldr	r3, [r4, #20]
 8006056:	3001      	adds	r0, #1
 8006058:	4283      	cmp	r3, r0
 800605a:	d004      	beq.n	8006066 <__swbuf_r+0x62>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	07db      	lsls	r3, r3, #31
 8006060:	d506      	bpl.n	8006070 <__swbuf_r+0x6c>
 8006062:	2e0a      	cmp	r6, #10
 8006064:	d104      	bne.n	8006070 <__swbuf_r+0x6c>
 8006066:	4621      	mov	r1, r4
 8006068:	4628      	mov	r0, r5
 800606a:	f000 f927 	bl	80062bc <_fflush_r>
 800606e:	b988      	cbnz	r0, 8006094 <__swbuf_r+0x90>
 8006070:	4638      	mov	r0, r7
 8006072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006074:	4b0a      	ldr	r3, [pc, #40]	; (80060a0 <__swbuf_r+0x9c>)
 8006076:	429c      	cmp	r4, r3
 8006078:	d101      	bne.n	800607e <__swbuf_r+0x7a>
 800607a:	68ac      	ldr	r4, [r5, #8]
 800607c:	e7cf      	b.n	800601e <__swbuf_r+0x1a>
 800607e:	4b09      	ldr	r3, [pc, #36]	; (80060a4 <__swbuf_r+0xa0>)
 8006080:	429c      	cmp	r4, r3
 8006082:	bf08      	it	eq
 8006084:	68ec      	ldreq	r4, [r5, #12]
 8006086:	e7ca      	b.n	800601e <__swbuf_r+0x1a>
 8006088:	4621      	mov	r1, r4
 800608a:	4628      	mov	r0, r5
 800608c:	f000 f81a 	bl	80060c4 <__swsetup_r>
 8006090:	2800      	cmp	r0, #0
 8006092:	d0cb      	beq.n	800602c <__swbuf_r+0x28>
 8006094:	f04f 37ff 	mov.w	r7, #4294967295
 8006098:	e7ea      	b.n	8006070 <__swbuf_r+0x6c>
 800609a:	bf00      	nop
 800609c:	08006bc4 	.word	0x08006bc4
 80060a0:	08006be4 	.word	0x08006be4
 80060a4:	08006ba4 	.word	0x08006ba4

080060a8 <__ascii_wctomb>:
 80060a8:	b149      	cbz	r1, 80060be <__ascii_wctomb+0x16>
 80060aa:	2aff      	cmp	r2, #255	; 0xff
 80060ac:	bf85      	ittet	hi
 80060ae:	238a      	movhi	r3, #138	; 0x8a
 80060b0:	6003      	strhi	r3, [r0, #0]
 80060b2:	700a      	strbls	r2, [r1, #0]
 80060b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80060b8:	bf98      	it	ls
 80060ba:	2001      	movls	r0, #1
 80060bc:	4770      	bx	lr
 80060be:	4608      	mov	r0, r1
 80060c0:	4770      	bx	lr
	...

080060c4 <__swsetup_r>:
 80060c4:	4b32      	ldr	r3, [pc, #200]	; (8006190 <__swsetup_r+0xcc>)
 80060c6:	b570      	push	{r4, r5, r6, lr}
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	4606      	mov	r6, r0
 80060cc:	460c      	mov	r4, r1
 80060ce:	b125      	cbz	r5, 80060da <__swsetup_r+0x16>
 80060d0:	69ab      	ldr	r3, [r5, #24]
 80060d2:	b913      	cbnz	r3, 80060da <__swsetup_r+0x16>
 80060d4:	4628      	mov	r0, r5
 80060d6:	f000 f985 	bl	80063e4 <__sinit>
 80060da:	4b2e      	ldr	r3, [pc, #184]	; (8006194 <__swsetup_r+0xd0>)
 80060dc:	429c      	cmp	r4, r3
 80060de:	d10f      	bne.n	8006100 <__swsetup_r+0x3c>
 80060e0:	686c      	ldr	r4, [r5, #4]
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060e8:	0719      	lsls	r1, r3, #28
 80060ea:	d42c      	bmi.n	8006146 <__swsetup_r+0x82>
 80060ec:	06dd      	lsls	r5, r3, #27
 80060ee:	d411      	bmi.n	8006114 <__swsetup_r+0x50>
 80060f0:	2309      	movs	r3, #9
 80060f2:	6033      	str	r3, [r6, #0]
 80060f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060f8:	81a3      	strh	r3, [r4, #12]
 80060fa:	f04f 30ff 	mov.w	r0, #4294967295
 80060fe:	e03e      	b.n	800617e <__swsetup_r+0xba>
 8006100:	4b25      	ldr	r3, [pc, #148]	; (8006198 <__swsetup_r+0xd4>)
 8006102:	429c      	cmp	r4, r3
 8006104:	d101      	bne.n	800610a <__swsetup_r+0x46>
 8006106:	68ac      	ldr	r4, [r5, #8]
 8006108:	e7eb      	b.n	80060e2 <__swsetup_r+0x1e>
 800610a:	4b24      	ldr	r3, [pc, #144]	; (800619c <__swsetup_r+0xd8>)
 800610c:	429c      	cmp	r4, r3
 800610e:	bf08      	it	eq
 8006110:	68ec      	ldreq	r4, [r5, #12]
 8006112:	e7e6      	b.n	80060e2 <__swsetup_r+0x1e>
 8006114:	0758      	lsls	r0, r3, #29
 8006116:	d512      	bpl.n	800613e <__swsetup_r+0x7a>
 8006118:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800611a:	b141      	cbz	r1, 800612e <__swsetup_r+0x6a>
 800611c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006120:	4299      	cmp	r1, r3
 8006122:	d002      	beq.n	800612a <__swsetup_r+0x66>
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff fcd5 	bl	8005ad4 <_free_r>
 800612a:	2300      	movs	r3, #0
 800612c:	6363      	str	r3, [r4, #52]	; 0x34
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006134:	81a3      	strh	r3, [r4, #12]
 8006136:	2300      	movs	r3, #0
 8006138:	6063      	str	r3, [r4, #4]
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	89a3      	ldrh	r3, [r4, #12]
 8006140:	f043 0308 	orr.w	r3, r3, #8
 8006144:	81a3      	strh	r3, [r4, #12]
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	b94b      	cbnz	r3, 800615e <__swsetup_r+0x9a>
 800614a:	89a3      	ldrh	r3, [r4, #12]
 800614c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006150:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006154:	d003      	beq.n	800615e <__swsetup_r+0x9a>
 8006156:	4621      	mov	r1, r4
 8006158:	4630      	mov	r0, r6
 800615a:	f000 fa09 	bl	8006570 <__smakebuf_r>
 800615e:	89a0      	ldrh	r0, [r4, #12]
 8006160:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006164:	f010 0301 	ands.w	r3, r0, #1
 8006168:	d00a      	beq.n	8006180 <__swsetup_r+0xbc>
 800616a:	2300      	movs	r3, #0
 800616c:	60a3      	str	r3, [r4, #8]
 800616e:	6963      	ldr	r3, [r4, #20]
 8006170:	425b      	negs	r3, r3
 8006172:	61a3      	str	r3, [r4, #24]
 8006174:	6923      	ldr	r3, [r4, #16]
 8006176:	b943      	cbnz	r3, 800618a <__swsetup_r+0xc6>
 8006178:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800617c:	d1ba      	bne.n	80060f4 <__swsetup_r+0x30>
 800617e:	bd70      	pop	{r4, r5, r6, pc}
 8006180:	0781      	lsls	r1, r0, #30
 8006182:	bf58      	it	pl
 8006184:	6963      	ldrpl	r3, [r4, #20]
 8006186:	60a3      	str	r3, [r4, #8]
 8006188:	e7f4      	b.n	8006174 <__swsetup_r+0xb0>
 800618a:	2000      	movs	r0, #0
 800618c:	e7f7      	b.n	800617e <__swsetup_r+0xba>
 800618e:	bf00      	nop
 8006190:	2000000c 	.word	0x2000000c
 8006194:	08006bc4 	.word	0x08006bc4
 8006198:	08006be4 	.word	0x08006be4
 800619c:	08006ba4 	.word	0x08006ba4

080061a0 <abort>:
 80061a0:	b508      	push	{r3, lr}
 80061a2:	2006      	movs	r0, #6
 80061a4:	f000 fa4c 	bl	8006640 <raise>
 80061a8:	2001      	movs	r0, #1
 80061aa:	f7fa febd 	bl	8000f28 <_exit>
	...

080061b0 <__sflush_r>:
 80061b0:	898a      	ldrh	r2, [r1, #12]
 80061b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061b6:	4605      	mov	r5, r0
 80061b8:	0710      	lsls	r0, r2, #28
 80061ba:	460c      	mov	r4, r1
 80061bc:	d458      	bmi.n	8006270 <__sflush_r+0xc0>
 80061be:	684b      	ldr	r3, [r1, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dc05      	bgt.n	80061d0 <__sflush_r+0x20>
 80061c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	dc02      	bgt.n	80061d0 <__sflush_r+0x20>
 80061ca:	2000      	movs	r0, #0
 80061cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061d2:	2e00      	cmp	r6, #0
 80061d4:	d0f9      	beq.n	80061ca <__sflush_r+0x1a>
 80061d6:	2300      	movs	r3, #0
 80061d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061dc:	682f      	ldr	r7, [r5, #0]
 80061de:	602b      	str	r3, [r5, #0]
 80061e0:	d032      	beq.n	8006248 <__sflush_r+0x98>
 80061e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061e4:	89a3      	ldrh	r3, [r4, #12]
 80061e6:	075a      	lsls	r2, r3, #29
 80061e8:	d505      	bpl.n	80061f6 <__sflush_r+0x46>
 80061ea:	6863      	ldr	r3, [r4, #4]
 80061ec:	1ac0      	subs	r0, r0, r3
 80061ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061f0:	b10b      	cbz	r3, 80061f6 <__sflush_r+0x46>
 80061f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061f4:	1ac0      	subs	r0, r0, r3
 80061f6:	2300      	movs	r3, #0
 80061f8:	4602      	mov	r2, r0
 80061fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061fc:	6a21      	ldr	r1, [r4, #32]
 80061fe:	4628      	mov	r0, r5
 8006200:	47b0      	blx	r6
 8006202:	1c43      	adds	r3, r0, #1
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	d106      	bne.n	8006216 <__sflush_r+0x66>
 8006208:	6829      	ldr	r1, [r5, #0]
 800620a:	291d      	cmp	r1, #29
 800620c:	d82c      	bhi.n	8006268 <__sflush_r+0xb8>
 800620e:	4a2a      	ldr	r2, [pc, #168]	; (80062b8 <__sflush_r+0x108>)
 8006210:	40ca      	lsrs	r2, r1
 8006212:	07d6      	lsls	r6, r2, #31
 8006214:	d528      	bpl.n	8006268 <__sflush_r+0xb8>
 8006216:	2200      	movs	r2, #0
 8006218:	6062      	str	r2, [r4, #4]
 800621a:	04d9      	lsls	r1, r3, #19
 800621c:	6922      	ldr	r2, [r4, #16]
 800621e:	6022      	str	r2, [r4, #0]
 8006220:	d504      	bpl.n	800622c <__sflush_r+0x7c>
 8006222:	1c42      	adds	r2, r0, #1
 8006224:	d101      	bne.n	800622a <__sflush_r+0x7a>
 8006226:	682b      	ldr	r3, [r5, #0]
 8006228:	b903      	cbnz	r3, 800622c <__sflush_r+0x7c>
 800622a:	6560      	str	r0, [r4, #84]	; 0x54
 800622c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800622e:	602f      	str	r7, [r5, #0]
 8006230:	2900      	cmp	r1, #0
 8006232:	d0ca      	beq.n	80061ca <__sflush_r+0x1a>
 8006234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <__sflush_r+0x92>
 800623c:	4628      	mov	r0, r5
 800623e:	f7ff fc49 	bl	8005ad4 <_free_r>
 8006242:	2000      	movs	r0, #0
 8006244:	6360      	str	r0, [r4, #52]	; 0x34
 8006246:	e7c1      	b.n	80061cc <__sflush_r+0x1c>
 8006248:	6a21      	ldr	r1, [r4, #32]
 800624a:	2301      	movs	r3, #1
 800624c:	4628      	mov	r0, r5
 800624e:	47b0      	blx	r6
 8006250:	1c41      	adds	r1, r0, #1
 8006252:	d1c7      	bne.n	80061e4 <__sflush_r+0x34>
 8006254:	682b      	ldr	r3, [r5, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d0c4      	beq.n	80061e4 <__sflush_r+0x34>
 800625a:	2b1d      	cmp	r3, #29
 800625c:	d001      	beq.n	8006262 <__sflush_r+0xb2>
 800625e:	2b16      	cmp	r3, #22
 8006260:	d101      	bne.n	8006266 <__sflush_r+0xb6>
 8006262:	602f      	str	r7, [r5, #0]
 8006264:	e7b1      	b.n	80061ca <__sflush_r+0x1a>
 8006266:	89a3      	ldrh	r3, [r4, #12]
 8006268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	e7ad      	b.n	80061cc <__sflush_r+0x1c>
 8006270:	690f      	ldr	r7, [r1, #16]
 8006272:	2f00      	cmp	r7, #0
 8006274:	d0a9      	beq.n	80061ca <__sflush_r+0x1a>
 8006276:	0793      	lsls	r3, r2, #30
 8006278:	680e      	ldr	r6, [r1, #0]
 800627a:	bf08      	it	eq
 800627c:	694b      	ldreq	r3, [r1, #20]
 800627e:	600f      	str	r7, [r1, #0]
 8006280:	bf18      	it	ne
 8006282:	2300      	movne	r3, #0
 8006284:	eba6 0807 	sub.w	r8, r6, r7
 8006288:	608b      	str	r3, [r1, #8]
 800628a:	f1b8 0f00 	cmp.w	r8, #0
 800628e:	dd9c      	ble.n	80061ca <__sflush_r+0x1a>
 8006290:	6a21      	ldr	r1, [r4, #32]
 8006292:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006294:	4643      	mov	r3, r8
 8006296:	463a      	mov	r2, r7
 8006298:	4628      	mov	r0, r5
 800629a:	47b0      	blx	r6
 800629c:	2800      	cmp	r0, #0
 800629e:	dc06      	bgt.n	80062ae <__sflush_r+0xfe>
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a6:	81a3      	strh	r3, [r4, #12]
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	e78e      	b.n	80061cc <__sflush_r+0x1c>
 80062ae:	4407      	add	r7, r0
 80062b0:	eba8 0800 	sub.w	r8, r8, r0
 80062b4:	e7e9      	b.n	800628a <__sflush_r+0xda>
 80062b6:	bf00      	nop
 80062b8:	20400001 	.word	0x20400001

080062bc <_fflush_r>:
 80062bc:	b538      	push	{r3, r4, r5, lr}
 80062be:	690b      	ldr	r3, [r1, #16]
 80062c0:	4605      	mov	r5, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	b913      	cbnz	r3, 80062cc <_fflush_r+0x10>
 80062c6:	2500      	movs	r5, #0
 80062c8:	4628      	mov	r0, r5
 80062ca:	bd38      	pop	{r3, r4, r5, pc}
 80062cc:	b118      	cbz	r0, 80062d6 <_fflush_r+0x1a>
 80062ce:	6983      	ldr	r3, [r0, #24]
 80062d0:	b90b      	cbnz	r3, 80062d6 <_fflush_r+0x1a>
 80062d2:	f000 f887 	bl	80063e4 <__sinit>
 80062d6:	4b14      	ldr	r3, [pc, #80]	; (8006328 <_fflush_r+0x6c>)
 80062d8:	429c      	cmp	r4, r3
 80062da:	d11b      	bne.n	8006314 <_fflush_r+0x58>
 80062dc:	686c      	ldr	r4, [r5, #4]
 80062de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0ef      	beq.n	80062c6 <_fflush_r+0xa>
 80062e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062e8:	07d0      	lsls	r0, r2, #31
 80062ea:	d404      	bmi.n	80062f6 <_fflush_r+0x3a>
 80062ec:	0599      	lsls	r1, r3, #22
 80062ee:	d402      	bmi.n	80062f6 <_fflush_r+0x3a>
 80062f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062f2:	f000 f915 	bl	8006520 <__retarget_lock_acquire_recursive>
 80062f6:	4628      	mov	r0, r5
 80062f8:	4621      	mov	r1, r4
 80062fa:	f7ff ff59 	bl	80061b0 <__sflush_r>
 80062fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006300:	07da      	lsls	r2, r3, #31
 8006302:	4605      	mov	r5, r0
 8006304:	d4e0      	bmi.n	80062c8 <_fflush_r+0xc>
 8006306:	89a3      	ldrh	r3, [r4, #12]
 8006308:	059b      	lsls	r3, r3, #22
 800630a:	d4dd      	bmi.n	80062c8 <_fflush_r+0xc>
 800630c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800630e:	f000 f908 	bl	8006522 <__retarget_lock_release_recursive>
 8006312:	e7d9      	b.n	80062c8 <_fflush_r+0xc>
 8006314:	4b05      	ldr	r3, [pc, #20]	; (800632c <_fflush_r+0x70>)
 8006316:	429c      	cmp	r4, r3
 8006318:	d101      	bne.n	800631e <_fflush_r+0x62>
 800631a:	68ac      	ldr	r4, [r5, #8]
 800631c:	e7df      	b.n	80062de <_fflush_r+0x22>
 800631e:	4b04      	ldr	r3, [pc, #16]	; (8006330 <_fflush_r+0x74>)
 8006320:	429c      	cmp	r4, r3
 8006322:	bf08      	it	eq
 8006324:	68ec      	ldreq	r4, [r5, #12]
 8006326:	e7da      	b.n	80062de <_fflush_r+0x22>
 8006328:	08006bc4 	.word	0x08006bc4
 800632c:	08006be4 	.word	0x08006be4
 8006330:	08006ba4 	.word	0x08006ba4

08006334 <std>:
 8006334:	2300      	movs	r3, #0
 8006336:	b510      	push	{r4, lr}
 8006338:	4604      	mov	r4, r0
 800633a:	e9c0 3300 	strd	r3, r3, [r0]
 800633e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006342:	6083      	str	r3, [r0, #8]
 8006344:	8181      	strh	r1, [r0, #12]
 8006346:	6643      	str	r3, [r0, #100]	; 0x64
 8006348:	81c2      	strh	r2, [r0, #14]
 800634a:	6183      	str	r3, [r0, #24]
 800634c:	4619      	mov	r1, r3
 800634e:	2208      	movs	r2, #8
 8006350:	305c      	adds	r0, #92	; 0x5c
 8006352:	f7fd fd1f 	bl	8003d94 <memset>
 8006356:	4b05      	ldr	r3, [pc, #20]	; (800636c <std+0x38>)
 8006358:	6263      	str	r3, [r4, #36]	; 0x24
 800635a:	4b05      	ldr	r3, [pc, #20]	; (8006370 <std+0x3c>)
 800635c:	62a3      	str	r3, [r4, #40]	; 0x28
 800635e:	4b05      	ldr	r3, [pc, #20]	; (8006374 <std+0x40>)
 8006360:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006362:	4b05      	ldr	r3, [pc, #20]	; (8006378 <std+0x44>)
 8006364:	6224      	str	r4, [r4, #32]
 8006366:	6323      	str	r3, [r4, #48]	; 0x30
 8006368:	bd10      	pop	{r4, pc}
 800636a:	bf00      	nop
 800636c:	08006679 	.word	0x08006679
 8006370:	0800669b 	.word	0x0800669b
 8006374:	080066d3 	.word	0x080066d3
 8006378:	080066f7 	.word	0x080066f7

0800637c <_cleanup_r>:
 800637c:	4901      	ldr	r1, [pc, #4]	; (8006384 <_cleanup_r+0x8>)
 800637e:	f000 b8af 	b.w	80064e0 <_fwalk_reent>
 8006382:	bf00      	nop
 8006384:	080062bd 	.word	0x080062bd

08006388 <__sfmoreglue>:
 8006388:	b570      	push	{r4, r5, r6, lr}
 800638a:	2268      	movs	r2, #104	; 0x68
 800638c:	1e4d      	subs	r5, r1, #1
 800638e:	4355      	muls	r5, r2
 8006390:	460e      	mov	r6, r1
 8006392:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006396:	f7ff fc09 	bl	8005bac <_malloc_r>
 800639a:	4604      	mov	r4, r0
 800639c:	b140      	cbz	r0, 80063b0 <__sfmoreglue+0x28>
 800639e:	2100      	movs	r1, #0
 80063a0:	e9c0 1600 	strd	r1, r6, [r0]
 80063a4:	300c      	adds	r0, #12
 80063a6:	60a0      	str	r0, [r4, #8]
 80063a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80063ac:	f7fd fcf2 	bl	8003d94 <memset>
 80063b0:	4620      	mov	r0, r4
 80063b2:	bd70      	pop	{r4, r5, r6, pc}

080063b4 <__sfp_lock_acquire>:
 80063b4:	4801      	ldr	r0, [pc, #4]	; (80063bc <__sfp_lock_acquire+0x8>)
 80063b6:	f000 b8b3 	b.w	8006520 <__retarget_lock_acquire_recursive>
 80063ba:	bf00      	nop
 80063bc:	20000275 	.word	0x20000275

080063c0 <__sfp_lock_release>:
 80063c0:	4801      	ldr	r0, [pc, #4]	; (80063c8 <__sfp_lock_release+0x8>)
 80063c2:	f000 b8ae 	b.w	8006522 <__retarget_lock_release_recursive>
 80063c6:	bf00      	nop
 80063c8:	20000275 	.word	0x20000275

080063cc <__sinit_lock_acquire>:
 80063cc:	4801      	ldr	r0, [pc, #4]	; (80063d4 <__sinit_lock_acquire+0x8>)
 80063ce:	f000 b8a7 	b.w	8006520 <__retarget_lock_acquire_recursive>
 80063d2:	bf00      	nop
 80063d4:	20000276 	.word	0x20000276

080063d8 <__sinit_lock_release>:
 80063d8:	4801      	ldr	r0, [pc, #4]	; (80063e0 <__sinit_lock_release+0x8>)
 80063da:	f000 b8a2 	b.w	8006522 <__retarget_lock_release_recursive>
 80063de:	bf00      	nop
 80063e0:	20000276 	.word	0x20000276

080063e4 <__sinit>:
 80063e4:	b510      	push	{r4, lr}
 80063e6:	4604      	mov	r4, r0
 80063e8:	f7ff fff0 	bl	80063cc <__sinit_lock_acquire>
 80063ec:	69a3      	ldr	r3, [r4, #24]
 80063ee:	b11b      	cbz	r3, 80063f8 <__sinit+0x14>
 80063f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f4:	f7ff bff0 	b.w	80063d8 <__sinit_lock_release>
 80063f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80063fc:	6523      	str	r3, [r4, #80]	; 0x50
 80063fe:	4b13      	ldr	r3, [pc, #76]	; (800644c <__sinit+0x68>)
 8006400:	4a13      	ldr	r2, [pc, #76]	; (8006450 <__sinit+0x6c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	62a2      	str	r2, [r4, #40]	; 0x28
 8006406:	42a3      	cmp	r3, r4
 8006408:	bf04      	itt	eq
 800640a:	2301      	moveq	r3, #1
 800640c:	61a3      	streq	r3, [r4, #24]
 800640e:	4620      	mov	r0, r4
 8006410:	f000 f820 	bl	8006454 <__sfp>
 8006414:	6060      	str	r0, [r4, #4]
 8006416:	4620      	mov	r0, r4
 8006418:	f000 f81c 	bl	8006454 <__sfp>
 800641c:	60a0      	str	r0, [r4, #8]
 800641e:	4620      	mov	r0, r4
 8006420:	f000 f818 	bl	8006454 <__sfp>
 8006424:	2200      	movs	r2, #0
 8006426:	60e0      	str	r0, [r4, #12]
 8006428:	2104      	movs	r1, #4
 800642a:	6860      	ldr	r0, [r4, #4]
 800642c:	f7ff ff82 	bl	8006334 <std>
 8006430:	68a0      	ldr	r0, [r4, #8]
 8006432:	2201      	movs	r2, #1
 8006434:	2109      	movs	r1, #9
 8006436:	f7ff ff7d 	bl	8006334 <std>
 800643a:	68e0      	ldr	r0, [r4, #12]
 800643c:	2202      	movs	r2, #2
 800643e:	2112      	movs	r1, #18
 8006440:	f7ff ff78 	bl	8006334 <std>
 8006444:	2301      	movs	r3, #1
 8006446:	61a3      	str	r3, [r4, #24]
 8006448:	e7d2      	b.n	80063f0 <__sinit+0xc>
 800644a:	bf00      	nop
 800644c:	08006828 	.word	0x08006828
 8006450:	0800637d 	.word	0x0800637d

08006454 <__sfp>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	4607      	mov	r7, r0
 8006458:	f7ff ffac 	bl	80063b4 <__sfp_lock_acquire>
 800645c:	4b1e      	ldr	r3, [pc, #120]	; (80064d8 <__sfp+0x84>)
 800645e:	681e      	ldr	r6, [r3, #0]
 8006460:	69b3      	ldr	r3, [r6, #24]
 8006462:	b913      	cbnz	r3, 800646a <__sfp+0x16>
 8006464:	4630      	mov	r0, r6
 8006466:	f7ff ffbd 	bl	80063e4 <__sinit>
 800646a:	3648      	adds	r6, #72	; 0x48
 800646c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006470:	3b01      	subs	r3, #1
 8006472:	d503      	bpl.n	800647c <__sfp+0x28>
 8006474:	6833      	ldr	r3, [r6, #0]
 8006476:	b30b      	cbz	r3, 80064bc <__sfp+0x68>
 8006478:	6836      	ldr	r6, [r6, #0]
 800647a:	e7f7      	b.n	800646c <__sfp+0x18>
 800647c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006480:	b9d5      	cbnz	r5, 80064b8 <__sfp+0x64>
 8006482:	4b16      	ldr	r3, [pc, #88]	; (80064dc <__sfp+0x88>)
 8006484:	60e3      	str	r3, [r4, #12]
 8006486:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800648a:	6665      	str	r5, [r4, #100]	; 0x64
 800648c:	f000 f847 	bl	800651e <__retarget_lock_init_recursive>
 8006490:	f7ff ff96 	bl	80063c0 <__sfp_lock_release>
 8006494:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006498:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800649c:	6025      	str	r5, [r4, #0]
 800649e:	61a5      	str	r5, [r4, #24]
 80064a0:	2208      	movs	r2, #8
 80064a2:	4629      	mov	r1, r5
 80064a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80064a8:	f7fd fc74 	bl	8003d94 <memset>
 80064ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80064b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80064b4:	4620      	mov	r0, r4
 80064b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b8:	3468      	adds	r4, #104	; 0x68
 80064ba:	e7d9      	b.n	8006470 <__sfp+0x1c>
 80064bc:	2104      	movs	r1, #4
 80064be:	4638      	mov	r0, r7
 80064c0:	f7ff ff62 	bl	8006388 <__sfmoreglue>
 80064c4:	4604      	mov	r4, r0
 80064c6:	6030      	str	r0, [r6, #0]
 80064c8:	2800      	cmp	r0, #0
 80064ca:	d1d5      	bne.n	8006478 <__sfp+0x24>
 80064cc:	f7ff ff78 	bl	80063c0 <__sfp_lock_release>
 80064d0:	230c      	movs	r3, #12
 80064d2:	603b      	str	r3, [r7, #0]
 80064d4:	e7ee      	b.n	80064b4 <__sfp+0x60>
 80064d6:	bf00      	nop
 80064d8:	08006828 	.word	0x08006828
 80064dc:	ffff0001 	.word	0xffff0001

080064e0 <_fwalk_reent>:
 80064e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064e4:	4606      	mov	r6, r0
 80064e6:	4688      	mov	r8, r1
 80064e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80064ec:	2700      	movs	r7, #0
 80064ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064f2:	f1b9 0901 	subs.w	r9, r9, #1
 80064f6:	d505      	bpl.n	8006504 <_fwalk_reent+0x24>
 80064f8:	6824      	ldr	r4, [r4, #0]
 80064fa:	2c00      	cmp	r4, #0
 80064fc:	d1f7      	bne.n	80064ee <_fwalk_reent+0xe>
 80064fe:	4638      	mov	r0, r7
 8006500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006504:	89ab      	ldrh	r3, [r5, #12]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d907      	bls.n	800651a <_fwalk_reent+0x3a>
 800650a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800650e:	3301      	adds	r3, #1
 8006510:	d003      	beq.n	800651a <_fwalk_reent+0x3a>
 8006512:	4629      	mov	r1, r5
 8006514:	4630      	mov	r0, r6
 8006516:	47c0      	blx	r8
 8006518:	4307      	orrs	r7, r0
 800651a:	3568      	adds	r5, #104	; 0x68
 800651c:	e7e9      	b.n	80064f2 <_fwalk_reent+0x12>

0800651e <__retarget_lock_init_recursive>:
 800651e:	4770      	bx	lr

08006520 <__retarget_lock_acquire_recursive>:
 8006520:	4770      	bx	lr

08006522 <__retarget_lock_release_recursive>:
 8006522:	4770      	bx	lr

08006524 <__swhatbuf_r>:
 8006524:	b570      	push	{r4, r5, r6, lr}
 8006526:	460e      	mov	r6, r1
 8006528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800652c:	2900      	cmp	r1, #0
 800652e:	b096      	sub	sp, #88	; 0x58
 8006530:	4614      	mov	r4, r2
 8006532:	461d      	mov	r5, r3
 8006534:	da08      	bge.n	8006548 <__swhatbuf_r+0x24>
 8006536:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	602a      	str	r2, [r5, #0]
 800653e:	061a      	lsls	r2, r3, #24
 8006540:	d410      	bmi.n	8006564 <__swhatbuf_r+0x40>
 8006542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006546:	e00e      	b.n	8006566 <__swhatbuf_r+0x42>
 8006548:	466a      	mov	r2, sp
 800654a:	f000 f8fb 	bl	8006744 <_fstat_r>
 800654e:	2800      	cmp	r0, #0
 8006550:	dbf1      	blt.n	8006536 <__swhatbuf_r+0x12>
 8006552:	9a01      	ldr	r2, [sp, #4]
 8006554:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006558:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800655c:	425a      	negs	r2, r3
 800655e:	415a      	adcs	r2, r3
 8006560:	602a      	str	r2, [r5, #0]
 8006562:	e7ee      	b.n	8006542 <__swhatbuf_r+0x1e>
 8006564:	2340      	movs	r3, #64	; 0x40
 8006566:	2000      	movs	r0, #0
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	b016      	add	sp, #88	; 0x58
 800656c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006570 <__smakebuf_r>:
 8006570:	898b      	ldrh	r3, [r1, #12]
 8006572:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006574:	079d      	lsls	r5, r3, #30
 8006576:	4606      	mov	r6, r0
 8006578:	460c      	mov	r4, r1
 800657a:	d507      	bpl.n	800658c <__smakebuf_r+0x1c>
 800657c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	6123      	str	r3, [r4, #16]
 8006584:	2301      	movs	r3, #1
 8006586:	6163      	str	r3, [r4, #20]
 8006588:	b002      	add	sp, #8
 800658a:	bd70      	pop	{r4, r5, r6, pc}
 800658c:	ab01      	add	r3, sp, #4
 800658e:	466a      	mov	r2, sp
 8006590:	f7ff ffc8 	bl	8006524 <__swhatbuf_r>
 8006594:	9900      	ldr	r1, [sp, #0]
 8006596:	4605      	mov	r5, r0
 8006598:	4630      	mov	r0, r6
 800659a:	f7ff fb07 	bl	8005bac <_malloc_r>
 800659e:	b948      	cbnz	r0, 80065b4 <__smakebuf_r+0x44>
 80065a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065a4:	059a      	lsls	r2, r3, #22
 80065a6:	d4ef      	bmi.n	8006588 <__smakebuf_r+0x18>
 80065a8:	f023 0303 	bic.w	r3, r3, #3
 80065ac:	f043 0302 	orr.w	r3, r3, #2
 80065b0:	81a3      	strh	r3, [r4, #12]
 80065b2:	e7e3      	b.n	800657c <__smakebuf_r+0xc>
 80065b4:	4b0d      	ldr	r3, [pc, #52]	; (80065ec <__smakebuf_r+0x7c>)
 80065b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	6020      	str	r0, [r4, #0]
 80065bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065c0:	81a3      	strh	r3, [r4, #12]
 80065c2:	9b00      	ldr	r3, [sp, #0]
 80065c4:	6163      	str	r3, [r4, #20]
 80065c6:	9b01      	ldr	r3, [sp, #4]
 80065c8:	6120      	str	r0, [r4, #16]
 80065ca:	b15b      	cbz	r3, 80065e4 <__smakebuf_r+0x74>
 80065cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065d0:	4630      	mov	r0, r6
 80065d2:	f000 f8c9 	bl	8006768 <_isatty_r>
 80065d6:	b128      	cbz	r0, 80065e4 <__smakebuf_r+0x74>
 80065d8:	89a3      	ldrh	r3, [r4, #12]
 80065da:	f023 0303 	bic.w	r3, r3, #3
 80065de:	f043 0301 	orr.w	r3, r3, #1
 80065e2:	81a3      	strh	r3, [r4, #12]
 80065e4:	89a0      	ldrh	r0, [r4, #12]
 80065e6:	4305      	orrs	r5, r0
 80065e8:	81a5      	strh	r5, [r4, #12]
 80065ea:	e7cd      	b.n	8006588 <__smakebuf_r+0x18>
 80065ec:	0800637d 	.word	0x0800637d

080065f0 <_raise_r>:
 80065f0:	291f      	cmp	r1, #31
 80065f2:	b538      	push	{r3, r4, r5, lr}
 80065f4:	4604      	mov	r4, r0
 80065f6:	460d      	mov	r5, r1
 80065f8:	d904      	bls.n	8006604 <_raise_r+0x14>
 80065fa:	2316      	movs	r3, #22
 80065fc:	6003      	str	r3, [r0, #0]
 80065fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006606:	b112      	cbz	r2, 800660e <_raise_r+0x1e>
 8006608:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800660c:	b94b      	cbnz	r3, 8006622 <_raise_r+0x32>
 800660e:	4620      	mov	r0, r4
 8006610:	f000 f830 	bl	8006674 <_getpid_r>
 8006614:	462a      	mov	r2, r5
 8006616:	4601      	mov	r1, r0
 8006618:	4620      	mov	r0, r4
 800661a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800661e:	f000 b817 	b.w	8006650 <_kill_r>
 8006622:	2b01      	cmp	r3, #1
 8006624:	d00a      	beq.n	800663c <_raise_r+0x4c>
 8006626:	1c59      	adds	r1, r3, #1
 8006628:	d103      	bne.n	8006632 <_raise_r+0x42>
 800662a:	2316      	movs	r3, #22
 800662c:	6003      	str	r3, [r0, #0]
 800662e:	2001      	movs	r0, #1
 8006630:	e7e7      	b.n	8006602 <_raise_r+0x12>
 8006632:	2400      	movs	r4, #0
 8006634:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006638:	4628      	mov	r0, r5
 800663a:	4798      	blx	r3
 800663c:	2000      	movs	r0, #0
 800663e:	e7e0      	b.n	8006602 <_raise_r+0x12>

08006640 <raise>:
 8006640:	4b02      	ldr	r3, [pc, #8]	; (800664c <raise+0xc>)
 8006642:	4601      	mov	r1, r0
 8006644:	6818      	ldr	r0, [r3, #0]
 8006646:	f7ff bfd3 	b.w	80065f0 <_raise_r>
 800664a:	bf00      	nop
 800664c:	2000000c 	.word	0x2000000c

08006650 <_kill_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d07      	ldr	r5, [pc, #28]	; (8006670 <_kill_r+0x20>)
 8006654:	2300      	movs	r3, #0
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	4611      	mov	r1, r2
 800665c:	602b      	str	r3, [r5, #0]
 800665e:	f7fa fc53 	bl	8000f08 <_kill>
 8006662:	1c43      	adds	r3, r0, #1
 8006664:	d102      	bne.n	800666c <_kill_r+0x1c>
 8006666:	682b      	ldr	r3, [r5, #0]
 8006668:	b103      	cbz	r3, 800666c <_kill_r+0x1c>
 800666a:	6023      	str	r3, [r4, #0]
 800666c:	bd38      	pop	{r3, r4, r5, pc}
 800666e:	bf00      	nop
 8006670:	20000270 	.word	0x20000270

08006674 <_getpid_r>:
 8006674:	f7fa bc40 	b.w	8000ef8 <_getpid>

08006678 <__sread>:
 8006678:	b510      	push	{r4, lr}
 800667a:	460c      	mov	r4, r1
 800667c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006680:	f000 f894 	bl	80067ac <_read_r>
 8006684:	2800      	cmp	r0, #0
 8006686:	bfab      	itete	ge
 8006688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800668a:	89a3      	ldrhlt	r3, [r4, #12]
 800668c:	181b      	addge	r3, r3, r0
 800668e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006692:	bfac      	ite	ge
 8006694:	6563      	strge	r3, [r4, #84]	; 0x54
 8006696:	81a3      	strhlt	r3, [r4, #12]
 8006698:	bd10      	pop	{r4, pc}

0800669a <__swrite>:
 800669a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800669e:	461f      	mov	r7, r3
 80066a0:	898b      	ldrh	r3, [r1, #12]
 80066a2:	05db      	lsls	r3, r3, #23
 80066a4:	4605      	mov	r5, r0
 80066a6:	460c      	mov	r4, r1
 80066a8:	4616      	mov	r6, r2
 80066aa:	d505      	bpl.n	80066b8 <__swrite+0x1e>
 80066ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b0:	2302      	movs	r3, #2
 80066b2:	2200      	movs	r2, #0
 80066b4:	f000 f868 	bl	8006788 <_lseek_r>
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066c2:	81a3      	strh	r3, [r4, #12]
 80066c4:	4632      	mov	r2, r6
 80066c6:	463b      	mov	r3, r7
 80066c8:	4628      	mov	r0, r5
 80066ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066ce:	f000 b817 	b.w	8006700 <_write_r>

080066d2 <__sseek>:
 80066d2:	b510      	push	{r4, lr}
 80066d4:	460c      	mov	r4, r1
 80066d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066da:	f000 f855 	bl	8006788 <_lseek_r>
 80066de:	1c43      	adds	r3, r0, #1
 80066e0:	89a3      	ldrh	r3, [r4, #12]
 80066e2:	bf15      	itete	ne
 80066e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80066e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066ee:	81a3      	strheq	r3, [r4, #12]
 80066f0:	bf18      	it	ne
 80066f2:	81a3      	strhne	r3, [r4, #12]
 80066f4:	bd10      	pop	{r4, pc}

080066f6 <__sclose>:
 80066f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066fa:	f000 b813 	b.w	8006724 <_close_r>
	...

08006700 <_write_r>:
 8006700:	b538      	push	{r3, r4, r5, lr}
 8006702:	4d07      	ldr	r5, [pc, #28]	; (8006720 <_write_r+0x20>)
 8006704:	4604      	mov	r4, r0
 8006706:	4608      	mov	r0, r1
 8006708:	4611      	mov	r1, r2
 800670a:	2200      	movs	r2, #0
 800670c:	602a      	str	r2, [r5, #0]
 800670e:	461a      	mov	r2, r3
 8006710:	f7fa fc31 	bl	8000f76 <_write>
 8006714:	1c43      	adds	r3, r0, #1
 8006716:	d102      	bne.n	800671e <_write_r+0x1e>
 8006718:	682b      	ldr	r3, [r5, #0]
 800671a:	b103      	cbz	r3, 800671e <_write_r+0x1e>
 800671c:	6023      	str	r3, [r4, #0]
 800671e:	bd38      	pop	{r3, r4, r5, pc}
 8006720:	20000270 	.word	0x20000270

08006724 <_close_r>:
 8006724:	b538      	push	{r3, r4, r5, lr}
 8006726:	4d06      	ldr	r5, [pc, #24]	; (8006740 <_close_r+0x1c>)
 8006728:	2300      	movs	r3, #0
 800672a:	4604      	mov	r4, r0
 800672c:	4608      	mov	r0, r1
 800672e:	602b      	str	r3, [r5, #0]
 8006730:	f7fa fc3d 	bl	8000fae <_close>
 8006734:	1c43      	adds	r3, r0, #1
 8006736:	d102      	bne.n	800673e <_close_r+0x1a>
 8006738:	682b      	ldr	r3, [r5, #0]
 800673a:	b103      	cbz	r3, 800673e <_close_r+0x1a>
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	bd38      	pop	{r3, r4, r5, pc}
 8006740:	20000270 	.word	0x20000270

08006744 <_fstat_r>:
 8006744:	b538      	push	{r3, r4, r5, lr}
 8006746:	4d07      	ldr	r5, [pc, #28]	; (8006764 <_fstat_r+0x20>)
 8006748:	2300      	movs	r3, #0
 800674a:	4604      	mov	r4, r0
 800674c:	4608      	mov	r0, r1
 800674e:	4611      	mov	r1, r2
 8006750:	602b      	str	r3, [r5, #0]
 8006752:	f7fa fc38 	bl	8000fc6 <_fstat>
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	d102      	bne.n	8006760 <_fstat_r+0x1c>
 800675a:	682b      	ldr	r3, [r5, #0]
 800675c:	b103      	cbz	r3, 8006760 <_fstat_r+0x1c>
 800675e:	6023      	str	r3, [r4, #0]
 8006760:	bd38      	pop	{r3, r4, r5, pc}
 8006762:	bf00      	nop
 8006764:	20000270 	.word	0x20000270

08006768 <_isatty_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4d06      	ldr	r5, [pc, #24]	; (8006784 <_isatty_r+0x1c>)
 800676c:	2300      	movs	r3, #0
 800676e:	4604      	mov	r4, r0
 8006770:	4608      	mov	r0, r1
 8006772:	602b      	str	r3, [r5, #0]
 8006774:	f7fa fc37 	bl	8000fe6 <_isatty>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d102      	bne.n	8006782 <_isatty_r+0x1a>
 800677c:	682b      	ldr	r3, [r5, #0]
 800677e:	b103      	cbz	r3, 8006782 <_isatty_r+0x1a>
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	20000270 	.word	0x20000270

08006788 <_lseek_r>:
 8006788:	b538      	push	{r3, r4, r5, lr}
 800678a:	4d07      	ldr	r5, [pc, #28]	; (80067a8 <_lseek_r+0x20>)
 800678c:	4604      	mov	r4, r0
 800678e:	4608      	mov	r0, r1
 8006790:	4611      	mov	r1, r2
 8006792:	2200      	movs	r2, #0
 8006794:	602a      	str	r2, [r5, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	f7fa fc30 	bl	8000ffc <_lseek>
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	d102      	bne.n	80067a6 <_lseek_r+0x1e>
 80067a0:	682b      	ldr	r3, [r5, #0]
 80067a2:	b103      	cbz	r3, 80067a6 <_lseek_r+0x1e>
 80067a4:	6023      	str	r3, [r4, #0]
 80067a6:	bd38      	pop	{r3, r4, r5, pc}
 80067a8:	20000270 	.word	0x20000270

080067ac <_read_r>:
 80067ac:	b538      	push	{r3, r4, r5, lr}
 80067ae:	4d07      	ldr	r5, [pc, #28]	; (80067cc <_read_r+0x20>)
 80067b0:	4604      	mov	r4, r0
 80067b2:	4608      	mov	r0, r1
 80067b4:	4611      	mov	r1, r2
 80067b6:	2200      	movs	r2, #0
 80067b8:	602a      	str	r2, [r5, #0]
 80067ba:	461a      	mov	r2, r3
 80067bc:	f7fa fbbe 	bl	8000f3c <_read>
 80067c0:	1c43      	adds	r3, r0, #1
 80067c2:	d102      	bne.n	80067ca <_read_r+0x1e>
 80067c4:	682b      	ldr	r3, [r5, #0]
 80067c6:	b103      	cbz	r3, 80067ca <_read_r+0x1e>
 80067c8:	6023      	str	r3, [r4, #0]
 80067ca:	bd38      	pop	{r3, r4, r5, pc}
 80067cc:	20000270 	.word	0x20000270

080067d0 <_init>:
 80067d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d2:	bf00      	nop
 80067d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067d6:	bc08      	pop	{r3}
 80067d8:	469e      	mov	lr, r3
 80067da:	4770      	bx	lr

080067dc <_fini>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	bf00      	nop
 80067e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e2:	bc08      	pop	{r3}
 80067e4:	469e      	mov	lr, r3
 80067e6:	4770      	bx	lr
