Timing Analyzer report for ed_synth
Mon Jun  2 16:22:00 2025
Quartus Prime Version 24.3.1 Build 102 01/14/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow fix6 100C Model
 15. Metastability Summary Slow fix6 0C Model
 16. Metastability Summary Fast fix6 0C Model
 17. Metastability Summary Fast fix6 100C Model
 18. Setup Transfers
 19. Hold Transfers
 20. Recovery Transfers
 21. Removal Transfers
---- Setup Reports ----
     ---- user_pll|altera_iopll_inst_outclk0 Reports ----
           22. Command Info
           23. Summary of Paths
           24. Path #1: Setup slack is 0.504 
           25. Path #2: Setup slack is 0.528 
           26. Path #3: Setup slack is 0.528 
           27. Path #4: Setup slack is 0.528 
           28. Path #5: Setup slack is 0.529 
           29. Path #6: Setup slack is 0.529 
           30. Path #7: Setup slack is 0.529 
           31. Path #8: Setup slack is 0.529 
           32. Path #9: Setup slack is 0.529 
           33. Path #10: Setup slack is 0.529 
     ---- user_pll|altera_iopll_inst_outclk1 Reports ----
           34. Command Info
           35. Summary of Paths
           36. Path #1: Setup slack is 3.880 
           37. Path #2: Setup slack is 3.898 
           38. Path #3: Setup slack is 3.900 
           39. Path #4: Setup slack is 3.901 
           40. Path #5: Setup slack is 3.914 
           41. Path #6: Setup slack is 3.918 
           42. Path #7: Setup slack is 3.919 
           43. Path #8: Setup slack is 3.932 
           44. Path #9: Setup slack is 3.934 
           45. Path #10: Setup slack is 3.935 
     ---- altera_reserved_tck Reports ----
           46. Command Info
           47. Summary of Paths
           48. Path #1: Setup slack is 12.122 
           49. Path #2: Setup slack is 21.961 
           50. Path #3: Setup slack is 21.978 
           51. Path #4: Setup slack is 22.054 
           52. Path #5: Setup slack is 22.081 
           53. Path #6: Setup slack is 22.118 
           54. Path #7: Setup slack is 22.124 
           55. Path #8: Setup slack is 22.137 
           56. Path #9: Setup slack is 22.161 
           57. Path #10: Setup slack is 22.163 
---- Hold Reports ----
     ---- user_pll|altera_iopll_inst_outclk0 Reports ----
           58. Command Info
           59. Summary of Paths
           60. Path #1: Hold slack is 0.000 
           61. Path #2: Hold slack is 0.000 
           62. Path #3: Hold slack is 0.000 
           63. Path #4: Hold slack is 0.000 
           64. Path #5: Hold slack is 0.000 
           65. Path #6: Hold slack is 0.000 
           66. Path #7: Hold slack is 0.001 
           67. Path #8: Hold slack is 0.001 
           68. Path #9: Hold slack is 0.002 
           69. Path #10: Hold slack is 0.002 
     ---- user_pll|altera_iopll_inst_outclk1 Reports ----
           70. Command Info
           71. Summary of Paths
           72. Path #1: Hold slack is 0.027 
           73. Path #2: Hold slack is 0.031 
           74. Path #3: Hold slack is 0.033 
           75. Path #4: Hold slack is 0.034 
           76. Path #5: Hold slack is 0.037 
           77. Path #6: Hold slack is 0.043 
           78. Path #7: Hold slack is 0.048 
           79. Path #8: Hold slack is 0.049 
           80. Path #9: Hold slack is 0.050 
           81. Path #10: Hold slack is 0.051 
     ---- altera_reserved_tck Reports ----
           82. Command Info
           83. Summary of Paths
           84. Path #1: Hold slack is 0.115 
           85. Path #2: Hold slack is 0.115 
           86. Path #3: Hold slack is 0.116 
           87. Path #4: Hold slack is 0.117 
           88. Path #5: Hold slack is 0.118 
           89. Path #6: Hold slack is 0.118 
           90. Path #7: Hold slack is 0.119 
           91. Path #8: Hold slack is 0.120 
           92. Path #9: Hold slack is 0.121 
           93. Path #10: Hold slack is 0.121 
     ---- emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 Reports ----
           94. Command Info
           95. Summary of Paths
           96. Path #1: Hold slack is 0.409 
           97. Path #2: Hold slack is 0.413 
           98. Path #3: Hold slack is 0.418 
---- Recovery Reports ----
     ---- user_pll|altera_iopll_inst_outclk0 Reports ----
           99. Command Info
          100. Summary of Paths
          101. Path #1: Recovery slack is 2.159 
          102. Path #2: Recovery slack is 2.159 
          103. Path #3: Recovery slack is 2.160 
     ---- user_pll|altera_iopll_inst_outclk1 Reports ----
          104. Command Info
          105. Summary of Paths
          106. Path #1: Recovery slack is 6.039 
          107. Path #2: Recovery slack is 6.040 
          108. Path #3: Recovery slack is 6.040 
          109. Path #4: Recovery slack is 6.497 
          110. Path #5: Recovery slack is 6.540 
          111. Path #6: Recovery slack is 6.542 
          112. Path #7: Recovery slack is 6.542 
          113. Path #8: Recovery slack is 6.543 
          114. Path #9: Recovery slack is 6.563 
          115. Path #10: Recovery slack is 6.563 
     ---- altera_reserved_tck Reports ----
          116. Command Info
          117. Summary of Paths
          118. Path #1: Recovery slack is 59.864 
          119. Path #2: Recovery slack is 59.864 
          120. Path #3: Recovery slack is 59.864 
          121. Path #4: Recovery slack is 60.594 
          122. Path #5: Recovery slack is 60.824 
          123. Path #6: Recovery slack is 60.828 
          124. Path #7: Recovery slack is 60.971 
          125. Path #8: Recovery slack is 60.971 
          126. Path #9: Recovery slack is 60.973 
          127. Path #10: Recovery slack is 61.088 
---- Removal Reports ----
     ---- user_pll|altera_iopll_inst_outclk1 Reports ----
          128. Command Info
          129. Summary of Paths
          130. Path #1: Removal slack is 0.171 
          131. Path #2: Removal slack is 0.171 
          132. Path #3: Removal slack is 0.171 
          133. Path #4: Removal slack is 0.172 
          134. Path #5: Removal slack is 0.182 
          135. Path #6: Removal slack is 0.182 
          136. Path #7: Removal slack is 0.182 
          137. Path #8: Removal slack is 0.183 
          138. Path #9: Removal slack is 0.183 
          139. Path #10: Removal slack is 0.184 
     ---- altera_reserved_tck Reports ----
          140. Command Info
          141. Summary of Paths
          142. Path #1: Removal slack is 0.187 
          143. Path #2: Removal slack is 0.188 
          144. Path #3: Removal slack is 0.190 
          145. Path #4: Removal slack is 0.192 
          146. Path #5: Removal slack is 0.192 
          147. Path #6: Removal slack is 0.193 
          148. Path #7: Removal slack is 0.194 
          149. Path #8: Removal slack is 0.195 
          150. Path #9: Removal slack is 0.195 
          151. Path #10: Removal slack is 0.196 
     ---- user_pll|altera_iopll_inst_outclk0 Reports ----
          152. Command Info
          153. Summary of Paths
          154. Path #1: Removal slack is 0.748 
          155. Path #2: Removal slack is 0.748 
          156. Path #3: Removal slack is 0.749 
157. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     158. Unconstrained Paths Summary
     159. Clock Status Summary
160. INI Usage
161. Multicorner Timing Analysis Summary
162. Design Assistant (Signoff) Results - 2 of 85 Rules Failed
163. FLP-10501 - Top-Level Ports Without Pin Location Assignment
164. RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain
165. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
166. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
167. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
168. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
169. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
170. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
171. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
172. CDC-50011 - Combinational Logic Before Synchronizer Chain
173. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
174. CLK-30026 - Missing Clock Assignment
175. CLK-30027 - Multiple Clock Assignments Found
176. CLK-30028 - Invalid Generated Clock
177. CLK-30029 - Invalid Clock Assignments
178. CLK-30030 - PLL Setting Violation
179. CLK-30033 - Invalid Clock Group Assignment
180. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
181. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
182. CLK-30042 - Incorrect Clock Group Type
183. RES-50001 - Asynchronous Reset Is Not Synchronized
184. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
185. RES-50003 - Asynchronous Reset with Insufficient Constraints
186. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
187. TMC-20011 - Missing Input Delay Constraint
188. TMC-20012 - Missing Output Delay Constraint
189. TMC-20013 - Partial Input Delay
190. TMC-20014 - Partial Output Delay
191. TMC-20015 - Inconsistent Min-Max Delay
192. TMC-20016 - Invalid Reference Pin
193. TMC-20017 - Loops Detected
194. TMC-20019 - Partial Multicycle Assignment
195. TMC-20022 - I/O Delay Assignment Missing Parameters
196. TMC-20023 - Invalid Set Net Delay Assignment
197. TMC-20027 - Collection Filter Matching Multiple Types
198. TMC-30041 - Constraint with Invalid Clock Reference
199. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
200. CLK-30031 - Input Delay Assigned to Clock
201. CLK-30032 - Improper Clock Targets
202. FLP-10000 - Physical RAM with Utilization Below Threshold
203. LNT-30023 - Reset Nets with Polarity Conflict
204. TMC-20018 - Unsupported Latches Detected
205. TMC-20021 - Partial Min-Max Delay Assignment
206. TMC-20024 - Synchronous Data Delay Assignment
207. TMC-20025 - Ignored or Overridden Constraints
208. TMC-20026 - Empty Collection Due To Unmatched Filter
209. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
210. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
211. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
212. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
213. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
214. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
215. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
216. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
217. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
218. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
219. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
220. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
221. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
222. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
223. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
224. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
225. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
226. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
227. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
228. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
229. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
230. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
231. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
232. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
233. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
234. CDC-50101 - Intra-Clock False Path Synchronizer
235. CDC-50102 - Synchronizer after CDC Topology with Control Signal
236. FLP-40006 - Pipelining Registers That Might Be Recoverable
237. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
238. RES-50010 - Reset Synchronizer Chains with Constant Output
239. RES-50101 - Intra-Clock False Path Reset Synchronizer
240. TMC-20020 - Invalid Multicycle Assignment
241. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
242. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
243. TMC-20552 - User Selected Duplication Candidate was Rejected
244. TMC-20601 - Registers with High Immediate Fan-Out Tension
245. TMC-20602 - Registers with High Timing Path Endpoint Tension
246. TMC-20603 - Registers with High Immediate Fan-Out Span
247. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 24.3.1 Build 102 01/14/2025 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; ed_synth                                           ;
; Device Family         ; Agilex 5                                           ;
; Device                ; A5ED065BB32AE6SR0                                  ;
; Snapshot              ; final                                              ;
; Timing Models         ; Preliminary                                        ;
; Power Models          ; Preliminary                                        ;
; Device Status         ; Preliminary                                        ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                                                                                       ; Instance                                                                                                                                                                     ; Entity                                                     ; Library                          ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; traffic_generator|hydra_inst|remote_access_jamb|rst_controller                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; traffic_generator|hydra_inst|rst_controller                                                                                                                                  ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; traffic_generator|hydra_inst|rst_controller_001                                                                                                                              ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; rst_controller                                                                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; rst_controller_001                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc                                                             ; rst_controller_002                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                     ;                                                                                                                                                                              ; altera_avalon_st_jtag_interface                            ; altera_jtag_dc_streaming_191     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; traffic_generator|hydra_inst|remote_access_jamb|rst_controller                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; traffic_generator|hydra_inst|rst_controller                                                                                                                                  ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; traffic_generator|hydra_inst|rst_controller_001                                                                                                                              ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; rst_controller                                                                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; rst_controller_001                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc                             ; rst_controller_002                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sdc ;                                                                                                                                                                              ; ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq ; emif_io96b_lpddr4_200            ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_reset_handler/mem_reset_handler_100/synth/mem_reset_handler.sdc                                                ; reset_handler|mem_reset_handler_inst                                                                                                                                         ; ed_synth_reset_handler_mem_reset_handler_100_tz6himy       ; mem_reset_handler_100            ; Yes      ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_rrip/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                 ;                                                                                                                                                                              ; altera_s10_user_rst_clkgate                                ; altera_s10_user_rst_clkgate_1947 ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                       ;                                                                                                                                                                              ; altera_avalon_st_jtag_interface                            ; altera_jtag_dc_streaming_191     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; traffic_generator|hydra_inst|remote_access_jamb|rst_controller                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; traffic_generator|hydra_inst|rst_controller                                                                                                                                  ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; traffic_generator|hydra_inst|rst_controller_001                                                                                                                              ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; rst_controller                                                                                                                                                               ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; rst_controller_001                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc                               ; rst_controller_002                                                                                                                                                           ; altera_reset_controller                                    ; altera_reset_controller_1924     ; No       ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/hydra_global_csr_100/synth/hydra_global_csr.sdc                                              ; traffic_generator|hydra_inst|global_csr                                                                                                                                      ; ed_synth_traffic_generator_hydra_global_csr_100_jz3tbky    ; hydra_global_csr_100             ; Yes      ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_driver_mem_axi4.sdc                                    ; traffic_generator|hydra_inst|driver0_mem_axi4                                                                                                                                ; hydra_mem_axi4_driver_top                                  ; hydra_driver_mem_axi4_100        ; Yes      ; OK     ; Mon Jun  2 16:21:53 2025 ; 00:00:00        ; No         ;
; ip/ed_synth/ed_synth_user_pll/altera_iopll_2000/synth/ed_synth_user_pll_altera_iopll_2000_q2hxwiy.sdc                               ;                                                                                                                                                                              ; ed_synth_user_pll_altera_iopll_2000_q2hxwiy                ; altera_iopll_2000                ; No       ; OK     ; Mon Jun  2 16:21:54 2025 ; 00:00:01        ; No         ;
; jtag_example.sdc                                                                                                                    ;                                                                                                                                                                              ;                                                            ;                                  ; No       ; OK     ; Mon Jun  2 16:21:54 2025 ; 00:00:00        ; No         ;
; C:/LPDDR_test/baseline_3906/qii/qdb/.t/683e04c456a4.tmp/.temp/cpt_proxy/default_jtag.sdc                                            ;                                                                                                                                                                              ; alt_sld_fab_0                                              ; altera_work                      ; No       ; OK     ; Mon Jun  2 16:21:54 2025 ; 00:00:00        ; No         ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/LPDDR_test/baseline_3906/qii/).


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                 ; Source                                                                                                                                               ; Targets                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                     ; Base      ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { altera_reserved_tck }                                                                                                                                  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                  ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                              ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg }                                            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                  ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                              ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c1cntr_reg }                                            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in  ; Base      ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0] }                                                                                                               ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff ; Generated ; 1.250  ; 800.0 MHz ; 0.625 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]                                                                                                               ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in  ; Base      ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1] }                                                                                                               ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff ; Generated ; 1.250  ; 800.0 MHz ; 0.625 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]                                                                                                               ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in  ; Base      ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2] }                                                                                                               ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff ; Generated ; 1.250  ; 800.0 MHz ; 0.625 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]                                                                                                               ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in  ; Base      ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3] }                                                                                                               ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff ; Generated ; 1.250  ; 800.0 MHz ; 0.625 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]                                                                                                               ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p                            ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_fa.fa_c2p_hmc~div_reg }                  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c                            ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_fa.fa_p2c_hmc~div_reg }                  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c                              ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg }  ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated                       ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                         ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated } ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                  ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                            ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0 }                                       ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_sync_0                             ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c1cntr_reg                                            ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph1 }                                       ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr                                  ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; ref_clk_clk                                                                                                                                          ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~ncntr_reg }                                             ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                  ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { ref_clk_clk }                                                                                                                                          ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                 ; Generated ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ; 1         ; 8           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; ref_clk_clk                                                                                                                                          ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0] }                                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                           ; Generated ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ;            ; 1         ; 8           ;       ;        ;           ;            ; false    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; ref_clk_clk                                                                                                                                          ; { emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|vco_clk_periph }                                        ;
; internal_clk                                                                            ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg }                            ;
; user_pll|altera_iopll_inst_m_cnt_clk                                                    ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                  ; { user_pll|altera_iopll_inst|tennm_ph2_iopll~mcntr_reg }                                                                                                 ;
; user_pll|altera_iopll_inst_n_cnt_clk                                                    ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                  ; { user_pll|altera_iopll_inst|tennm_ph2_iopll~ncntr_reg }                                                                                                 ;
; user_pll|altera_iopll_inst_outclk0                                                      ; Generated ; 4.545  ; 220.0 MHz ; 0.000 ; 2.272  ; 50.00      ; 10        ; 22          ;       ;        ;           ;            ; false    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                  ; { user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0] }                                                                                                ;
; user_pll|altera_iopll_inst_outclk1                                                      ; Generated ; 9.090  ; 110.0 MHz ; 0.000 ; 4.545  ; 50.00      ; 20        ; 22          ;       ;        ;           ;            ; false    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                  ; { user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1] }                                                                                                ;
; user_pll|altera_iopll_inst_refclk                                                       ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                        ;                                                                                                                                                      ; { ref_clk_usr_pll_clk }                                                                                                                                  ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                     ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; user_pll|altera_iopll_inst_refclk                                                      ; ref_clk_usr_pll_clk                                                                                                                                  ; { user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0 }                                                                                                  ;
+-----------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Pass        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; Medium      ;
+------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                               ;
+------------+-----------------+------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------------------------------+------+---------------------------------+
; 19.85 MHz  ; 19.85 MHz       ; altera_reserved_tck                ;      ; Slow fix6 100C Model            ;
; 191.94 MHz ; 191.94 MHz      ; user_pll|altera_iopll_inst_outclk1 ;      ; Slow fix6 0C Model              ;
; 247.46 MHz ; 247.46 MHz      ; user_pll|altera_iopll_inst_outclk0 ;      ; Slow fix6 0C Model              ;
+------------+-----------------+------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                      ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                              ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
; user_pll|altera_iopll_inst_outclk0 ; 0.504  ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1 ; 3.880  ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
; altera_reserved_tck                ; 12.122 ; 0.000         ; 0                  ; Slow fix6 100C Model            ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                          ;
+--------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                  ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+--------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; user_pll|altera_iopll_inst_outclk0                     ; 0.000 ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1                     ; 0.027 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
; altera_reserved_tck                                    ; 0.115 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; 0.409 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
+--------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                   ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                              ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
; user_pll|altera_iopll_inst_outclk0 ; 2.159  ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1 ; 6.039  ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
; altera_reserved_tck                ; 59.864 ; 0.000         ; 0                  ; Slow fix6 0C Model              ;
+------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


+-------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                   ;
+------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                              ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------+-------+---------------+--------------------+---------------------------------+
; user_pll|altera_iopll_inst_outclk1 ; 0.171 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
; altera_reserved_tck                ; 0.187 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk0 ; 0.748 ; 0.000         ; 0                  ; Fast fix6 0C Model              ;
+------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                                                                   ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-----------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff ; 0.343  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff ; 0.401  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff ; 0.401  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff ; 0.401  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                           ; 0.433  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                 ; 0.506  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                  ; 0.840  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                  ; 1.137  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk0                                                      ; 1.496  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; internal_clk                                                                            ; 2.399  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                     ; 3.498  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; user_pll|altera_iopll_inst_outclk1                                                      ; 3.783  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                  ; 4.246  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_refclk                                                       ; 4.280  ; 0.000         ; 0                  ; Low Pulse  ; Fast fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p                            ; 4.677  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p                              ; 4.677  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p                              ; 4.677  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p                              ; 4.677  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c                            ; 4.808  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c                              ; 4.808  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c                              ; 4.808  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c                              ; 4.808  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_m_cnt_clk                                                    ; 4.834  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                  ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated                       ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                         ; 4.887  ; 0.000         ; 0                  ; High Pulse ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr                                  ; 4.914  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_n_cnt_clk                                                    ; 4.914  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix6 0C Model              ;
; altera_reserved_tck                                                                     ; 28.559 ; 0.000         ; 0                  ; High Pulse ; Slow fix6 0C Model              ;
+-----------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow fix6 100C Model
Slow fix6 0C Model
Fast fix6 0C Model
Fast fix6 100C Model


----------------------------------------------
; Metastability Summary Slow fix6 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
Worst Case Available Settling Time: 7.040 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 74.7



--------------------------------------------
; Metastability Summary Slow fix6 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
Worst Case Available Settling Time: 6.647 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4.7



--------------------------------------------
; Metastability Summary Fast fix6 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
Worst Case Available Settling Time: 8.115 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 380.6



----------------------------------------------
; Metastability Summary Fast fix6 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
Worst Case Available Settling Time: 8.079 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4103.0



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                                                    ; user_pll|altera_iopll_inst_outclk1                                                     ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                                           ; user_pll|altera_iopll_inst_outclk0                                                     ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; altera_reserved_tck                                                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                          ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; 110        ; 110        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk0                                                     ; user_pll|altera_iopll_inst_outclk1                                                     ; 29         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; user_pll|altera_iopll_inst_outclk0                                                     ; 27         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst_outclk0                                                     ; 1          ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                                                    ; altera_reserved_tck                                                                    ; 1988       ; 64         ; 5        ; 2        ; Intra-Clock (Timed Safe)  ; 12.122           ; Slow fix6 100C Model            ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; 3          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk0                                                     ; user_pll|altera_iopll_inst_outclk0                                                     ; 213769     ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.504            ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; user_pll|altera_iopll_inst_outclk1                                                     ; 17122      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 3.880            ; Slow fix6 0C Model              ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                                                    ; user_pll|altera_iopll_inst_outclk1                                                     ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; 9          ; 0          ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                                           ; user_pll|altera_iopll_inst_outclk0                                                     ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; altera_reserved_tck                                                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                          ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                 ; 110        ; 110        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk0                                                     ; user_pll|altera_iopll_inst_outclk1                                                     ; 29         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; user_pll|altera_iopll_inst_outclk0                                                     ; 27         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                    ; user_pll|altera_iopll_inst_outclk0                                                     ; 1          ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                                                    ; altera_reserved_tck                                                                    ; 1889       ; 64         ; 4        ; 2        ; Intra-Clock (Timed Safe)  ; 0.115            ; Fast fix6 0C Model              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in ; 1          ; 1          ; 1        ; 1        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                 ; 3          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.409            ; Fast fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk0                                                     ; user_pll|altera_iopll_inst_outclk0                                                     ; 211867     ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.000            ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1                                                     ; user_pll|altera_iopll_inst_outclk1                                                     ; 15728      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.027            ; Fast fix6 0C Model              ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                         ; To Clock                                            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                ; user_pll|altera_iopll_inst_outclk1                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                       ; altera_reserved_tck                                 ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                       ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0 ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1 ; altera_reserved_tck                                 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk1                  ; 12         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk0                  ; 213        ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                ; altera_reserved_tck                                 ; 103        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 59.864           ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0                  ; 3          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 2.159            ; Slow fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1                  ; 3749       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 6.039            ; Slow fix6 0C Model              ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                         ; To Clock                                            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                ; user_pll|altera_iopll_inst_outclk1                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                       ; altera_reserved_tck                                 ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                       ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0 ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1 ; altera_reserved_tck                                 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk1                  ; 12         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk0                  ; 213        ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                ; altera_reserved_tck                                 ; 103        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.187            ; Fast fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0                  ; 3          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.748            ; Fast fix6 0C Model              ;
; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1                  ; 3749       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.171            ; Fast fix6 0C Model              ;
+------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.504 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||user_pll|altera_iopll_inst_outclk0} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 0.504 ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|pipe[7].alu_arg[10]~DUPLICATE    ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]                                                  ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.036     ; 3.976      ; Slow fix6 0C Model              ;
; 0.528 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.528 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.528 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
; 0.529 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm~reg1 ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.305     ; 3.477      ; Slow fix6 0C Model              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.504 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|pipe[7].alu_arg[10]~DUPLICATE ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]       ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                              ;
; Data Arrival Time               ; 11.359                                                                                                                                ;
; Data Required Time              ; 11.863                                                                                                                                ;
; Slack                           ; 0.504                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.036 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.976  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 6     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.919       ; 37         ; 0.000  ; 2.919  ;
;    Cell                ;        ; 11    ; 4.553       ; 58         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.011       ; 51         ; 0.135  ; 0.729  ;
;    Cell                ;        ; 9     ; 1.558       ; 39         ; 0.000  ; 0.386  ;
;    uTco                ;        ; 1     ; 0.407       ; 10         ; 0.407  ; 0.407  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.655       ; 39         ; 0.000  ; 2.655  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 7.383    ; 7.383    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                       ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                          ;
;   7.383  ;   2.919  ; RR ; IC   ; 1      ; FF_X124_Y33_N40       ; ALM Register       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|pipe[7].alu_arg[10]~DUPLICATE|clk                                                   ;
;   7.383  ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y33_N40       ; ALM Register       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|pipe[7].alu_arg[10]~DUPLICATE                                                       ;
; 11.359   ; 3.976    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   7.790  ;   0.407  ; FF ; uTco ; 2      ; FF_X124_Y33_N40       ; ALM Register       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|pipe[7].alu_arg[10]~DUPLICATE|q                                                     ;
;   8.139  ;   0.349  ; FF ; IC   ; 1      ; LABCELL_X124_Y32_N45  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_15|dataa                     ;
;   8.525  ;   0.386  ; FR ; CELL ; 1      ; LABCELL_X124_Y32_N45  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_15|combout                   ;
;   8.660  ;   0.135  ; RR ; IC   ; 1      ; LABCELL_X124_Y32_N51  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_16|datac                     ;
;   8.914  ;   0.254  ; RR ; CELL ; 1      ; LABCELL_X124_Y32_N51  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_16|combout                   ;
;   9.119  ;   0.205  ; RR ; IC   ; 1      ; LABCELL_X124_Y32_N39  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_13|datad                     ;
;   9.236  ;   0.117  ; RF ; CELL ; 4      ; LABCELL_X124_Y32_N39  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_13|combout                   ;
;   9.289  ;   0.053  ; FR ; CELL ; 15     ; LABCELL_X124_Y32_N39  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|reduce_and_0~11xsyn_13~cw_la_lab/lab_lut6outb[1] ;
;   10.018 ;   0.729  ; RR ; IC   ; 1      ; MLABCELL_X119_Y33_N51 ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|Mux_8~0|datac                                    ;
;   10.340 ;   0.322  ; RR ; CELL ; 1      ; MLABCELL_X119_Y33_N51 ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|field_alu[0].lfsr|Mux_8~0|combout                                  ;
;   10.558 ;   0.218  ; RR ; IC   ; 1      ; MLABCELL_X119_Y33_N21 ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|Mux_31~7|dataf                                                     ;
;   10.630 ;   0.072  ; RR ; CELL ; 2      ; MLABCELL_X119_Y33_N21 ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|alu|mem_addr.alu|Mux_31~7|combout                                                   ;
;   10.806 ;   0.176  ; RR ; IC   ; 1      ; MLABCELL_X119_Y33_N9  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|next_data_offset[0]~17|datab                                                        ;
;   11.037 ;   0.231  ; RR ; CELL ; 2      ; MLABCELL_X119_Y33_N9  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|next_data_offset[0]~17|combout                                                      ;
;   11.160 ;   0.123  ; RF ; CELL ; 1      ; MLABCELL_X119_Y33_N9  ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|next_data_offset[0]~17~cw_ml_mlab/laboutt[4]                                        ;
;   11.359 ;   0.199  ; FF ; IC   ; 1      ; FF_X119_Y33_N14       ; ALM Register       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]|d                                                           ;
;   11.359 ;   0.000  ; FF ; CELL ; 1      ; FF_X119_Y33_N14       ; ALM Register       ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 11.892   ; 7.347    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   10.593 ;   2.655  ; RR ; IC   ; 1      ; FF_X119_Y33_N14       ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]|clk     ;
;   10.593 ;   0.000  ; RR ; CELL ; 1      ; FF_X119_Y33_N14       ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]         ;
;   11.899 ;   1.306  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   11.892 ;   -0.007 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 11.862   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 11.863   ; 0.001    ;    ; uTsu ; 1      ; FF_X119_Y33_N14       ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|read_channel_path|cmd_gen_path|addr_path.axaddr_generator|contxt_2_ram|wdata_r[8]         ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.528 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.575                                                                                                                                                                           ;
; Slack                           ; 0.528                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N57      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N57      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N57  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N57  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.575   ; -0.205   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N57  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[15].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.528 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.575                                                                                                                                                                           ;
; Slack                           ; 0.528                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N54      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N54      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N54  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N54  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.575   ; -0.205   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N54  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[24].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.528 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.575                                                                                                                                                                           ;
; Slack                           ; 0.528                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N51      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N51      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N51  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N51  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.575   ; -0.205   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N51  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[27].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N48      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N48      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N48  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N48  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N48  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[36].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N45      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N45      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N45  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N45  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N45  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[40].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N42      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N42      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N42  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N42  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N42  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[49].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N39      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N39      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N39  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N39  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N39  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[16].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N36      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N36      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N36  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N36  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N36  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[25].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.529 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm~reg1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                         ;
; Data Arrival Time               ; 11.047                                                                                                                                                                           ;
; Data Required Time              ; 11.576                                                                                                                                                                           ;
; Slack                           ; 0.529                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.305 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.477  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 3     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 3.106       ; 39         ; 0.000  ; 3.106  ;
;    Cell                ;        ; 11    ; 4.553       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.412       ; 69         ; 0.145  ; 1.124  ;
;    Cell                ;        ; 6     ; 0.866       ; 25         ; 0.000  ; 0.335  ;
;    uTco                ;        ; 1     ; 0.199       ; 6          ; 0.199  ; 0.199  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.616       ; 39         ; 0.000  ; 2.616  ;
;    Cell                ;        ; 11    ; 3.740       ; 56         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element Type       ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ;                    ; launch edge time                                                                                                                                                                 ;
; 7.570    ; 7.570    ;    ;      ;        ;                           ;                    ; clock path                                                                                                                                                                       ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ;                    ; source latency                                                                                                                                                                   ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                    ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694     ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   4.464  ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1        ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   7.570  ;   3.106  ; RR ; IC   ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|clk                                     ;
;   7.570  ;   0.000  ; RR ; CELL ; 1      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff                                         ;
; 11.047   ; 3.477    ;    ;      ;        ;                           ;                    ; data path                                                                                                                                                                        ;
;   7.769  ;   0.199  ; RR ; uTco ; 6      ; VIO_TO_CORE_X88_Y5_N0_I45 ; Hyper-Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_reg.gen_p2c_ff[22].inst_ff|q                                       ;
;   8.893  ;   1.124  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|datab                                                                                                      ;
;   9.228  ;   0.335  ; RR ; CELL ; 1      ; MLABCELL_X76_Y14_N9       ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1xsyn|combout                                                                                                    ;
;   9.373  ;   0.145  ; RR ; IC   ; 1      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|dataf                                                                                                          ;
;   9.402  ;   0.029  ; RF ; CELL ; 3      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1|combout                                                                                                        ;
;   9.538  ;   0.136  ; FR ; CELL ; 4      ; MLABCELL_X76_Y14_N27      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|i124~1~cw_ml_mlab/laboutt[18]                                                                                         ;
;   10.232 ;   0.694  ; RR ; IC   ; 1      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|dataa                                                   ;
;   10.466 ;   0.234  ; RF ; CELL ; 3      ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0|combout                                                 ;
;   10.598 ;   0.132  ; FR ; CELL ; 20     ; MLABCELL_X82_Y22_N39      ; Combinational cell ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|rdreq_g~0~cw_ml_mlab/laboutb[4]                                   ;
;   11.047 ;   0.449  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N33      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm|ena1 ;
;   11.047 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N33      ; MLAB cell          ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm~reg1 ;
+----------+----------+----+------+--------+---------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                  ;
; 11.810   ; 7.265    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                       ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                   ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   10.554 ;   2.616  ; RR ; IC   ; 1      ; MLABCELL_X82_Y26_N33  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm|clk1 ;
;   10.554 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y26_N33  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm~reg1 ;
;   11.800 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                          ;
;   11.810 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                           ;
; 11.780   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                ;
; 11.576   ; -0.204   ;    ; uTsu ; 1      ; MLABCELL_X82_Y26_N33  ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|orchestrator|main_control|main_instr_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[28].lrm~reg1 ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 3.880 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||user_pll|altera_iopll_inst_outclk1} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 3.880 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.077     ; 5.196      ; Slow fix6 0C Model              ;
; 3.898 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.077     ; 5.178      ; Slow fix6 0C Model              ;
; 3.900 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.009     ; 5.244      ; Slow fix6 0C Model              ;
; 3.901 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.148     ; 5.104      ; Slow fix6 0C Model              ;
; 3.914 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.077     ; 5.196      ; Slow fix6 0C Model              ;
; 3.918 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.009     ; 5.226      ; Slow fix6 0C Model              ;
; 3.919 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.148     ; 5.086      ; Slow fix6 0C Model              ;
; 3.932 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.077     ; 5.178      ; Slow fix6 0C Model              ;
; 3.934 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.009     ; 5.244      ; Slow fix6 0C Model              ;
; 3.935 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.148     ; 5.104      ; Slow fix6 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 3.880 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.394                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.274                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.880                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.077 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.196  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.293       ; 44         ; 0.216  ; 0.554  ;
;    Cell                ;        ; 20    ; 2.495       ; 48         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.408       ; 8          ; 0.408  ; 0.408  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|clk                             ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                 ;
; 12.394   ; 5.196    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.606  ;   0.408  ; RR ; uTco ; 13     ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|q                               ;
;   8.160  ;   0.554  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datad                                                ;
;   8.399  ;   0.239  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.632  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   8.982  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.230  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.259  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.394  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.721  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.129 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                  ;
;   10.129 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                  ;
;   10.194 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                 ;
;   10.194 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                  ;
;   10.270 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                 ;
;   10.270 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                  ;
;   10.336 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                  ;
;   10.336 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                  ;
;   10.496 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.496 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.777 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.182 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.457 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.767 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   12.116 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.332 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.394 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.394 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.394 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.211   ; 7.121    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.201 ;   1.217  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.211 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.181   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.274   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 3.898 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.376                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.274                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.898                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.077 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.178  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.293       ; 44         ; 0.216  ; 0.554  ;
;    Cell                ;        ; 12    ; 2.477       ; 48         ; 0.000  ; 0.757  ;
;    uTco                ;        ; 1     ; 0.408       ; 8          ; 0.408  ; 0.408  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|clk                             ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                 ;
; 12.376   ; 5.178    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.606  ;   0.408  ; RR ; uTco ; 13     ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|q                               ;
;   8.160  ;   0.554  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datad                                                ;
;   8.399  ;   0.239  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.632  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   8.982  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.230  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.259  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.394  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.721  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.478 ;   0.757  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.478 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.759 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.164 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.439 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.749 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   12.098 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.314 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.376 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.376 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.376 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.211   ; 7.121    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.201 ;   1.217  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.211 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.181   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.274   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 3.900 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                  ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.442                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.342                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.900                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.009 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.244  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.252       ; 43         ; 0.216  ; 0.513  ;
;    Cell                ;        ; 20    ; 2.590       ; 49         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.402       ; 8          ; 0.402  ; 0.402  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|clk                                ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                    ;
; 12.442   ; 5.244    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.600  ;   0.402  ; RR ; uTco ; 2      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|q                                  ;
;   8.113  ;   0.513  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datab                                                ;
;   8.447  ;   0.334  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.680  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   9.030  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.278  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.307  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.442  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.769  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.177 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                  ;
;   10.177 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                  ;
;   10.242 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                 ;
;   10.242 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                  ;
;   10.318 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                 ;
;   10.318 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                  ;
;   10.384 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                  ;
;   10.384 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                  ;
;   10.544 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.544 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.825 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.230 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.505 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.815 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   12.164 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.380 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.442 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.442 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.442 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.279   ; 7.189    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.288 ;   1.304  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.279 ;   -0.009 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.249   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.342   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 3.901 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                           ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.293                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.194                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.901                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.148 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.104  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.944       ; 38         ; 0.000  ; 2.944  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.236       ; 44         ; 0.216  ; 0.497  ;
;    Cell                ;        ; 20    ; 2.435       ; 48         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.433       ; 8          ; 0.433  ; 0.433  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.189    ; 7.189    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.189  ;   2.944  ; RR ; IC   ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|clk                                                                                                                                                         ;
;   7.189  ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                             ;
; 12.293   ; 5.104    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.622  ;   0.433  ; FF ; uTco ; 10     ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|q                                                                                                                                                           ;
;   8.119  ;   0.497  ; FF ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datae                                                ;
;   8.298  ;   0.179  ; FR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.531  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   8.881  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.129  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.158  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.293  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.620  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.028 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                  ;
;   10.028 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                  ;
;   10.093 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                 ;
;   10.093 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                  ;
;   10.169 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                 ;
;   10.169 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                  ;
;   10.235 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                  ;
;   10.235 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                  ;
;   10.395 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.395 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.676 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.081 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.356 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.666 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   12.015 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.231 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.293 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.293 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.293 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.131   ; 7.041    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.129 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.131 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.101   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.194   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 3.914 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 12.394                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.308                                                                                                                                                                                                                                                              ;
; Slack                           ; 3.914                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.077 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.196  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.293       ; 44         ; 0.216  ; 0.554  ;
;    Cell                ;        ; 20    ; 2.495       ; 48         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.408       ; 8          ; 0.408  ; 0.408  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                               ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                      ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                            ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                           ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                           ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                   ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                       ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                               ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                    ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                 ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                      ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                   ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                     ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                 ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                 ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                    ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|clk                                       ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                           ;
; 12.394   ; 5.196    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                             ;
;   7.606  ;   0.408  ; RR ; uTco ; 13     ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|q                                         ;
;   8.160  ;   0.554  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datad                                                          ;
;   8.399  ;   0.239  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                                        ;
;   8.632  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                              ;
;   8.982  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                            ;
;   9.230  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                                        ;
;   9.259  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                                      ;
;   9.394  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]                       ;
;   9.721  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                           ;
;   10.129 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                            ;
;   10.129 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                            ;
;   10.194 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                           ;
;   10.194 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                            ;
;   10.270 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                           ;
;   10.270 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                            ;
;   10.336 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                            ;
;   10.336 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                            ;
;   10.496 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                           ;
;   10.496 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                            ;
;   10.777 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout                         ;
;   11.182 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf                 ;
;   11.457 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout               ;
;   11.767 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab                     ;
;   12.116 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout                   ;
;   12.332 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae                       ;
;   12.394 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout                     ;
;   12.394 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|d ;
;   12.394 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                         ;
; 16.211   ; 7.121    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                      ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
;   16.201 ;   1.217  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   16.211 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 16.181   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 16.308   ; 0.127    ;    ; uTsu ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 3.918 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                  ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.424                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.342                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.918                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.009 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.226  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.252       ; 43         ; 0.216  ; 0.513  ;
;    Cell                ;        ; 12    ; 2.572       ; 49         ; 0.000  ; 0.757  ;
;    uTco                ;        ; 1     ; 0.402       ; 8          ; 0.402  ; 0.402  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|clk                                ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                    ;
; 12.424   ; 5.226    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.600  ;   0.402  ; RR ; uTco ; 2      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|q                                  ;
;   8.113  ;   0.513  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datab                                                ;
;   8.447  ;   0.334  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.680  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   9.030  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.278  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.307  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.442  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.769  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.526 ;   0.757  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.526 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.807 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.212 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.487 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.797 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   12.146 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.362 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.424 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.424 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.424 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.279   ; 7.189    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.288 ;   1.304  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.279 ;   -0.009 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.249   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.342   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 3.919 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                           ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 12.275                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 16.194                                                                                                                                                                                                                                                    ;
; Slack                           ; 3.919                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.148 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.086  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.944       ; 38         ; 0.000  ; 2.944  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.236       ; 44         ; 0.216  ; 0.497  ;
;    Cell                ;        ; 12    ; 2.417       ; 48         ; 0.000  ; 0.757  ;
;    uTco                ;        ; 1     ; 0.433       ; 9          ; 0.433  ; 0.433  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                            ;
; 7.189    ; 7.189    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                 ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                 ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                         ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                             ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                     ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                          ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                       ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                            ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                         ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                           ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                       ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                       ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                          ;
;   7.189  ;   2.944  ; RR ; IC   ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|clk                                                                                                                                                         ;
;   7.189  ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                             ;
; 12.275   ; 5.086    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                   ;
;   7.622  ;   0.433  ; FF ; uTco ; 10     ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|q                                                                                                                                                           ;
;   8.119  ;   0.497  ; FF ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datae                                                ;
;   8.298  ;   0.179  ; FR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                              ;
;   8.531  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                    ;
;   8.881  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                  ;
;   9.129  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                              ;
;   9.158  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                            ;
;   9.293  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]             ;
;   9.620  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                 ;
;   10.377 ;   0.757  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                 ;
;   10.377 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                  ;
;   10.658 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout               ;
;   11.063 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf       ;
;   11.338 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout     ;
;   11.648 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab           ;
;   11.997 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout         ;
;   12.213 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae             ;
;   12.275 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout           ;
;   12.275 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|d ;
;   12.275 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                               ;
; 16.131   ; 7.041    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                    ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                   ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                   ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                           ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                               ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                       ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                            ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                         ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                              ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                           ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                             ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                         ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                         ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                            ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
;   16.129 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                       ;
;   16.131 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                        ;
; 16.101   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                             ;
; 16.194   ; 0.093    ;    ; uTsu ; 1      ; FF_X126_Y9_N50        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 3.932 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 12.376                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.308                                                                                                                                                                                                                                                              ;
; Slack                           ; 3.932                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.077 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.178  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.293       ; 44         ; 0.216  ; 0.554  ;
;    Cell                ;        ; 12    ; 2.477       ; 48         ; 0.000  ; 0.757  ;
;    uTco                ;        ; 1     ; 0.408       ; 8          ; 0.408  ; 0.408  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                               ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                      ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                            ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                           ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                           ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                   ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                       ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                               ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                    ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                 ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                      ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                   ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                     ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                 ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                 ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                    ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|clk                                       ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                           ;
; 12.376   ; 5.178    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                             ;
;   7.606  ;   0.408  ; RR ; uTco ; 13     ; FF_X125_Y10_N4        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|burst_uncompress_busy~DUPLICATE|q                                         ;
;   8.160  ;   0.554  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datad                                                          ;
;   8.399  ;   0.239  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                                        ;
;   8.632  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                              ;
;   8.982  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                            ;
;   9.230  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                                        ;
;   9.259  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                                      ;
;   9.394  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]                       ;
;   9.721  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                           ;
;   10.478 ;   0.757  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                           ;
;   10.478 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                            ;
;   10.759 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout                         ;
;   11.164 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf                 ;
;   11.439 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout               ;
;   11.749 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab                     ;
;   12.098 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout                   ;
;   12.314 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae                       ;
;   12.376 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout                     ;
;   12.376 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|d ;
;   12.376 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                         ;
; 16.211   ; 7.121    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                      ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
;   16.201 ;   1.217  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   16.211 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 16.181   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 16.308   ; 0.127    ;    ; uTsu ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 3.934 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                            ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 12.442                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.376                                                                                                                                                                                                                                                              ;
; Slack                           ; 3.934                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.009 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.244  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.953       ; 38         ; 0.000  ; 2.953  ;
;    Cell                ;        ; 11    ; 4.334       ; 56         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.252       ; 43         ; 0.216  ; 0.513  ;
;    Cell                ;        ; 20    ; 2.590       ; 49         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.402       ; 8          ; 0.402  ; 0.402  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                               ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                      ;
; 7.198    ; 7.198    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                            ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                           ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                           ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                   ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                       ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                               ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                    ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                 ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                      ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                   ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                     ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                 ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                 ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                    ;
;   7.198  ;   2.953  ; RR ; IC   ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|clk                                          ;
;   7.198  ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]                                              ;
; 12.442   ; 5.244    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                             ;
;   7.600  ;   0.402  ; RR ; uTco ; 2      ; FF_X126_Y9_N1         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][83]|q                                            ;
;   8.113  ;   0.513  ; RR ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datab                                                          ;
;   8.447  ;   0.334  ; RR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                                        ;
;   8.680  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                              ;
;   9.030  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                            ;
;   9.278  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                                        ;
;   9.307  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                                      ;
;   9.442  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]                       ;
;   9.769  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                           ;
;   10.177 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                            ;
;   10.177 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                            ;
;   10.242 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                           ;
;   10.242 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                            ;
;   10.318 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                           ;
;   10.318 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                            ;
;   10.384 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                            ;
;   10.384 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                            ;
;   10.544 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                           ;
;   10.544 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                            ;
;   10.825 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout                         ;
;   11.230 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf                 ;
;   11.505 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout               ;
;   11.815 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab                     ;
;   12.164 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout                   ;
;   12.380 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae                       ;
;   12.442 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout                     ;
;   12.442 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|d ;
;   12.442 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                         ;
; 16.279   ; 7.189    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                      ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
;   16.288 ;   1.304  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   16.279 ;   -0.009 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 16.249   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 16.376   ; 0.127    ;    ; uTsu ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 3.935 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                                     ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 12.293                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.228                                                                                                                                                                                                                                                              ;
; Slack                           ; 3.935                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.148 ;       ;             ;            ;        ;        ;
; Data Delay             ; 5.104  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.944       ; 38         ; 0.000  ; 2.944  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.236       ; 44         ; 0.216  ; 0.497  ;
;    Cell                ;        ; 20    ; 2.435       ; 48         ; 0.000  ; 0.408  ;
;    uTco                ;        ; 1     ; 0.433       ; 8          ; 0.433  ; 0.433  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.689       ; 41         ; 0.000  ; 2.689  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                               ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                      ;
; 7.189    ; 7.189    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                            ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                   ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                           ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                           ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                   ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                       ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                               ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                    ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                 ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                      ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                   ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                     ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                 ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                 ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                    ;
;   7.189  ;   2.944  ; RR ; IC   ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|clk                                                                                                                                                                   ;
;   7.189  ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid                                                                                                                                                                       ;
; 12.293   ; 5.104    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                             ;
;   7.622  ;   0.433  ; FF ; uTco ; 10     ; FF_X117_Y11_N8        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_rvalid|q                                                                                                                                                                     ;
;   8.119  ;   0.497  ; FF ; IC   ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|datae                                                          ;
;   8.298  ;   0.179  ; FR ; CELL ; 1      ; MLABCELL_X123_Y9_N57  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0xsyn|combout                                                        ;
;   8.531  ;   0.233  ; RR ; IC   ; 1      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|dataa                                                              ;
;   8.881  ;   0.350  ; RR ; CELL ; 4      ; LABCELL_X124_Y9_N21   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_burst_uncompressor|i112~0|combout                                                            ;
;   9.129  ;   0.248  ; RR ; IC   ; 1      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|dataf                                        ;
;   9.158  ;   0.029  ; RF ; CELL ; 2      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn|combout                                      ;
;   9.293  ;   0.135  ; FR ; CELL ; 7      ; MLABCELL_X125_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|full~0xsyn~cw_ml_mlab/laboutt[18]                       ;
;   9.620  ;   0.327  ; RR ; IC   ; 3      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|dataa                           ;
;   10.028 ;   0.408  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~6|cout                            ;
;   10.028 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N6   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~11|cin                            ;
;   10.093 ;   0.065  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N9   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~26|cout                           ;
;   10.093 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N12  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~31|cin                            ;
;   10.169 ;   0.076  ; RF ; CELL ; 1      ; MLABCELL_X127_Y9_N15  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~36|cout                           ;
;   10.169 ;   0.000  ; FF ; CELL ; 3      ; MLABCELL_X127_Y9_N18  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~41|cin                            ;
;   10.235 ;   0.066  ; FR ; CELL ; 1      ; MLABCELL_X127_Y9_N21  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~1|cout                            ;
;   10.235 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~46|cin                            ;
;   10.395 ;   0.160  ; RR ; CELL ; 1      ; MLABCELL_X127_Y9_N27  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~51|cout                           ;
;   10.395 ;   0.000  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|cin                            ;
;   10.676 ;   0.281  ; RR ; CELL ; 3      ; MLABCELL_X127_Y9_N30  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|add_4~56|sumout                         ;
;   11.081 ;   0.405  ; RR ; IC   ; 1      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|dataf                 ;
;   11.356 ;   0.275  ; RF ; CELL ; 2      ; LABCELL_X128_Y9_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~4xsyn|combout               ;
;   11.666 ;   0.310  ; FF ; IC   ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|datab                     ;
;   12.015 ;   0.349  ; FR ; CELL ; 1      ; LABCELL_X126_Y9_N33   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|reduce_or_1~5|combout                   ;
;   12.231 ;   0.216  ; RR ; IC   ; 1      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|datae                       ;
;   12.293 ;   0.062  ; RR ; CELL ; 2      ; LABCELL_X126_Y9_N48   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9xsyn|combout                     ;
;   12.293 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|d ;
;   12.293 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                         ;
; 16.131   ; 7.041    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                      ;
;   14.984 ;   2.689  ; RR ; IC   ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE|clk ;
;   14.984 ;   0.000  ; RR ; CELL ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
;   16.129 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   16.131 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 16.101   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 16.228   ; 0.127    ;    ; uTsu ; 1      ; FF_X126_Y9_N49        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 12.122 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 12.122 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                                            ; altera_reserved_tdo                                                                        ; altera_reserved_tck (INVERTED) ; altera_reserved_tck (INVERTED) ; 62.500       ; 0.000      ; 5.660      ; Slow fix6 100C Model            ;
; 21.961 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.579     ; 5.092      ; Slow fix6 0C Model              ;
; 21.978 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.577     ; 5.077      ; Slow fix6 0C Model              ;
; 22.054 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.579     ; 4.999      ; Slow fix6 0C Model              ;
; 22.081 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                                                   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.576     ; 4.975      ; Slow fix6 0C Model              ;
; 22.118 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                                                   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.576     ; 4.938      ; Slow fix6 0C Model              ;
; 22.124 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]                                                                                                               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.571     ; 4.937      ; Slow fix6 0C Model              ;
; 22.137 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][2]                                                                                                                                                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.575     ; 4.920      ; Slow fix6 0C Model              ;
; 22.161 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.578     ; 4.893      ; Slow fix6 0C Model              ;
; 22.163 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.571     ; 4.898      ; Slow fix6 0C Model              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 12.122 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; To Node                         ; altera_reserved_tdo                                                                        ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                   ;
; Data Arrival Time               ; 36.910                                                                                     ;
; Data Required Time              ; 49.032                                                                                     ;
; Slack                           ; 12.122                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 100C Model                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew                ; 0.000  ;       ;             ;            ;       ;       ;
; Data Delay                ; 5.660  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                   ;        ; 1     ; 5.660       ; 100        ; 5.660 ; 5.660 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; launch edge time                                                                           ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 36.910   ; 5.660   ;    ;      ;        ;                       ;                    ; data path                                                                                  ;
;   36.910 ;   5.660 ; RR ; uTco ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo                         ;
;   36.910 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input                  ;
;   36.910 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo                        ;
;   36.910 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X4_Y2_N191     ; I/O output buffer  ; altera_reserved_tdo~output|i                                                               ;
;   36.910 ;   0.000 ; RR ; CELL ; 1      ; IOOBUF_X4_Y2_N191     ; I/O output buffer  ; altera_reserved_tdo~output|o                                                               ;
;   36.910 ;   0.000 ; RR ; CELL ; 0      ; PIN_BW109             ; I/O pad            ; altera_reserved_tdo                                                                        ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------+
; Data Required Path                                                                       ;
+----------+---------+----+------+--------+-----------+--------------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location  ; Element Type ; Element             ;
+----------+---------+----+------+--------+-----------+--------------+---------------------+
; 93.750   ; 93.750  ;    ;      ;        ;           ;              ; latch edge time     ;
; 93.750   ; 0.000   ;    ;      ;        ;           ;              ; clock path          ;
;   93.750 ;   0.000 ; F  ;      ;        ;           ;              ; clock network delay ;
; 93.720   ; -0.030  ;    ;      ;        ;           ;              ; clock uncertainty   ;
; 49.032   ; -44.688 ; R  ; oExt ; 0      ; PIN_BW109 ; I/O pad      ; altera_reserved_tdo ;
+----------+---------+----+------+--------+-----------+--------------+---------------------+



Path #2: Setup slack is 21.961 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff      ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 10.671                                                                                          ;
; Data Required Time              ; 32.632                                                                                          ;
; Slack                           ; 21.961                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.579 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.092  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.685       ; 30         ; 0.000 ; 1.685 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.796       ; 75         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 8     ; 0.883       ; 17         ; 0.000 ; 0.277 ;
;    uTco                ;        ; 1     ; 0.413       ; 8          ; 0.413 ; 0.413 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                     ;
; 5.579    ; 5.579   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                   ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                               ;
;   5.579  ;   1.685 ; RR ; IC   ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]|clk                                                                                  ;
;   5.579  ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                                                      ;
; 10.671   ; 5.092   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                            ;
;   5.992  ;   0.413 ; RR ; uTco ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]|q                                                                                    ;
;   5.992  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[3]|input                                                                                                       ;
;   5.992  ;   0.000 ; RR ; CELL ; 13     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[3]                                                                                                             ;
;   6.570  ;   0.578 ; RR ; IC   ; 1      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|dataf                ;
;   6.599  ;   0.029 ; RF ; CELL ; 2      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout              ;
;   6.739  ;   0.140 ; FR ; CELL ; 58     ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_la_lab/laboutt[4] ;
;   7.069  ;   0.330 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac                                                 ;
;   7.346  ;   0.277 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                               ;
;   7.346  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                                                          ;
;   7.346  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                                                                ;
;   7.892  ;   0.546 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|dataa                                                                           ;
;   8.169  ;   0.277 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                         ;
;   8.326  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                  ;
;   8.486  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                ;
;   10.671 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                               ;
;   10.671 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #3: Setup slack is 21.978 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 10.654                                                                                              ;
; Data Required Time              ; 32.632                                                                                              ;
; Slack                           ; 21.978                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.577 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.077  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.683       ; 30         ; 0.000 ; 1.683 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.577       ; 70         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 8     ; 1.087       ; 21         ; 0.000 ; 0.277 ;
;    uTco                ;        ; 1     ; 0.413       ; 8          ; 0.413 ; 0.413 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                     ;
; 5.577    ; 5.577   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                   ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                               ;
;   5.577  ;   1.683 ; RR ; IC   ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                                                                              ;
;   5.577  ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ;
; 10.654   ; 5.077   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                            ;
;   5.990  ;   0.413 ; FF ; uTco ; 19     ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                                                                                ;
;   5.990  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[4]|input                                                                                                       ;
;   5.990  ;   0.000 ; FF ; CELL ; 16     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[4]                                                                                                             ;
;   6.349  ;   0.359 ; FF ; IC   ; 1      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datab                ;
;   6.582  ;   0.233 ; FF ; CELL ; 2      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout              ;
;   6.722  ;   0.140 ; FR ; CELL ; 58     ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_la_lab/laboutt[4] ;
;   7.052  ;   0.330 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac                                                 ;
;   7.329  ;   0.277 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                               ;
;   7.329  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                                                          ;
;   7.329  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                                                                ;
;   7.875  ;   0.546 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|dataa                                                                           ;
;   8.152  ;   0.277 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                         ;
;   8.309  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                  ;
;   8.469  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                ;
;   10.654 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                               ;
;   10.654 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #4: Setup slack is 22.054 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff      ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 10.578                                                                                          ;
; Data Required Time              ; 32.632                                                                                          ;
; Slack                           ; 22.054                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.579 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.999  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.685       ; 30         ; 0.000 ; 1.685 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 4.019       ; 80         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 8     ; 0.574       ; 11         ; 0.000 ; 0.169 ;
;    uTco                ;        ; 1     ; 0.406       ; 8          ; 0.406 ; 0.406 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 5.579    ; 5.579   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                     ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                             ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                             ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                               ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                     ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                      ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                  ;
;   5.579  ;   1.685 ; RR ; IC   ; 1      ; FF_X63_Y19_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clk                                                                                                                                                                                                     ;
;   5.579  ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                                                                                                                                                                         ;
; 10.578   ; 4.999   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                               ;
;   5.985  ;   0.406 ; RR ; uTco ; 1      ; FF_X63_Y19_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|q                                                                                                                                                                                                       ;
;   5.985  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[3]|input                                                                                                                                                                                                                          ;
;   5.985  ;   0.000 ; RR ; CELL ; 13     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[3]                                                                                                                                                                                                                                ;
;   6.635  ;   0.650 ; RR ; IC   ; 1      ; LABCELL_X69_Y20_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datad                     ;
;   6.742  ;   0.107 ; RF ; CELL ; 2      ; LABCELL_X69_Y20_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout                   ;
;   6.791  ;   0.049 ; FR ; CELL ; 13     ; LABCELL_X69_Y20_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_la_lab/lab_lut6outb[3] ;
;   7.147  ;   0.356 ; RR ; IC   ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae                                                      ;
;   7.236  ;   0.089 ; RR ; CELL ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                                    ;
;   7.236  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                                                                                                                                                                                                             ;
;   7.236  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                                                                                                                                                                                                   ;
;   7.907  ;   0.671 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|datac                                                                                                                                                                                              ;
;   8.076  ;   0.169 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                                                                                                                                            ;
;   8.233  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                                                                                                                                     ;
;   8.393  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                                                                                                                                   ;
;   10.578 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                                                                                                                                                  ;
;   10.578 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #5: Setup slack is 22.081 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 10.551                                                                                              ;
; Data Required Time              ; 32.632                                                                                              ;
; Slack                           ; 22.081                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.576 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.975  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.631       ; 73         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 8     ; 0.920       ; 18         ; 0.000 ; 0.277 ;
;    uTco                ;        ; 1     ; 0.424       ; 9          ; 0.424 ; 0.424 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                     ;
; 5.576    ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                   ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                               ;
;   5.576  ;   1.682 ; RR ; IC   ; 1      ; FF_X63_Y20_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|clk                                                                              ;
;   5.576  ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y20_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                                                  ;
; 10.551   ; 4.975   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                            ;
;   6.000  ;   0.424 ; RR ; uTco ; 20     ; FF_X63_Y20_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|q                                                                                ;
;   6.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[11]|input                                                                                                      ;
;   6.000  ;   0.000 ; RR ; CELL ; 10     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[11]                                                                                                            ;
;   6.413  ;   0.413 ; RR ; IC   ; 1      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datae                ;
;   6.479  ;   0.066 ; RF ; CELL ; 2      ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout              ;
;   6.619  ;   0.140 ; FR ; CELL ; 58     ; LABCELL_X64_Y21_N9    ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_la_lab/laboutt[4] ;
;   6.949  ;   0.330 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac                                                 ;
;   7.226  ;   0.277 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                               ;
;   7.226  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                                                          ;
;   7.226  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                                                                ;
;   7.772  ;   0.546 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|dataa                                                                           ;
;   8.049  ;   0.277 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                         ;
;   8.206  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                  ;
;   8.366  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                ;
;   10.551 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                               ;
;   10.551 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #6: Setup slack is 22.118 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 10.514                                                                                              ;
; Data Required Time              ; 32.632                                                                                              ;
; Slack                           ; 22.118                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.576 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.938  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.715       ; 75         ; 0.217 ; 2.185 ;
;    Cell                ;        ; 4     ; 0.807       ; 16         ; 0.000 ; 0.278 ;
;    uTco                ;        ; 1     ; 0.416       ; 8          ; 0.416 ; 0.416 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                          ;
; 5.576    ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                            ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                       ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                               ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   5.576  ;   1.682 ; RR ; IC   ; 1      ; FF_X63_Y20_N4         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk   ;
;   5.576  ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y20_N4         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]       ;
; 10.514   ; 4.938   ;    ;      ;        ;                       ;                    ; data path                                                                                                 ;
;   5.992  ;   0.416 ; RR ; uTco ; 31     ; FF_X63_Y20_N4         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q     ;
;   7.012  ;   1.020 ; RR ; IC   ; 1      ; MLABCELL_X61_Y20_N15  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~4|dataa       ;
;   7.290  ;   0.278 ; RR ; CELL ; 1      ; MLABCELL_X61_Y20_N15  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~4|combout     ;
;   7.583  ;   0.293 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N21   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~5xsyn|dataf   ;
;   7.837  ;   0.254 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N21   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~5xsyn|combout ;
;   8.054  ;   0.217 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataa       ;
;   8.329  ;   0.275 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout     ;
;   10.514 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                    ;
;   10.514 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #7: Setup slack is 22.124 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                              ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; 10.508                                                                                                                                  ;
; Data Required Time              ; 32.632                                                                                                                                  ;
; Slack                           ; 22.124                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.571 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.937  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.677       ; 30         ; 0.000 ; 1.677 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 3.670       ; 74         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 6     ; 0.843       ; 17         ; 0.000 ; 0.277 ;
;    uTco                ;        ; 1     ; 0.424       ; 9          ; 0.424 ; 0.424 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                      ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                             ;
; 5.571    ; 5.571   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                   ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                    ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                           ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                       ;
;   3.894  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                               ;
;   3.894  ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                     ;
;   5.571  ;   1.677 ; RR ; IC   ; 1      ; FF_X68_Y23_N20        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|clk  ;
;   5.571  ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y23_N20        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]      ;
; 10.508   ; 4.937   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                    ;
;   5.995  ;   0.424 ; RR ; uTco ; 1      ; FF_X68_Y23_N20        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|q    ;
;   6.624  ;   0.629 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N51  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datag   ;
;   6.865  ;   0.241 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N51  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   7.018  ;   0.153 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   7.183  ;   0.165 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   7.183  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                  ;
;   7.183  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                        ;
;   7.729  ;   0.546 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|dataa                                   ;
;   8.006  ;   0.277 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                 ;
;   8.163  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                          ;
;   8.323  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                        ;
;   10.508 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                       ;
;   10.508 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #8: Setup slack is 22.137 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][2] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.495                                                                                        ;
; Data Required Time              ; 32.632                                                                                        ;
; Slack                           ; 22.137                                                                                        ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.575 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.920  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.681       ; 30         ; 0.000 ; 1.681 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.552       ; 72         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 7     ; 0.956       ; 19         ; 0.000 ; 0.354 ;
;    uTco                ;        ; 1     ; 0.412       ; 8          ; 0.412 ; 0.412 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                      ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                             ;
; 5.575    ; 5.575   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                   ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                    ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                           ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                       ;
;   5.575  ;   1.681 ; RR ; IC   ; 1      ; FF_X66_Y20_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][2]|clk                                            ;
;   5.575  ;   0.000 ; RR ; CELL ; 1      ; FF_X66_Y20_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][2]                                                ;
; 10.495   ; 4.920   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                    ;
;   5.987  ;   0.412 ; RR ; uTco ; 2      ; FF_X66_Y20_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[2][2]|q                                              ;
;   5.987  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[25]|input                                                              ;
;   5.987  ;   0.000 ; RR ; CELL ; 8      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[25]                                                                    ;
;   6.498  ;   0.511 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N51  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|dataa   ;
;   6.852  ;   0.354 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N51  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   7.005  ;   0.153 ; RR ; IC   ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   7.170  ;   0.165 ; RR ; CELL ; 1      ; MLABCELL_X66_Y21_N15  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   7.170  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                  ;
;   7.170  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                        ;
;   7.716  ;   0.546 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|dataa                                   ;
;   7.993  ;   0.277 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                 ;
;   8.150  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                          ;
;   8.310  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                        ;
;   10.495 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                       ;
;   10.495 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #9: Setup slack is 22.161 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.471                                                                                        ;
; Data Required Time              ; 32.632                                                                                        ;
; Slack                           ; 22.161                                                                                        ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.578 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.893  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.684       ; 30         ; 0.000 ; 1.684 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.481       ; 71         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 7     ; 1.004       ; 21         ; 0.000 ; 0.386 ;
;    uTco                ;        ; 1     ; 0.408       ; 8          ; 0.408 ; 0.408 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                           ;
; 5.578    ; 5.578   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                             ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                        ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                         ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                     ;
;   5.578  ;   1.684 ; RR ; IC   ; 1      ; FF_X67_Y19_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]|clk                                                                                                                                                          ;
;   5.578  ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y19_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                                              ;
; 10.471   ; 4.893   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                  ;
;   5.986  ;   0.408 ; FF ; uTco ; 2      ; FF_X67_Y19_N10        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]|q                                                                                                                                                            ;
;   5.986  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[25]|input                                                                                                                                                                            ;
;   5.986  ;   0.000 ; FF ; CELL ; 8      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[25]                                                                                                                                                                                  ;
;   6.320  ;   0.334 ; FF ; IC   ; 1      ; LABCELL_X69_Y19_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|dataa   ;
;   6.706  ;   0.386 ; FR ; CELL ; 1      ; LABCELL_X69_Y19_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.840  ;   0.134 ; RR ; IC   ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|dataa         ;
;   7.129  ;   0.289 ; RR ; CELL ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   7.129  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                                                                                                                                                                ;
;   7.129  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                                                                                                                                                      ;
;   7.800  ;   0.671 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|datac                                                                                                                                                 ;
;   7.969  ;   0.169 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                                                                                               ;
;   8.126  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                                                                                        ;
;   8.286  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                                                                                      ;
;   10.471 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                                                                                                     ;
;   10.471 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #10: Setup slack is 22.163 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                                            ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                   ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 10.469                                                                                                                                                                                                                                                ;
; Data Required Time              ; 32.632                                                                                                                                                                                                                                                ;
; Slack                           ; 22.163                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.571 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.898  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.677       ; 30         ; 0.000 ; 1.677 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 3.638       ; 74         ; 0.000 ; 2.185 ;
;    Cell                ;        ; 6     ; 0.855       ; 17         ; 0.000 ; 0.289 ;
;    uTco                ;        ; 1     ; 0.405       ; 8          ; 0.405 ; 0.405 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                           ;
; 5.571    ; 5.571   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                             ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                        ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                        ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                         ;
;   3.894  ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                     ;
;   3.894  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                             ;
;   3.894  ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                   ;
;   5.571  ;   1.677 ; RR ; IC   ; 1      ; FF_X74_Y20_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|clk  ;
;   5.571  ;   0.000 ; RR ; CELL ; 1      ; FF_X74_Y20_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]      ;
; 10.469   ; 4.898   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                  ;
;   5.976  ;   0.405 ; RR ; uTco ; 1      ; FF_X74_Y20_N49        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|q    ;
;   6.467  ;   0.491 ; RR ; IC   ; 1      ; LABCELL_X69_Y19_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datag   ;
;   6.704  ;   0.237 ; RR ; CELL ; 1      ; LABCELL_X69_Y19_N51   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.838  ;   0.134 ; RR ; IC   ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|dataa         ;
;   7.127  ;   0.289 ; RR ; CELL ; 1      ; LABCELL_X69_Y19_N57   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   7.127  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                                                                                                                                                                ;
;   7.127  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                                                                                                                                                      ;
;   7.798  ;   0.671 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|datac                                                                                                                                                 ;
;   7.967  ;   0.169 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N45   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn_11|combout                                                                                                                                               ;
;   8.124  ;   0.157 ; RR ; IC   ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datad                                                                                                                                                        ;
;   8.284  ;   0.160 ; RR ; CELL ; 1      ; LABCELL_X62_Y20_N9    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                                                                                      ;
;   10.469 ;   2.185 ; RR ; IC   ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                                                                                                     ;
;   10.469 ;   0.000 ; RR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                       ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                       ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                          ;
; 32.632   ; 1.412   ;    ; uTsu ; 1      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.000 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||user_pll|altera_iopll_inst_outclk0} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[43].lrm~reg1           ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff                ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.897      ; 0.981      ; Slow fix6 0C Model              ;
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[9].lrm~reg1            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff                ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.896      ; 0.976      ; Slow fix6 0C Model              ;
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.899      ; 0.981      ; Slow fix6 0C Model              ;
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[14].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.899      ; 0.974      ; Slow fix6 0C Model              ;
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[180].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.896      ; 0.977      ; Slow fix6 0C Model              ;
; 0.000 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[275].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.900      ; 0.983      ; Slow fix6 0C Model              ;
; 0.001 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm~reg1  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.791      ; 0.868      ; Slow fix6 100C Model            ;
; 0.001 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[138].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.900      ; 0.983      ; Slow fix6 0C Model              ;
; 0.002 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[259].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.902      ; 0.985      ; Slow fix6 0C Model              ;
; 0.002 ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[223].lrm~reg1 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.900      ; 0.981      ; Slow fix6 0C Model              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.000 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[43].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff                          ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                              ;
; Data Arrival Time               ; 7.039                                                                                                                                                                 ;
; Data Required Time              ; 7.039                                                                                                                                                                 ;
; Slack                           ; 0.000                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.897 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.981 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.665       ; 40         ; 0.000  ; 2.665  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.645       ; 66         ; 0.645  ; 0.645  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.336       ; 34         ; 0.336  ; 0.336  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.750       ; 43         ; 0.000  ; 3.750  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                          ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                 ;
; 6.058   ; 6.058    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                      ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                      ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                              ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                  ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                          ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                               ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                            ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                 ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                              ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                            ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                            ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                               ;
;   6.058 ;   2.665  ; RR ; IC   ; 1      ; MLABCELL_X82_Y7_N42                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[43].lrm|clk1            ;
;   6.058 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y7_N42                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[43].lrm~reg1            ;
; 7.039   ; 0.981    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                        ;
;   6.394 ;   0.336  ; FF ; uTco ; 1      ; MLABCELL_X82_Y7_N42                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[43].lrm|portbdataout[0] ;
;   7.039 ;   0.645  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X83_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff|d                                   ;
;   7.039 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X83_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff                                     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                  ;
; 6.955   ; 6.955    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                      ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                      ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                  ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk          ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                               ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                 ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                            ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                            ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                               ;
;   8.214 ;   3.750  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X83_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff|clk ;
;   8.214 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X83_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff     ;
;   6.968 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                          ;
;   6.955 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                           ;
; 6.955   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                ;
; 7.039   ; 0.084    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X83_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[51].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[9].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff                         ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                   ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 7.034                                                                                                                                                                ;
; Data Required Time              ; 7.034                                                                                                                                                                ;
; Slack                           ; 0.000                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.896 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.976 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.665       ; 40         ; 0.000  ; 2.665  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.640       ; 66         ; 0.640  ; 0.640  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.336       ; 34         ; 0.336  ; 0.336  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.749       ; 43         ; 0.000  ; 3.749  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                ;
; 6.058   ; 6.058    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                     ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                     ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                             ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                 ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                         ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                              ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                           ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                             ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                               ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                           ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                           ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                              ;
;   6.058 ;   2.665  ; RR ; IC   ; 1      ; MLABCELL_X82_Y8_N0                        ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[9].lrm|clk1            ;
;   6.058 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X82_Y8_N0                        ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[9].lrm~reg1            ;
; 7.034   ; 0.976    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                       ;
;   6.394 ;   0.336  ; FF ; uTco ; 1      ; MLABCELL_X82_Y8_N0                        ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|cmd_ax_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[9].lrm|portbdataout[0] ;
;   7.034 ;   0.640  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X82_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff|d                                  ;
;   7.034 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X82_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                  ;
; 6.954   ; 6.954    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                      ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                      ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                  ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk          ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                               ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                 ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                            ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                            ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                               ;
;   8.213 ;   3.749  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X82_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff|clk ;
;   8.213 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X82_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff     ;
;   6.967 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                          ;
;   6.954 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                           ;
; 6.954   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                ;
; 7.034   ; 0.080    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X82_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_reg_350.gen_c2p_ff[12].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.000 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff                    ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                       ;
; Data Arrival Time               ; 7.044                                                                                                                                                                          ;
; Data Required Time              ; 7.044                                                                                                                                                                          ;
; Slack                           ; 0.000                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.899 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.981 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.670       ; 40         ; 0.000  ; 2.670  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.644       ; 66         ; 0.644  ; 0.644  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.337       ; 34         ; 0.337  ; 0.337  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.757       ; 43         ; 0.000  ; 3.757  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                          ;
; 6.063   ; 6.063    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                               ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                               ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                       ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                           ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                   ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                        ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                     ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                          ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                       ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                         ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                     ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                     ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                        ;
;   6.063 ;   2.670  ; RR ; IC   ; 1      ; MLABCELL_X78_Y6_N21                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm|clk1            ;
;   6.063 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X78_Y6_N21                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm~reg1            ;
; 7.044   ; 0.981    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                 ;
;   6.400 ;   0.337  ; FF ; uTco ; 1      ; MLABCELL_X78_Y6_N21                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[87].lrm|portbdataout[0] ;
;   7.044 ;   0.644  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X77_Y5_N0_I29 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff|d                             ;
;   7.044 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X77_Y5_N0_I29 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.962   ; 6.962    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.221 ;   3.757  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X77_Y5_N0_I29 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff|clk ;
;   8.221 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X77_Y5_N0_I29 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff     ;
;   6.975 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.962 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.962   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.044   ; 0.082    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X77_Y5_N0_I29 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[85].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.000 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[14].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff                    ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                       ;
; Data Arrival Time               ; 7.038                                                                                                                                                                          ;
; Data Required Time              ; 7.038                                                                                                                                                                          ;
; Slack                           ; 0.000                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.899 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.974 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.671       ; 40         ; 0.000  ; 2.671  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.639       ; 66         ; 0.639  ; 0.639  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.335       ; 34         ; 0.335  ; 0.335  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.758       ; 43         ; 0.000  ; 3.758  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                          ;
; 6.064   ; 6.064    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                               ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                               ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                       ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                           ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                   ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                        ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                     ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                          ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                       ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                         ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                     ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                     ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                        ;
;   6.064 ;   2.671  ; RR ; IC   ; 1      ; MLABCELL_X74_Y10_N42                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[14].lrm|clk1            ;
;   6.064 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X74_Y10_N42                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[14].lrm~reg1            ;
; 7.038   ; 0.974    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                 ;
;   6.399 ;   0.335  ; FF ; uTco ; 1      ; MLABCELL_X74_Y10_N42                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[14].lrm|portbdataout[0] ;
;   7.038 ;   0.639  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff|d                             ;
;   7.038 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.963   ; 6.963    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.222 ;   3.758  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff|clk ;
;   8.222 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff     ;
;   6.976 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.963 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.963   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.038   ; 0.075    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I16 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[12].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.000 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[180].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff                     ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                        ;
; Data Arrival Time               ; 7.044                                                                                                                                                                           ;
; Data Required Time              ; 7.044                                                                                                                                                                           ;
; Slack                           ; 0.000                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.896 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.977 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.674       ; 40         ; 0.000  ; 2.674  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.641       ; 66         ; 0.641  ; 0.641  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.336       ; 34         ; 0.336  ; 0.336  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.758       ; 43         ; 0.000  ; 3.758  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                           ;
; 6.067   ; 6.067    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                          ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                      ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                      ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                         ;
;   6.067 ;   2.674  ; RR ; IC   ; 1      ; MLABCELL_X74_Y6_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[180].lrm|clk1            ;
;   6.067 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X74_Y6_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[180].lrm~reg1            ;
; 7.044   ; 0.977    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                  ;
;   6.403 ;   0.336  ; FF ; uTco ; 1      ; MLABCELL_X74_Y6_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[180].lrm|portbdataout[0] ;
;   7.044 ;   0.641  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X74_Y5_N0_I52 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff|d                              ;
;   7.044 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X74_Y5_N0_I52 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.963   ; 6.963    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.222 ;   3.758  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X74_Y5_N0_I52 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff|clk ;
;   8.222 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X74_Y5_N0_I52 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff     ;
;   6.976 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.963 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.963   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.044   ; 0.081    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X74_Y5_N0_I52 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[82].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.000 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[275].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff                     ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                        ;
; Data Arrival Time               ; 7.051                                                                                                                                                                           ;
; Data Required Time              ; 7.051                                                                                                                                                                           ;
; Slack                           ; 0.000                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.900 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.983 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.675       ; 40         ; 0.000  ; 2.675  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.646       ; 66         ; 0.646  ; 0.646  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.337       ; 34         ; 0.337  ; 0.337  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.763       ; 43         ; 0.000  ; 3.763  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                           ;
; 6.068   ; 6.068    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                          ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                      ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                      ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                         ;
;   6.068 ;   2.675  ; RR ; IC   ; 1      ; MLABCELL_X66_Y10_N33                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[275].lrm|clk1            ;
;   6.068 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X66_Y10_N33                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[275].lrm~reg1            ;
; 7.051   ; 0.983    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                  ;
;   6.405 ;   0.337  ; FF ; uTco ; 1      ; MLABCELL_X66_Y10_N33                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[275].lrm|portbdataout[0] ;
;   7.051 ;   0.646  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y5_N0_I44 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff|d                              ;
;   7.051 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y5_N0_I44 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.968   ; 6.968    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.227 ;   3.763  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y5_N0_I44 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff|clk ;
;   8.227 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y5_N0_I44 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff     ;
;   6.981 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.968 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.968   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.051   ; 0.083    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y5_N0_I44 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[81].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.001 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff                    ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                       ;
; Data Arrival Time               ; 6.663                                                                                                                                                                          ;
; Data Required Time              ; 6.662                                                                                                                                                                          ;
; Slack                           ; 0.001                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 100C Model                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.791 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.868 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.702       ; 42         ; 0.000  ; 2.702  ;
;    Cell                ;       ; 11    ; 3.405       ; 53         ; 0.000  ; 1.285  ;
;    PLL Compensation    ;       ; 1     ; -0.621      ; 0          ; -0.621 ; -0.621 ;
;    uTco                ;       ; 1     ; 0.309       ; 5          ; 0.309  ; 0.309  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.585       ; 67         ; 0.585  ; 0.585  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.283       ; 33         ; 0.283  ; 0.283  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.668       ; 45         ; 0.000  ; 3.668  ;
;    Cell                ;       ; 11    ; 4.112       ; 51         ; 0.000  ; 1.739  ;
;    PLL Compensation    ;       ; 1     ; -0.433      ; 0          ; -0.433 ; -0.433 ;
;    uTco                ;       ; 1     ; 0.355       ; 4          ; 0.355  ; 0.355  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                          ;
; 5.795   ; 5.795    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                               ;
;   0.709 ;   0.709  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                               ;
;   1.994 ;   1.285  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                       ;
;   2.201 ;   0.207  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                           ;
;   2.375 ;   0.174  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                   ;
;   2.497 ;   0.122  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                        ;
;   2.639 ;   0.142  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                     ;
;   2.018 ;   -0.621 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                          ;
;   2.018 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                       ;
;   2.045 ;   0.027  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                         ;
;   2.045 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                     ;
;   2.354 ;   0.309  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                     ;
;   3.093 ;   0.739  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                        ;
;   5.795 ;   2.702  ; RR ; IC   ; 1      ; MLABCELL_X74_Y10_N51                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm|clk1            ;
;   5.795 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X74_Y10_N51                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm~reg1            ;
; 6.663   ; 0.868    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                 ;
;   6.078 ;   0.283  ; FF ; uTco ; 1      ; MLABCELL_X74_Y10_N51                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[17].lrm|portbdataout[0] ;
;   6.663 ;   0.585  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I40 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff|d                             ;
;   6.663 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I40 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.586   ; 6.586    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.777 ;   0.777  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.516 ;   1.739  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   2.748 ;   0.232  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   2.943 ;   0.195  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.082 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.243 ;   0.161  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   2.810 ;   -0.433 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   2.810 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   2.842 ;   0.032  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   2.842 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.197 ;   0.355  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.034 ;   0.837  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   7.702 ;   3.668  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I40 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff|clk ;
;   7.702 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I40 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff     ;
;   6.598 ;   -1.104 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.586 ;   -0.012 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.586   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 6.662   ; 0.076    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y5_N0_I40 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[15].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.001 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[138].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff                     ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                        ;
; Data Arrival Time               ; 7.050                                                                                                                                                                           ;
; Data Required Time              ; 7.049                                                                                                                                                                           ;
; Slack                           ; 0.001                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.900 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.983 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.674       ; 40         ; 0.000  ; 2.674  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.647       ; 66         ; 0.647  ; 0.647  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.336       ; 34         ; 0.336  ; 0.336  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.762       ; 43         ; 0.000  ; 3.762  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                           ;
; 6.067   ; 6.067    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                          ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                      ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                      ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                         ;
;   6.067 ;   2.674  ; RR ; IC   ; 1      ; MLABCELL_X68_Y10_N18                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[138].lrm|clk1            ;
;   6.067 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X68_Y10_N18                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[138].lrm~reg1            ;
; 7.050   ; 0.983    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                  ;
;   6.403 ;   0.336  ; FF ; uTco ; 1      ; MLABCELL_X68_Y10_N18                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[138].lrm|portbdataout[0] ;
;   7.050 ;   0.647  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X69_Y5_N0_I28 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff|d                              ;
;   7.050 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X69_Y5_N0_I28 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.967   ; 6.967    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.226 ;   3.762  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X69_Y5_N0_I28 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff|clk ;
;   8.226 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X69_Y5_N0_I28 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff     ;
;   6.980 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.967 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.967   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.049   ; 0.082    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X69_Y5_N0_I28 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[40].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.002 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[259].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff                     ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                        ;
; Data Arrival Time               ; 7.051                                                                                                                                                                           ;
; Data Required Time              ; 7.049                                                                                                                                                                           ;
; Slack                           ; 0.002                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.902 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.985 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.673       ; 40         ; 0.000  ; 2.673  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.650       ; 66         ; 0.650  ; 0.650  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.335       ; 34         ; 0.335  ; 0.335  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.763       ; 43         ; 0.000  ; 3.763  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                           ;
; 6.066   ; 6.066    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                          ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                      ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                      ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                         ;
;   6.066 ;   2.673  ; RR ; IC   ; 1      ; MLABCELL_X70_Y10_N12                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[259].lrm|clk1            ;
;   6.066 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X70_Y10_N12                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[259].lrm~reg1            ;
; 7.051   ; 0.985    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                  ;
;   6.401 ;   0.335  ; FF ; uTco ; 1      ; MLABCELL_X70_Y10_N12                      ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[259].lrm|portbdataout[0] ;
;   7.051 ;   0.650  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y5_N0_I39 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff|d                              ;
;   7.051 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y5_N0_I39 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.968   ; 6.968    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.227 ;   3.763  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y5_N0_I39 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff|clk ;
;   8.227 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y5_N0_I39 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff     ;
;   6.981 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.968 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.968   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.049   ; 0.081    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y5_N0_I39 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[65].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.002 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[223].lrm~reg1 ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff                     ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                        ;
; Data Arrival Time               ; 7.050                                                                                                                                                                           ;
; Data Required Time              ; 7.048                                                                                                                                                                           ;
; Slack                           ; 0.002                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.900 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.981 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 2.676       ; 40         ; 0.000  ; 2.676  ;
;    Cell                ;       ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;       ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;       ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.645       ; 66         ; 0.645  ; 0.645  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.336       ; 34         ; 0.336  ; 0.336  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 3.764       ; 43         ; 0.000  ; 3.764  ;
;    Cell                ;       ; 11    ; 4.553       ; 52         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;       ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;       ; 1     ; 0.387       ; 4          ; 0.387  ; 0.387  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                                                                           ;
; 6.069   ; 6.069    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.865 ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   2.186 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   2.427 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   2.626 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   2.765 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   2.920 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   2.236 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   2.236 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   2.265 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                          ;
;   2.265 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                                                      ;
;   2.602 ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                                                      ;
;   3.393 ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                                                         ;
;   6.069 ;   2.676  ; RR ; IC   ; 1      ; MLABCELL_X66_Y9_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[223].lrm|clk1            ;
;   6.069 ;   0.000  ; RR ; CELL ; 1      ; MLABCELL_X66_Y9_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[223].lrm~reg1            ;
; 7.050   ; 0.981    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                                                                                  ;
;   6.405 ;   0.336  ; FF ; uTco ; 1      ; MLABCELL_X66_Y9_N24                       ; MLAB cell        ; traffic_generator|hydra_inst|driver0_mem_axi4|write_channel_path|w_skidbuf.cmd_x_skidbuf|skid.showahead_fifo|sc.scfifo_impl|fast_fifo.scfifo_inst|a2|mlab_inst|ml[223].lrm|portbdataout[0] ;
;   7.050 ;   0.645  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y5_N0_I63 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff|d                              ;
;   7.050 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y5_N0_I63 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                                                 ;
; 6.969   ; 6.969    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                     ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                     ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                             ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                              ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                           ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                             ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                               ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                                           ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                           ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                                              ;
;   8.228 ;   3.764  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y5_N0_I63 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff|clk ;
;   8.228 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y5_N0_I63 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff     ;
;   6.982 ;   -1.246 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                                         ;
;   6.969 ;   -0.013 ;    ;      ;        ;                                           ;                  ; advanced clock effects                                                                                                                                          ;
; 6.969   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                                               ;
; 7.048   ; 0.079    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X64_Y5_N0_I63 ; Hyper-Register   ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_reg_350.gen_c2p_ff[29].inst_ff     ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.027 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||user_pll|altera_iopll_inst_outclk1} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 0.027 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[51] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm~reg0 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.053      ; 0.219      ; Fast fix6 0C Model              ;
; 0.031 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[56] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm~reg0 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.053      ; 0.223      ; Fast fix6 0C Model              ;
; 0.033 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[41] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm~reg0  ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.053      ; 0.225      ; Fast fix6 0C Model              ;
; 0.034 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[47] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm~reg0 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.053      ; 0.226      ; Fast fix6 0C Model              ;
; 0.037 ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][21]                                                                                   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]                                                                                                                                                                                                 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.031      ; 0.217      ; Fast fix6 100C Model            ;
; 0.043 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[40] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm~reg0  ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.053      ; 0.235      ; Fast fix6 0C Model              ;
; 0.048 ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][8]                                                                                    ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]                                                                                                                                                                                                  ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.006      ; 0.194      ; Fast fix6 0C Model              ;
; 0.049 ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][10]                                                                                   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]                                                                                                                                                                                                 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.193      ; Fast fix6 0C Model              ;
; 0.050 ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][11]                                                                                  ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]                                                                                                                                                                                                ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.196      ; Fast fix6 0C Model              ;
; 0.051 ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][10]                                                                                  ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]                                                                                                                                                                                                ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.012      ; 0.200      ; Fast fix6 0C Model              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.027 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[51]                                                                                                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm~reg0 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 3.095                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 3.068                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.027                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.053 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.219 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.390       ; 44         ; 0.000  ; 1.390  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.084       ; 38         ; 0.084  ; 0.084  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.135       ; 62         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.475       ; 40         ; 0.000  ; 1.475  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 2.876   ; 2.876    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                  ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                   ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                     ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                  ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                    ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                   ;
;   2.876 ;   1.390  ; RR ; IC   ; 1      ; FF_X124_Y20_N4        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[51]|clk                                                                                                                     ;
;   2.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y20_N4        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[51]                                                                                                                         ;
; 3.095   ; 0.219    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                                                                            ;
;   3.011 ;   0.135  ; FF ; uTco ; 1      ; FF_X124_Y20_N4        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[51]|q                                                                                                                       ;
;   3.095 ;   0.084  ; FF ; IC   ; 1      ; MLABCELL_X125_Y20_N3  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm|portadatain[0] ;
;   3.095 ;   0.000  ; FF ; CELL ; 0      ; MLABCELL_X125_Y20_N3  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm~reg0           ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                            ;
; 2.929   ; 2.929    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                        ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                            ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                    ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                         ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                      ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                           ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                        ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                          ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                      ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                      ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                         ;
;   3.479 ;   1.475  ; RR ; IC   ; 1      ; MLABCELL_X125_Y20_N3  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm|clk0 ;
;   3.479 ;   0.000  ; RR ; CELL ; 0      ; MLABCELL_X125_Y20_N3  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm~reg0 ;
;   2.920 ;   -0.559 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
;   2.929 ;   0.009  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                     ;
; 2.929   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.068   ; 0.139    ;    ; uTh  ; 0      ; MLABCELL_X125_Y20_N3  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[18].lrm~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.031 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[56]                                                                                                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm~reg0 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 3.102                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 3.071                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.031                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.053 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.223 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.393       ; 44         ; 0.000  ; 1.393  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.084       ; 38         ; 0.084  ; 0.084  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 62         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.478       ; 40         ; 0.000  ; 1.478  ;
;    Cell                ;       ; 11    ; 2.065       ; 55         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 2.879   ; 2.879    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                  ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                   ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                     ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                  ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                    ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                   ;
;   2.879 ;   1.393  ; RR ; IC   ; 1      ; FF_X124_Y19_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[56]|clk                                                                                                                     ;
;   2.879 ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y19_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[56]                                                                                                                         ;
; 3.102   ; 0.223    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                                                                            ;
;   3.018 ;   0.139  ; FF ; uTco ; 1      ; FF_X124_Y19_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[56]|q                                                                                                                       ;
;   3.102 ;   0.084  ; FF ; IC   ; 1      ; MLABCELL_X125_Y19_N15 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm|portadatain[0] ;
;   3.102 ;   0.000  ; FF ; CELL ; 0      ; MLABCELL_X125_Y19_N15 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm~reg0           ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                            ;
; 2.932   ; 2.932    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                        ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                            ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                    ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                         ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                      ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                           ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                        ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                          ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                      ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                      ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                         ;
;   3.482 ;   1.478  ; RR ; IC   ; 1      ; MLABCELL_X125_Y19_N15 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm|clk0 ;
;   3.482 ;   0.000  ; RR ; CELL ; 0      ; MLABCELL_X125_Y19_N15 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm~reg0 ;
;   2.923 ;   -0.559 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
;   2.932 ;   0.009  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                     ;
; 2.932   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.071   ; 0.139    ;    ; uTh  ; 0      ; MLABCELL_X125_Y19_N15 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[23].lrm~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.033 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[41]                                                                                                              ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm~reg0 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 3.104                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 3.071                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.033                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.053 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.225 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.393       ; 44         ; 0.000  ; 1.393  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.091       ; 40         ; 0.091  ; 0.091  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.134       ; 60         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.478       ; 40         ; 0.000  ; 1.478  ;
;    Cell                ;       ; 11    ; 2.065       ; 55         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 2.879   ; 2.879    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                         ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                         ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                 ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                     ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                             ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                  ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                               ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                    ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                 ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                   ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                               ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                               ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                  ;
;   2.879 ;   1.393  ; RR ; IC   ; 1      ; FF_X124_Y19_N37       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[41]|clk                                                                                                                    ;
;   2.879 ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y19_N37       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[41]                                                                                                                        ;
; 3.104   ; 0.225    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                                                                           ;
;   3.013 ;   0.134  ; FF ; uTco ; 1      ; FF_X124_Y19_N37       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[41]|q                                                                                                                      ;
;   3.104 ;   0.091  ; FF ; IC   ; 1      ; MLABCELL_X125_Y19_N18 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm|portadatain[0] ;
;   3.104 ;   0.000  ; FF ; CELL ; 0      ; MLABCELL_X125_Y19_N18 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm~reg0           ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                           ;
; 2.932   ; 2.932    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                               ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                               ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                       ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                           ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                   ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                        ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                     ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                          ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                       ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                         ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                     ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                     ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                        ;
;   3.482 ;   1.478  ; RR ; IC   ; 1      ; MLABCELL_X125_Y19_N18 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm|clk0 ;
;   3.482 ;   0.000  ; RR ; CELL ; 0      ; MLABCELL_X125_Y19_N18 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm~reg0 ;
;   2.923 ;   -0.559 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
;   2.932 ;   0.009  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                    ;
; 2.932   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                         ;
; 3.071   ; 0.139    ;    ; uTh  ; 0      ; MLABCELL_X125_Y19_N18 ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[8].lrm~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.034 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[47]                                                                                                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm~reg0 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 3.102                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 3.068                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.034                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.053 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.226 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.390       ; 44         ; 0.000  ; 1.390  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.092       ; 41         ; 0.092  ; 0.092  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.134       ; 59         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.475       ; 40         ; 0.000  ; 1.475  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                                                                                     ;
; 2.876   ; 2.876    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                  ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                   ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                     ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                  ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                    ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                   ;
;   2.876 ;   1.390  ; RR ; IC   ; 1      ; FF_X124_Y20_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[47]|clk                                                                                                                     ;
;   2.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y20_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[47]                                                                                                                         ;
; 3.102   ; 0.226    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                                                                            ;
;   3.010 ;   0.134  ; FF ; uTco ; 1      ; FF_X124_Y20_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[47]|q                                                                                                                       ;
;   3.102 ;   0.092  ; FF ; IC   ; 1      ; MLABCELL_X125_Y20_N9  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm|portadatain[0] ;
;   3.102 ;   0.000  ; FF ; CELL ; 0      ; MLABCELL_X125_Y20_N9  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm~reg0           ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                            ;
; 2.929   ; 2.929    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                        ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                            ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                    ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                         ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                      ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                           ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                        ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                          ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                      ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                      ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                         ;
;   3.479 ;   1.475  ; RR ; IC   ; 1      ; MLABCELL_X125_Y20_N9  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm|clk0 ;
;   3.479 ;   0.000  ; RR ; CELL ; 0      ; MLABCELL_X125_Y20_N9  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm~reg0 ;
;   2.920 ;   -0.559 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
;   2.929 ;   0.009  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                     ;
; 2.929   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 3.068   ; 0.139    ;    ; uTh  ; 0      ; MLABCELL_X125_Y20_N9  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[14].lrm~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.037 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][21] ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                         ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                   ;
; Data Arrival Time               ; 3.506                                                                                      ;
; Data Required Time              ; 3.469                                                                                      ;
; Slack                           ; 0.037                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.031 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.217 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.627       ; 45         ; 0.000  ; 1.627  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.070       ; 32         ; 0.070  ; 0.070  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.147       ; 68         ; 0.147  ; 0.147  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.746       ; 42         ; 0.000  ; 1.746  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; launch edge time                                                                                                                        ;
; 3.289   ; 3.289    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.289 ;   1.627  ; RR ; IC   ; 1      ; FF_X85_Y37_N41                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][21]|clk                                          ;
;   3.289 ;   0.000  ; RR ; CELL ; 1      ; FF_X85_Y37_N41                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][21]                                              ;
; 3.506   ; 0.217    ;    ;      ;        ;                                            ;                  ; data path                                                                                                                               ;
;   3.436 ;   0.147  ; FF ; uTco ; 1      ; FF_X85_Y37_N41                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][21]|q                                            ;
;   3.506 ;   0.070  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y38_N0_I12 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]|d                                            ;
;   3.506 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y38_N0_I12 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]                                              ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; latch edge time                                                                                                                         ;
; 3.320   ; 3.320    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.932 ;   1.746  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y38_N0_I12 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]|clk                                          ;
;   3.932 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y38_N0_I12 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]                                              ;
;   3.326 ;   -0.606 ;    ;      ;        ;                                            ;                  ; clock pessimism removed                                                                                                                 ;
;   3.320 ;   -0.006 ;    ;      ;        ;                                            ;                  ; advanced clock effects                                                                                                                  ;
; 3.320   ; 0.000    ;    ;      ;        ;                                            ;                  ; clock uncertainty                                                                                                                       ;
; 3.469   ; 0.149    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y38_N0_I12 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][21]                                              ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.043 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[40]                                                                                                              ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm~reg0 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 3.114                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 3.071                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.043                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.053 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.235 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.393       ; 44         ; 0.000  ; 1.393  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.097       ; 41         ; 0.097  ; 0.097  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.138       ; 59         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.478       ; 40         ; 0.000  ; 1.478  ;
;    Cell                ;       ; 11    ; 2.065       ; 55         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 2.879   ; 2.879    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                         ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                         ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                 ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                     ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                             ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                  ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                               ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                    ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                 ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                   ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                               ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                               ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                  ;
;   2.879 ;   1.393  ; RR ; IC   ; 1      ; FF_X124_Y19_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[40]|clk                                                                                                                    ;
;   2.879 ;   0.000  ; RR ; CELL ; 1      ; FF_X124_Y19_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[40]                                                                                                                        ;
; 3.114   ; 0.235    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                                                                           ;
;   3.017 ;   0.138  ; FF ; uTco ; 1      ; FF_X124_Y19_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[40]|q                                                                                                                      ;
;   3.114 ;   0.097  ; FF ; IC   ; 1      ; MLABCELL_X125_Y19_N0  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm|portadatain[0] ;
;   3.114 ;   0.000  ; FF ; CELL ; 0      ; MLABCELL_X125_Y19_N0  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm~reg0           ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                           ;
; 2.932   ; 2.932    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                               ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                               ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                       ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                           ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                   ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                        ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                     ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                          ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                       ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                         ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                     ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                     ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                        ;
;   3.482 ;   1.478  ; RR ; IC   ; 1      ; MLABCELL_X125_Y19_N0  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm|clk0 ;
;   3.482 ;   0.000  ; RR ; CELL ; 0      ; MLABCELL_X125_Y19_N0  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm~reg0 ;
;   2.923 ;   -0.559 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
;   2.932 ;   0.009  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                    ;
; 2.932   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                         ;
; 3.071   ; 0.139    ;    ; uTh  ; 0      ; MLABCELL_X125_Y19_N0  ; MLAB cell        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.arbit|intel_axi4lite_injector_ph2_inst|gen_axi4lite_logic.gen_axi4lite_interface[0].axi4lite_slave_inst|gen_active_slave.aw_cc_fifo|fifo|a1|fifo_inst|mlab_inst|ml[7].lrm~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.048 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][8] ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                  ;
; Data Arrival Time               ; 3.048                                                                                     ;
; Data Required Time              ; 3.000                                                                                     ;
; Slack                           ; 0.048                                                                                     ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.006 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.194 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.368       ; 43         ; 0.000  ; 1.368  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.059       ; 30         ; 0.059  ; 0.059  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.135       ; 70         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.464       ; 39         ; 0.000  ; 1.464  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; launch edge time                                                                                                                        ;
; 2.854   ; 2.854    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   2.854 ;   1.368  ; RR ; IC   ; 1      ; FF_X83_Y36_N22                            ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][8]|clk                                           ;
;   2.854 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y36_N22                            ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][8]                                               ;
; 3.048   ; 0.194    ;    ;      ;        ;                                           ;                  ; data path                                                                                                                               ;
;   2.989 ;   0.135  ; FF ; uTco ; 1      ; FF_X83_Y36_N22                            ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][8]|q                                             ;
;   3.048 ;   0.059  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y36_N0_I8 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]|d                                             ;
;   3.048 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y36_N0_I8 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]                                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                  ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                           ;                  ; latch edge time                                                                                                                         ;
; 2.860   ; 2.860    ;    ;      ;        ;                                           ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                           ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                    ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                     ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                        ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.468 ;   1.464  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y36_N0_I8 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]|clk                                           ;
;   3.468 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y36_N0_I8 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]                                               ;
;   2.860 ;   -0.608 ;    ;      ;        ;                                           ;                  ; clock pessimism removed                                                                                                                 ;
; 2.860   ; 0.000    ;    ;      ;        ;                                           ;                  ; clock uncertainty                                                                                                                       ;
; 3.000   ; 0.140    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y36_N0_I8 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][8]                                               ;
+---------+----------+----+------+--------+-------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.049 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][10] ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                         ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                   ;
; Data Arrival Time               ; 3.047                                                                                      ;
; Data Required Time              ; 2.998                                                                                      ;
; Slack                           ; 0.049                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.193 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.368       ; 43         ; 0.000  ; 1.368  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.056       ; 29         ; 0.056  ; 0.056  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 71         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.467       ; 40         ; 0.000  ; 1.467  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; launch edge time                                                                                                                        ;
; 2.854   ; 2.854    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   2.854 ;   1.368  ; RR ; IC   ; 1      ; FF_X85_Y37_N59                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][10]|clk                                          ;
;   2.854 ;   0.000  ; RR ; CELL ; 1      ; FF_X85_Y37_N59                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][10]                                              ;
; 3.047   ; 0.193    ;    ;      ;        ;                                            ;                  ; data path                                                                                                                               ;
;   2.991 ;   0.137  ; FF ; uTco ; 1      ; FF_X85_Y37_N59                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[1][10]|q                                            ;
;   3.047 ;   0.056  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y37_N0_I52 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]|d                                            ;
;   3.047 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y37_N0_I52 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]                                              ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; latch edge time                                                                                                                         ;
; 2.854   ; 2.854    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.471 ;   1.467  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y37_N0_I52 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]|clk                                          ;
;   3.471 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y37_N0_I52 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]                                              ;
;   2.854 ;   -0.617 ;    ;      ;        ;                                            ;                  ; clock pessimism removed                                                                                                                 ;
; 2.854   ; 0.000    ;    ;      ;        ;                                            ;                  ; clock uncertainty                                                                                                                       ;
; 2.998   ; 0.144    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X85_Y37_N0_I52 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|w_skidbuf|skid.in__data_pipe[2][10]                                              ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.050 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][11] ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                          ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 3.074                                                                                       ;
; Data Required Time              ; 3.024                                                                                       ;
; Slack                           ; 0.050                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.196 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.392       ; 44         ; 0.000  ; 1.392  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.055       ; 28         ; 0.055  ; 0.055  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 72         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.491       ; 40         ; 0.000  ; 1.491  ;
;    Cell                ;       ; 11    ; 2.065       ; 55         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; launch edge time                                                                                                                        ;
; 2.878   ; 2.878    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   2.878 ;   1.392  ; RR ; IC   ; 1      ; FF_X76_Y42_N38                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][11]|clk                                         ;
;   2.878 ;   0.000  ; RR ; CELL ; 1      ; FF_X76_Y42_N38                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][11]                                             ;
; 3.074   ; 0.196    ;    ;      ;        ;                                            ;                  ; data path                                                                                                                               ;
;   3.019 ;   0.141  ; FF ; uTco ; 1      ; FF_X76_Y42_N38                             ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][11]|q                                           ;
;   3.074 ;   0.055  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X76_Y42_N0_I20 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]|d                                           ;
;   3.074 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X76_Y42_N0_I20 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]                                             ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; latch edge time                                                                                                                         ;
; 2.878   ; 2.878    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.495 ;   1.491  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X76_Y42_N0_I20 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]|clk                                         ;
;   3.495 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X76_Y42_N0_I20 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]                                             ;
;   2.878 ;   -0.617 ;    ;      ;        ;                                            ;                  ; clock pessimism removed                                                                                                                 ;
; 2.878   ; 0.000    ;    ;      ;        ;                                            ;                  ; clock uncertainty                                                                                                                       ;
; 3.024   ; 0.146    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X76_Y42_N0_I20 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][11]                                             ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.051 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][10] ;
; To Node                         ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                          ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 3.078                                                                                       ;
; Data Required Time              ; 3.027                                                                                       ;
; Slack                           ; 0.051                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.012 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.200 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.392       ; 44         ; 0.000  ; 1.392  ;
;    Cell                ;       ; 11    ; 1.633       ; 51         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.059       ; 30         ; 0.059  ; 0.059  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 71         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.493       ; 40         ; 0.000  ; 1.493  ;
;    Cell                ;       ; 11    ; 2.065       ; 55         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; launch edge time                                                                                                                        ;
; 2.878   ; 2.878    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   2.878 ;   1.392  ; RR ; IC   ; 1      ; FF_X76_Y42_N5                              ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][10]|clk                                         ;
;   2.878 ;   0.000  ; RR ; CELL ; 1      ; FF_X76_Y42_N5                              ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][10]                                             ;
; 3.078   ; 0.200    ;    ;      ;        ;                                            ;                  ; data path                                                                                                                               ;
;   3.019 ;   0.141  ; FF ; uTco ; 1      ; FF_X76_Y42_N5                              ; ALM Register     ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[1][10]|q                                           ;
;   3.078 ;   0.059  ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y42_N0_I73 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]|d                                           ;
;   3.078 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y42_N0_I73 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]                                             ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                                   ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                            ;                  ; latch edge time                                                                                                                         ;
; 2.890   ; 2.890    ;    ;      ;        ;                                            ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                                            ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                                     ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694                      ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1                         ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   3.497 ;   1.493  ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y42_N0_I73 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]|clk                                         ;
;   3.497 ;   0.000  ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y42_N0_I73 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]                                             ;
;   2.890 ;   -0.607 ;    ;      ;        ;                                            ;                  ; clock pessimism removed                                                                                                                 ;
; 2.890   ; 0.000    ;    ;      ;        ;                                            ;                  ; clock uncertainty                                                                                                                       ;
; 3.027   ; 0.137    ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X75_Y42_N0_I73 ; Hyper-Register   ; traffic_generator|hydra_inst|driver0_mem_axi4|csr_bank|ar_skidbuf|skid.in__data_pipe[2][10]                                             ;
+---------+----------+----+------+--------+--------------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.115 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.115 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]                                                                                                                                        ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.204      ; Fast fix6 0C Model              ;
; 0.115 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]                                                                                                                                        ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.203      ; Fast fix6 0C Model              ;
; 0.116 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 0.204      ; Fast fix6 0C Model              ;
; 0.117 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.208      ; Fast fix6 0C Model              ;
; 0.118 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]                                                                                                                                        ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.206      ; Fast fix6 0C Model              ;
; 0.118 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE                                                                                                                                                                   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.182      ; Fast fix6 0C Model              ;
; 0.119 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]                 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.207      ; Fast fix6 0C Model              ;
; 0.120 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.208      ; Fast fix6 0C Model              ;
; 0.121 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.208      ; Fast fix6 0C Model              ;
; 0.121 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]                                                                                                                                      ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.189      ; Fast fix6 0C Model              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.115 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 2.828                                                                                                                               ;
; Data Required Time              ; 2.713                                                                                                                               ;
; Slack                           ; 0.115                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.204 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.807       ; 31         ; 0.000 ; 0.807 ;
;    Cell                ;       ; 5     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.048       ; 24         ; 0.048 ; 0.048 ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.136       ; 67         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.870       ; 31         ; 0.000 ; 0.870 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                        ;
; 2.624   ; 2.624   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.624 ;   0.807 ; RR ; IC   ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]|clk ;
;   2.624 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]     ;
; 2.828   ; 0.204   ;    ;      ;        ;                       ;                    ; data path                                                                                                                               ;
;   2.760 ;   0.136 ; RR ; uTco ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]|q   ;
;   2.808 ;   0.048 ; RR ; IC   ; 1      ; LABCELL_X64_Y21_N30   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~5|datae   ;
;   2.828 ;   0.020 ; RR ; CELL ; 1      ; LABCELL_X64_Y21_N30   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~5|combout ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N32        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]|d   ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N32        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                         ;
; 2.624   ; 2.624    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.801 ;   0.870  ; RR ; IC   ; 1      ; FF_X64_Y21_N32        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]|clk ;
;   2.801 ;   0.000  ; RR ; CELL ; 1      ; FF_X64_Y21_N32        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]     ;
;   2.624 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                 ;
; 2.624   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                       ;
; 2.713   ; 0.089    ;    ; uTh  ; 1      ; FF_X64_Y21_N32        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.115 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 2.827                                                                                                                               ;
; Data Required Time              ; 2.712                                                                                                                               ;
; Slack                           ; 0.115                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.203 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.807       ; 31         ; 0.000 ; 0.807 ;
;    Cell                ;       ; 5     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.047       ; 23         ; 0.047 ; 0.047 ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.136       ; 67         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.870       ; 31         ; 0.000 ; 0.870 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                        ;
; 2.624   ; 2.624   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.624 ;   0.807 ; RR ; IC   ; 1      ; FF_X64_Y21_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]|clk ;
;   2.624 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]     ;
; 2.827   ; 0.203   ;    ;      ;        ;                       ;                    ; data path                                                                                                                               ;
;   2.760 ;   0.136 ; RR ; uTco ; 1      ; FF_X64_Y21_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]|q   ;
;   2.807 ;   0.047 ; RR ; IC   ; 1      ; LABCELL_X64_Y21_N36   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~6|datae   ;
;   2.827 ;   0.020 ; RR ; CELL ; 1      ; LABCELL_X64_Y21_N36   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~6|combout ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]|d   ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                         ;
; 2.624   ; 2.624    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.801 ;   0.870  ; RR ; IC   ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]|clk ;
;   2.801 ;   0.000  ; RR ; CELL ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]     ;
;   2.624 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                 ;
; 2.624   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                       ;
; 2.712   ; 0.088    ;    ; uTh  ; 1      ; FF_X64_Y21_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.116 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]        ;
; Launch Clock                    ; altera_reserved_tck                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 2.831                                                                                                ;
; Data Required Time              ; 2.715                                                                                                ;
; Slack                           ; 0.116                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.204  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.810       ; 31         ; 0.000 ; 0.810 ;
;    Cell                ;        ; 4     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.048       ; 24         ; 0.048 ; 0.048 ;
;    Cell                ;        ; 3     ; 0.020       ; 10         ; 0.000 ; 0.020 ;
;    uTco                ;        ; 1     ; 0.136       ; 67         ; 0.136 ; 0.136 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.872       ; 31         ; 0.000 ; 0.872 ;
;    Cell                ;        ; 4     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                         ;
; 2.627   ; 2.627   ;    ;      ;        ;                       ;                    ; clock path                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                       ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                   ;
;   2.627 ;   0.810 ; RR ; IC   ; 1      ; FF_X67_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][0]|clk ;
;   2.627 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][0]     ;
; 2.831   ; 0.204   ;    ;      ;        ;                       ;                    ; data path                                                                                                ;
;   2.763 ;   0.136 ; RR ; uTco ; 1      ; FF_X67_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_irf_reg[1][0]|q   ;
;   2.811 ;   0.048 ; RR ; IC   ; 1      ; LABCELL_X67_Y19_N0    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i434~0|datae             ;
;   2.831 ;   0.020 ; RR ; CELL ; 1      ; LABCELL_X67_Y19_N0    ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i434~0|combout           ;
;   2.831 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|d          ;
;   2.831 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]            ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                   ;
; 2.626   ; 2.626    ;    ;      ;        ;                       ;                    ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                       ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   2.803 ;   0.872  ; RR ; IC   ; 1      ; FF_X67_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk ;
;   2.803 ;   0.000  ; RR ; CELL ; 1      ; FF_X67_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
;   2.626 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                           ;
; 2.626   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                 ;
; 2.715   ; 0.089    ;    ; uTh  ; 1      ; FF_X67_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.117 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                   ;
; Latch Clock                     ; altera_reserved_tck                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 2.836                                                                                                 ;
; Data Required Time              ; 2.719                                                                                                 ;
; Slack                           ; 0.117                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.811       ; 31         ; 0.000 ; 0.811 ;
;    Cell                ;       ; 4     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.050       ; 24         ; 0.050 ; 0.050 ;
;    Cell                ;       ; 3     ; 0.021       ; 10         ; 0.000 ; 0.021 ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137 ; 0.137 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.874       ; 31         ; 0.000 ; 0.874 ;
;    Cell                ;       ; 4     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                          ;
; 2.628   ; 2.628   ;    ;      ;        ;                       ;                    ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.628 ;   0.811 ; RR ; IC   ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]|clk ;
;   2.628 ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]     ;
; 2.836   ; 0.208   ;    ;      ;        ;                       ;                    ; data path                                                                                                 ;
;   2.765 ;   0.137 ; FF ; uTco ; 2      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]|q   ;
;   2.815 ;   0.050 ; FF ; IC   ; 1      ; MLABCELL_X63_Y19_N0   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|i6|datae       ;
;   2.836 ;   0.021 ; FR ; CELL ; 1      ; MLABCELL_X63_Y19_N0   ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|i6|combout     ;
;   2.836 ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]|d   ;
;   2.836 ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                           ;
; 2.628   ; 2.628    ;    ;      ;        ;                       ;                    ; clock path                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.805 ;   0.874  ; RR ; IC   ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]|clk ;
;   2.805 ;   0.000  ; RR ; CELL ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]     ;
;   2.628 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                   ;
; 2.628   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                         ;
; 2.719   ; 0.091    ;    ; uTh  ; 1      ; FF_X63_Y19_N1         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|tms_cnt[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.118 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 2.830                                                                                                                               ;
; Data Required Time              ; 2.712                                                                                                                               ;
; Slack                           ; 0.118                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.206 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.807       ; 31         ; 0.000 ; 0.807 ;
;    Cell                ;       ; 5     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.047       ; 23         ; 0.047 ; 0.047 ;
;    Cell                ;       ; 3     ; 0.023       ; 11         ; 0.000 ; 0.012 ;
;    uTco                ;       ; 1     ; 0.136       ; 66         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.870       ; 31         ; 0.000 ; 0.870 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                        ;
; 2.624   ; 2.624   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.624 ;   0.807 ; RR ; IC   ; 1      ; FF_X64_Y21_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]|clk ;
;   2.624 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]     ;
; 2.830   ; 0.206   ;    ;      ;        ;                       ;                    ; data path                                                                                                                               ;
;   2.760 ;   0.136 ; RR ; uTco ; 1      ; FF_X64_Y21_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]|q   ;
;   2.807 ;   0.047 ; RR ; IC   ; 1      ; LABCELL_X64_Y21_N27   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~2|datae   ;
;   2.819 ;   0.012 ; RF ; CELL ; 1      ; LABCELL_X64_Y21_N27   ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i956~2|combout ;
;   2.830 ;   0.011 ; FR ; CELL ; 1      ; FF_X64_Y21_N28        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]|d   ;
;   2.830 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y21_N28        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                         ;
; 2.624   ; 2.624    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   2.801 ;   0.870  ; RR ; IC   ; 1      ; FF_X64_Y21_N28        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]|clk ;
;   2.801 ;   0.000  ; RR ; CELL ; 1      ; FF_X64_Y21_N28        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]     ;
;   2.624 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                 ;
; 2.624   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                       ;
; 2.712   ; 0.088    ;    ; uTh  ; 1      ; FF_X64_Y21_N28        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.118 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]           ;
; Launch Clock                    ; altera_reserved_tck                                                                                      ;
; Latch Clock                     ; altera_reserved_tck                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 2.807                                                                                                    ;
; Data Required Time              ; 2.689                                                                                                    ;
; Slack                           ; 0.118                                                                                                    ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.182 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.808       ; 31         ; 0.000 ; 0.808 ;
;    Cell                ;       ; 4     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047 ; 0.047 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.135       ; 74         ; 0.135 ; 0.135 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.871       ; 31         ; 0.000 ; 0.871 ;
;    Cell                ;       ; 4     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                             ;
; 2.625   ; 2.625   ;    ;      ;        ;                       ;                    ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                  ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                           ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                       ;
;   2.625 ;   0.808 ; RR ; IC   ; 1      ; FF_X64_Y20_N43        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE|clk ;
;   2.625 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y20_N43        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE     ;
; 2.807   ; 0.182   ;    ;      ;        ;                       ;                    ; data path                                                                                                    ;
;   2.760 ;   0.135 ; RR ; uTco ; 1      ; FF_X64_Y20_N43        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE|q   ;
;   2.807 ;   0.047 ; RR ; IC   ; 1      ; FF_X64_Y20_N46        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|d             ;
;   2.807 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y20_N46        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]               ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                    ;
; 2.625   ; 2.625    ;    ;      ;        ;                       ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   2.802 ;   0.871  ; RR ; IC   ; 1      ; FF_X64_Y20_N46        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|clk ;
;   2.802 ;   0.000  ; RR ; CELL ; 1      ; FF_X64_Y20_N46        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]     ;
;   2.625 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                            ;
; 2.625   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                  ;
; 2.689   ; 0.064    ;    ; uTh  ; 1      ; FF_X64_Y20_N46        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.119 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.821                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.702                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.119                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.207 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.797       ; 30         ; 0.000 ; 0.797 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.050       ; 24         ; 0.050 ; 0.050 ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137 ; 0.137 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.859       ; 31         ; 0.000 ; 0.859 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                ;
; 2.614   ; 2.614   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                              ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                          ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                  ;
;   1.817 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                        ;
;   2.614 ;   0.797 ; RR ; IC   ; 1      ; FF_X78_Y20_N52        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]|clk  ;
;   2.614 ;   0.000 ; RR ; CELL ; 1      ; FF_X78_Y20_N52        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]      ;
; 2.821   ; 0.207   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                       ;
;   2.751 ;   0.137 ; RR ; uTco ; 1      ; FF_X78_Y20_N52        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]|q    ;
;   2.801 ;   0.050 ; RR ; IC   ; 1      ; MLABCELL_X78_Y20_N54  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~4|datae   ;
;   2.821 ;   0.020 ; RR ; CELL ; 1      ; MLABCELL_X78_Y20_N54  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~4|combout ;
;   2.821 ;   0.000 ; RR ; CELL ; 1      ; FF_X78_Y20_N55        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]|d    ;
;   2.821 ;   0.000 ; RR ; CELL ; 1      ; FF_X78_Y20_N55        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                ;
; 2.614   ; 2.614    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                             ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                         ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                 ;
;   1.931 ;   0.000  ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                       ;
;   2.790 ;   0.859  ; RR ; IC   ; 1      ; FF_X78_Y20_N55        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]|clk ;
;   2.790 ;   0.000  ; RR ; CELL ; 1      ; FF_X78_Y20_N55        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]     ;
;   2.614 ;   -0.176 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                        ;
; 2.614   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                              ;
; 2.702   ; 0.088    ;    ; uTh  ; 1      ; FF_X78_Y20_N55        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.120 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]           ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.828                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.708                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.120                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.803       ; 31         ; 0.000 ; 0.803 ;
;    Cell                ;       ; 5     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.047       ; 23         ; 0.047 ; 0.047 ;
;    Cell                ;       ; 3     ; 0.024       ; 12         ; 0.000 ; 0.024 ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137 ; 0.137 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.866       ; 31         ; 0.000 ; 0.866 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                               ;
; 2.620   ; 2.620   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                             ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                         ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                 ;
;   1.817 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                       ;
;   2.620 ;   0.803 ; RR ; IC   ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE|clk ;
;   2.620 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE     ;
; 2.828   ; 0.208   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                      ;
;   2.757 ;   0.137 ; FF ; uTco ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE|q   ;
;   2.804 ;   0.047 ; FF ; IC   ; 1      ; MLABCELL_X72_Y20_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i483~2|datae                            ;
;   2.828 ;   0.024 ; FR ; CELL ; 2      ; MLABCELL_X72_Y20_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i483~2|combout                          ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N26        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]|d             ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N26        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]               ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                      ;
; 2.620   ; 2.620    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                   ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                               ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                       ;
;   1.931 ;   0.000  ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                             ;
;   2.797 ;   0.866  ; RR ; IC   ; 1      ; FF_X72_Y20_N26        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]|clk ;
;   2.797 ;   0.000  ; RR ; CELL ; 1      ; FF_X72_Y20_N26        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]     ;
;   2.620 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                              ;
; 2.620   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                    ;
; 2.708   ; 0.088    ;    ; uTh  ; 1      ; FF_X72_Y20_N26        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.121 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.828                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.707                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.121                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.803       ; 31         ; 0.000 ; 0.803 ;
;    Cell                ;       ; 5     ; 1.817       ; 69         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.047       ; 23         ; 0.047 ; 0.047 ;
;    Cell                ;       ; 3     ; 0.024       ; 12         ; 0.000 ; 0.024 ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137 ; 0.137 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.866       ; 31         ; 0.000 ; 0.866 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                               ;
; 2.620   ; 2.620   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                             ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                         ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                 ;
;   1.817 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                       ;
;   2.620 ;   0.803 ; RR ; IC   ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE|clk ;
;   2.620 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE     ;
; 2.828   ; 0.208   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                      ;
;   2.757 ;   0.137 ; FF ; uTco ; 1      ; FF_X72_Y20_N28        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE|q   ;
;   2.804 ;   0.047 ; FF ; IC   ; 1      ; MLABCELL_X72_Y20_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i483~2|datae                            ;
;   2.828 ;   0.024 ; FR ; CELL ; 2      ; MLABCELL_X72_Y20_N24  ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i483~2|combout                          ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N25        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE|d   ;
;   2.828 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y20_N25        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE     ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                ;
; 2.620   ; 2.620    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                             ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                         ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                 ;
;   1.931 ;   0.000  ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                       ;
;   2.797 ;   0.866  ; RR ; IC   ; 1      ; FF_X72_Y20_N25        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE|clk ;
;   2.797 ;   0.000  ; RR ; CELL ; 1      ; FF_X72_Y20_N25        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE     ;
;   2.620 ;   -0.177 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                        ;
; 2.620   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                              ;
; 2.707   ; 0.087    ;    ; uTh  ; 1      ; FF_X72_Y20_N25        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]~DUPLICATE     ;
+---------+----------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.121 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]   ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                ;
; Data Arrival Time               ; 2.802                                                                                                                                   ;
; Data Required Time              ; 2.681                                                                                                                                   ;
; Slack                           ; 0.121                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.189 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.796       ; 30         ; 0.000 ; 0.796 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049 ; 0.049 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 74         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.858       ; 31         ; 0.000 ; 0.858 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                          ;
; 2.613   ; 2.613   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                        ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                    ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                            ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                  ;
;   2.613 ;   0.796 ; RR ; IC   ; 1      ; FF_X62_Y24_N41        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]|clk ;
;   2.613 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y24_N41        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]     ;
; 2.802   ; 0.189   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                 ;
;   2.753 ;   0.140 ; RR ; uTco ; 1      ; FF_X62_Y24_N41        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]|q   ;
;   2.802 ;   0.049 ; RR ; IC   ; 1      ; FF_X62_Y24_N31        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]|d ;
;   2.802 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y24_N31        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                             ;
; 2.613   ; 2.613    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                          ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                      ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                              ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                    ;
;   2.789 ;   0.858  ; RR ; IC   ; 1      ; FF_X62_Y24_N31        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]|clk ;
;   2.789 ;   0.000  ; RR ; CELL ; 1      ; FF_X62_Y24_N31        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]     ;
;   2.613 ;   -0.176 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                     ;
; 2.613   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                           ;
; 2.681   ; 0.068    ;    ; uTh  ; 1      ; FF_X62_Y24_N31        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 3 hold paths (0 violated).  Worst case slack is 0.409 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0} -to_clock [get_clocks {emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.409 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa~pa_hr_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; 0.000        ; 0.218      ; 0.000      ; Fast fix6 0C Model              ;
; 0.413 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa~pa_hr_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; 0.000        ; 0.215      ; 0.000      ; Fast fix6 0C Model              ;
; 0.418 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa~pa_hr_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0 ; 0.000        ; 0.217      ; 0.000      ; Fast fix6 0C Model              ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.409 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                       ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa~pa_hr_reg ;
; Launch Clock                    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; Latch Clock                     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 1.189                                                                                                                                ;
; Data Required Time              ; 0.780                                                                                                                                ;
; Slack                           ; 0.409                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.218 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.000 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 11    ; 1.235       ; 82         ; 0.000  ; 0.666  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.269       ; 18         ; 0.269  ; 0.269  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 1     ; 0.000       ;            ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 13    ; 1.536       ; 84         ; 0.000  ; 0.722  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.284       ; 16         ; 0.284  ; 0.284  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; launch edge time                                                                                                                                                            ;
; 1.189   ; 1.189    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.741 ;   0.666  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.811 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.925 ;   0.114  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   0.971 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.070 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.138 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.217 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   0.902 ;   -0.315 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   0.902 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   0.920 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.920 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.189 ;   0.269  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
; 1.189   ; 0.000    ;    ;      ;        ;                       ;                   ; data path                                                                                                                                                                   ;
;   1.189 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X84_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                                                                                             ;
; 1.407   ; 1.407    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.797 ;   0.722  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.873 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.992 ;   0.119  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   1.040 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.143 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.215 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.299 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   1.058 ;   -0.241 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   1.058 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   1.077 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.077 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.361 ;   0.284  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
;   1.579 ;   0.218  ; RR ; CELL ; 1      ; PHYADAPTOR_X84_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa|i_phy_clk_hr                                     ;
;   1.579 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X84_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
;   1.407 ;   -0.172 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                                                                                     ;
; 1.407   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                                                                                           ;
; 0.780   ; -0.627   ;    ; uTh  ; 0      ; PHYADAPTOR_X84_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.413 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                       ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa~pa_hr_reg ;
; Launch Clock                    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; Latch Clock                     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 1.189                                                                                                                                ;
; Data Required Time              ; 0.776                                                                                                                                ;
; Slack                           ; 0.413                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.215 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.000 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 11    ; 1.235       ; 82         ; 0.000  ; 0.666  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.269       ; 18         ; 0.269  ; 0.269  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 1     ; 0.000       ;            ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 13    ; 1.533       ; 84         ; 0.000  ; 0.722  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.284       ; 16         ; 0.284  ; 0.284  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; launch edge time                                                                                                                                                            ;
; 1.189   ; 1.189    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.741 ;   0.666  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.811 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.925 ;   0.114  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   0.971 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.070 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.138 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.217 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   0.902 ;   -0.315 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   0.902 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   0.920 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.920 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.189 ;   0.269  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
; 1.189   ; 0.000    ;    ;      ;        ;                       ;                   ; data path                                                                                                                                                                   ;
;   1.189 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X77_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                                                                                             ;
; 1.404   ; 1.404    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.797 ;   0.722  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.873 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.992 ;   0.119  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   1.040 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.143 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.215 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.299 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   1.058 ;   -0.241 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   1.058 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   1.077 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.077 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.361 ;   0.284  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
;   1.576 ;   0.215  ; RR ; CELL ; 1      ; PHYADAPTOR_X77_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa|i_phy_clk_hr                                     ;
;   1.576 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X77_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
;   1.404 ;   -0.172 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                                                                                     ;
; 1.404   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                                                                                           ;
; 0.776   ; -0.628   ;    ; uTh  ; 0      ; PHYADAPTOR_X77_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.418 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                       ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa~pa_hr_reg ;
; Launch Clock                    ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; Latch Clock                     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 1.189                                                                                                                                ;
; Data Required Time              ; 0.771                                                                                                                                ;
; Slack                           ; 0.418                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.217 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.000 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 11    ; 1.235       ; 82         ; 0.000  ; 0.666  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.269       ; 18         ; 0.269  ; 0.269  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 1     ; 0.000       ;            ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 13    ; 1.535       ; 84         ; 0.000  ; 0.722  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.284       ; 16         ; 0.284  ; 0.284  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; launch edge time                                                                                                                                                            ;
; 1.189   ; 1.189    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.741 ;   0.666  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.811 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.925 ;   0.114  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   0.971 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.070 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.138 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.217 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   0.902 ;   -0.315 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   0.902 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   0.920 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.920 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.189 ;   0.269  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
; 1.189   ; 0.000    ;    ;      ;        ;                       ;                   ; data path                                                                                                                                                                   ;
;   1.189 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X83_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                                                                                             ;
; 1.406   ; 1.406    ;    ;      ;        ;                       ;                   ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BW78              ; I/O pad           ; ref_clk_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|i                                                                                                                                                         ;
;   0.075 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X61_Y0_N259    ; I/O input buffer  ; ref_clk_clk~input|o                                                                                                                                                         ;
;   0.797 ;   0.722  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_in                                                           ;
;   0.873 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~refclk|self_clk_out                                                          ;
;   0.992 ;   0.119  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|ref_clk0                                                                     ;
;   1.040 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.143 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.215 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~pllnout                                                                      ;
;   1.299 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vco_refclk                                                                   ;
;   1.058 ;   -0.241 ; RR ; COMP ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vctrl                                                                        ;
;   1.058 ;   0.000  ; RR ; CELL ; 3      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                                                     ;
;   1.077 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~io96/x0/xiocenter_wrap/xioplla/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.077 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                                                   ;
;   1.361 ;   0.284  ; RR ; uTco ; 19     ; IOPLL_X63_Y0_N84      ; IOPLL             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                                              ;
;   1.578 ;   0.217  ; RR ; CELL ; 1      ; PHYADAPTOR_X83_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa|i_phy_clk_hr                                     ;
;   1.578 ;   0.000  ; RR ; CELL ; 0      ; PHYADAPTOR_X83_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
;   1.406 ;   -0.172 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                                                                                     ;
; 1.406   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                                                                                           ;
; 0.771   ; -0.635   ;    ; uTh  ; 0      ; PHYADAPTOR_X83_Y0_N0  ; PHY_ADAPTOR block ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_pa|gen_used_pa.pa~pa_hr_reg                                        ;
+---------+----------+----+------+--------+-----------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 3 recovery paths (0 violated).  Worst case slack is 2.159 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||user_pll|altera_iopll_inst_outclk0} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 2.159 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1  ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.079     ; 2.196      ; Slow fix6 0C Model              ;
; 2.159 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1] ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.079     ; 2.196      ; Slow fix6 0C Model              ;
; 2.160 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0] ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 4.545        ; -0.079     ; 2.196      ; Slow fix6 0C Model              ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 2.159 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]     ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                   ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 9.587                                                                                                ;
; Data Required Time              ; 11.746                                                                                               ;
; Slack                           ; 2.159                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.079 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.196  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.927       ; 37         ; 0.000  ; 2.927  ;
;    Cell                ;        ; 11    ; 4.553       ; 58         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.785       ; 81         ; 1.785  ; 1.785  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.411       ; 19         ; 0.411  ; 0.411  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.663       ; 40         ; 0.000  ; 2.663  ;
;    Cell                ;        ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.391   ; 7.391    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   7.391 ;   2.927  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   7.391 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 9.587   ; 2.196    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.802 ;   0.411  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   9.587 ;   1.785  ; RF ; IC   ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1|clrn                               ;
;   9.587 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 11.857   ; 7.312    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   10.601 ;   2.663  ; RR ; IC   ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1|clk                                ;
;   10.601 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
;   11.847 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   11.857 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 11.827   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 11.746   ; -0.081   ;    ; uTsu ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 2.159 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]      ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 9.587                                                                                                 ;
; Data Required Time              ; 11.746                                                                                                ;
; Slack                           ; 2.159                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.079 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.196  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.927       ; 37         ; 0.000  ; 2.927  ;
;    Cell                ;        ; 11    ; 4.553       ; 58         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.785       ; 81         ; 1.785  ; 1.785  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.411       ; 19         ; 0.411  ; 0.411  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.663       ; 40         ; 0.000  ; 2.663  ;
;    Cell                ;        ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.391   ; 7.391    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   7.391 ;   2.927  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   7.391 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 9.587   ; 2.196    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.802 ;   0.411  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   9.587 ;   1.785  ; RF ; IC   ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]|clrn                              ;
;   9.587 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 11.857   ; 7.312    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   10.601 ;   2.663  ; RR ; IC   ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]|clk                               ;
;   10.601 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
;   11.847 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   11.857 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 11.827   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 11.746   ; -0.081   ;    ; uTsu ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 2.160 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]      ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 9.587                                                                                                 ;
; Data Required Time              ; 11.747                                                                                                ;
; Slack                           ; 2.160                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.545  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.079 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.196  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.927       ; 37         ; 0.000  ; 2.927  ;
;    Cell                ;        ; 11    ; 4.553       ; 58         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.785       ; 81         ; 1.785  ; 1.785  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.411       ; 19         ; 0.411  ; 0.411  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.663       ; 40         ; 0.000  ; 2.663  ;
;    Cell                ;        ; 11    ; 3.740       ; 55         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.337       ; 5          ; 0.337  ; 0.337  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.391   ; 7.391    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   4.464 ;   0.896  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   7.391 ;   2.927  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   7.391 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 9.587   ; 2.196    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.802 ;   0.411  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   9.587 ;   1.785  ; RF ; IC   ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]|clrn                              ;
;   9.587 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 4.545    ; 4.545    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 11.857   ; 7.312    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   4.545  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   4.545  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   4.545  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   5.410  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   6.731  ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   6.972  ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   7.171  ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   7.310  ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   7.465  ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   6.781  ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   6.781  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   6.810  ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   6.810  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   7.147  ;   0.337  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   7.938  ;   0.791  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   10.601 ;   2.663  ; RR ; IC   ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]|clk                               ;
;   10.601 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
;   11.847 ;   1.246  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   11.857 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 11.827   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 11.747   ; -0.080   ;    ; uTsu ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.039 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||user_pll|altera_iopll_inst_outclk1} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 6.039 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]  ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.072     ; 2.859      ; Slow fix6 0C Model              ;
; 6.040 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.072     ; 2.859      ; Slow fix6 0C Model              ;
; 6.040 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.072     ; 2.859      ; Slow fix6 0C Model              ;
; 6.497 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready                                                                                                                                                                ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.165     ; 2.268      ; Slow fix6 0C Model              ;
; 6.540 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready                                                                                                                                                                                                     ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
; 6.542 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]                                                                                                                                                                                                      ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
; 6.542 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]                                                                                                                                                                                             ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
; 6.543 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]                                                                                                                                                                                                      ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
; 6.563 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE                                                                                                                                                                                            ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
; 6.563 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR                                                                                                                                                                                                 ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 9.090        ; -0.144     ; 2.233      ; Slow fix6 0C Model              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 6.039 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 10.021                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.060                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 6.039                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.072 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.859  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.917       ; 38         ; 0.000  ; 2.917  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.371       ; 83         ; 1.078  ; 1.293  ;
;    Cell                ;        ; 3     ; 0.076       ; 3          ; 0.000  ; 0.038  ;
;    uTco                ;        ; 1     ; 0.412       ; 14         ; 0.412  ; 0.412  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.659       ; 41         ; 0.000  ; 2.659  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 7.162    ; 7.162    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                      ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                              ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                              ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                      ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                          ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                  ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                       ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                    ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                         ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                      ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                        ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                    ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                    ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                       ;
;   7.162  ;   2.917  ; RR ; IC   ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                ;
;   7.162  ;   0.000  ; RR ; CELL ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ;
; 10.021   ; 2.859    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                ;
;   7.574  ;   0.412  ; RR ; uTco ; 244    ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                  ;
;   8.867  ;   1.293  ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|dataf                                                  ;
;   8.905  ;   0.038  ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                ;
;   8.943  ;   0.038  ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/lab_lut6outt[0]                             ;
;   10.021 ;   1.078  ; FF ; IC   ; 1      ; FF_X112_Y20_N16       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]|clrn ;
;   10.021 ;   0.000  ; FF ; CELL ; 1      ; FF_X112_Y20_N16       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]      ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 16.180   ; 7.090    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                      ;
;   14.954 ;   2.659  ; RR ; IC   ; 1      ; FF_X112_Y20_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]|clk ;
;   14.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X112_Y20_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]     ;
;   16.170 ;   1.216  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
;   16.180 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                                  ;
; 16.150   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 16.060   ; -0.090   ;    ; uTsu ; 1      ; FF_X112_Y20_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[0]     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 6.040 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 10.021                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 16.061                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 6.040                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.072 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.859  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.917       ; 38         ; 0.000  ; 2.917  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.371       ; 83         ; 1.078  ; 1.293  ;
;    Cell                ;        ; 3     ; 0.076       ; 3          ; 0.000  ; 0.038  ;
;    uTco                ;        ; 1     ; 0.412       ; 14         ; 0.412  ; 0.412  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.659       ; 41         ; 0.000  ; 2.659  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 7.162    ; 7.162    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                      ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                              ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                              ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                      ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                          ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                  ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                       ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                    ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                         ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                      ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                        ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                    ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                    ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                       ;
;   7.162  ;   2.917  ; RR ; IC   ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                ;
;   7.162  ;   0.000  ; RR ; CELL ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ;
; 10.021   ; 2.859    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                ;
;   7.574  ;   0.412  ; RR ; uTco ; 244    ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                  ;
;   8.867  ;   1.293  ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|dataf                                                  ;
;   8.905  ;   0.038  ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                ;
;   8.943  ;   0.038  ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/lab_lut6outt[0]                             ;
;   10.021 ;   1.078  ; FF ; IC   ; 1      ; FF_X112_Y20_N13       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]|clrn ;
;   10.021 ;   0.000  ; FF ; CELL ; 1      ; FF_X112_Y20_N13       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]      ;
+----------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                                         ;
; 16.180   ; 7.090    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                 ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                      ;
;   14.954 ;   2.659  ; RR ; IC   ; 1      ; FF_X112_Y20_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]|clk ;
;   14.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X112_Y20_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]     ;
;   16.170 ;   1.216  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                 ;
;   16.180 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                                  ;
; 16.150   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                       ;
; 16.061   ; -0.089   ;    ; uTsu ; 1      ; FF_X112_Y20_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]     ;
+----------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 6.040 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 10.021                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 16.061                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 6.040                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.072 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.859  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.917       ; 38         ; 0.000  ; 2.917  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.371       ; 83         ; 1.078  ; 1.293  ;
;    Cell                ;        ; 3     ; 0.076       ; 3          ; 0.000  ; 0.038  ;
;    uTco                ;        ; 1     ; 0.412       ; 14         ; 0.412  ; 0.412  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.659       ; 41         ; 0.000  ; 2.659  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 7.162    ; 7.162    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000  ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad            ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                       ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                               ;
;   0.951  ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer   ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                               ;
;   2.799  ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                       ;
;   3.068  ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                           ;
;   3.291  ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                   ;
;   3.447  ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                        ;
;   3.623  ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                     ;
;   3.147  ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                          ;
;   3.147  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                       ;
;   3.181  ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                         ;
;   3.181  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                     ;
;   3.568  ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                     ;
;   4.245  ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL              ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                        ;
;   7.162  ;   2.917  ; RR ; IC   ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                 ;
;   7.162  ;   0.000  ; RR ; CELL ; 1      ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ;
; 10.021   ; 2.859    ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                 ;
;   7.574  ;   0.412  ; RR ; uTco ; 244    ; FF_X114_Y22_N37       ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                   ;
;   8.867  ;   1.293  ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|dataf                                                   ;
;   8.905  ;   0.038  ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                 ;
;   8.943  ;   0.038  ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/lab_lut6outt[0]                              ;
;   10.021 ;   1.078  ; FF ; IC   ; 1      ; FF_X112_Y20_N7        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clrn ;
;   10.021 ;   0.000  ; FF ; CELL ; 1      ; FF_X112_Y20_N7        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out      ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                             ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 16.180   ; 7.090    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                                                                               ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                                                                                           ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                                                                                      ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                                                                              ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                                                                              ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                                      ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                          ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                  ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                                       ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                                    ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                         ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                                      ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                                                                                        ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                                                                                    ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                                                                                    ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                                                                                       ;
;   14.954 ;   2.659  ; RR ; IC   ; 1      ; FF_X112_Y20_N7        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   14.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X112_Y20_N7        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
;   16.170 ;   1.216  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
;   16.180 ;   0.010  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                                                                                                                                                   ;
; 16.150   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 16.061   ; -0.089   ;    ; uTsu ; 1      ; FF_X112_Y20_N7        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
+----------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 6.497 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ;
; To Node                         ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                              ;
; Data Arrival Time               ; 9.447                                                                                                                                 ;
; Data Required Time              ; 15.944                                                                                                                                ;
; Slack                           ; 6.497                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.165 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.268  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.858       ; 82         ; 1.858  ; 1.858  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.662       ; 41         ; 0.000  ; 2.662  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                           ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                        ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]            ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk    ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                         ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                      ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                           ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                        ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]          ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                      ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                      ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                         ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ;
; 9.447   ; 2.268    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                  ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                  ;
;   9.447 ;   1.858  ; RF ; IC   ; 1      ; FF_X136_Y21_N25       ; ALM Register     ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready|clrn ;
;   9.447 ;   0.000  ; FF ; CELL ; 1      ; FF_X136_Y21_N25       ; ALM Register     ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready      ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                   ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                           ;
; 16.104   ; 7.014    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                            ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                       ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                               ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                               ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                       ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]           ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk   ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                        ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                     ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                          ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                       ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]         ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                     ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                     ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                        ;
;   14.957 ;   2.662  ; RR ; IC   ; 1      ; FF_X136_Y21_N25       ; ALM Register     ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready|clk ;
;   14.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X136_Y21_N25       ; ALM Register     ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready     ;
;   16.102 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                   ;
;   16.104 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                    ;
; 16.074   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                         ;
; 15.944   ; -0.130   ;    ; uTsu ; 1      ; FF_X136_Y21_N25       ; ALM Register     ; axil_driver_0|emif_ph2_axil_driver_inst|ed_synth_axil_driver_0_emif_ph2_axil_driver_100_qakapty_axil_driver_inst|r_axil_driver_bready     ;
+----------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 6.540 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                               ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                         ;
; Data Arrival Time               ; 9.412                                                                                            ;
; Data Required Time              ; 15.952                                                                                           ;
; Slack                           ; 6.540                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N11       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready|clrn                                   ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N11       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready                                        ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N11       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready|clk                                    ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N11       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready                                        ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.952   ; -0.143   ;    ; uTsu ; 1      ; FF_X132_Y13_N11       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|axi_awready                                        ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 6.542 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 9.412                                                                                           ;
; Data Required Time              ; 15.954                                                                                          ;
; Slack                           ; 6.542                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N14       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]|clrn                                    ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N14       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N14       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]|clk                                     ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N14       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]                                         ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.954   ; -0.141   ;    ; uTsu ; 1      ; FF_X132_Y13_N14       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[4]                                         ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 6.542 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                  ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                       ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 9.412                                                                                                    ;
; Data Required Time              ; 15.954                                                                                                   ;
; Slack                           ; 6.542                                                                                                    ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]|clrn                           ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]                                ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]|clk                            ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]                                ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.954   ; -0.141   ;    ; uTsu ; 1      ; FF_X132_Y13_N13       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|preserve_ssm_c2p[4]                                ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 6.543 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                              ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 9.412                                                                                           ;
; Data Required Time              ; 15.955                                                                                          ;
; Slack                           ; 6.543                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N26       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]|clrn                                    ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N26       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N26       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]|clk                                     ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N26       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]                                         ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.955   ; -0.140   ;    ; uTsu ; 1      ; FF_X132_Y13_N26       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|vio_out[2]                                         ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 6.563 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                   ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                        ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                  ;
; Data Arrival Time               ; 9.412                                                                                                     ;
; Data Required Time              ; 15.975                                                                                                    ;
; Slack                           ; 6.563                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE|clrn                          ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE                               ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE|clk                           ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE                               ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.975   ; -0.120   ;    ; uTsu ; 1      ; FF_X132_Y13_N16       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR_DONE                               ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 6.563 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                   ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 9.412                                                                                                ;
; Data Required Time              ; 15.975                                                                                               ;
; Slack                           ; 6.563                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 9.090  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.144 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.233  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.934       ; 38         ; 0.000  ; 2.934  ;
;    Cell                ;        ; 11    ; 4.334       ; 57         ; 0.000  ; 1.848  ;
;    PLL Compensation    ;        ; 1     ; -0.476      ; 0          ; -0.476 ; -0.476 ;
;    uTco                ;        ; 1     ; 0.387       ; 5          ; 0.387  ; 0.387  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.823       ; 82         ; 1.823  ; 1.823  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.410       ; 18         ; 0.410  ; 0.410  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.683       ; 41         ; 0.000  ; 2.683  ;
;    Cell                ;        ; 11    ; 3.551       ; 54         ; 0.000  ; 1.321  ;
;    PLL Compensation    ;        ; 1     ; -0.684      ; 0          ; -0.684 ; -0.684 ;
;    uTco                ;        ; 1     ; 0.338       ; 5          ; 0.338  ; 0.338  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 7.179   ; 7.179    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.951 ;   0.951  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   2.799 ;   1.848  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   3.068 ;   0.269  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   3.291 ;   0.223  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   3.447 ;   0.156  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   3.623 ;   0.176  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   3.147 ;   -0.476 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   3.147 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   3.181 ;   0.034  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   3.181 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   3.568 ;   0.387  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   4.245 ;   0.677  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   7.179 ;   2.934  ; RR ; IC   ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                             ;
;   7.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; 9.412   ; 2.233    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   7.589 ;   0.410  ; RR ; uTco ; 330    ; FF_X109_Y12_N1        ; ALM Register     ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                               ;
;   9.412 ;   1.823  ; RF ; IC   ; 1      ; FF_X132_Y13_N1        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR|clrn                               ;
;   9.412 ;   0.000  ; FF ; CELL ; 1      ; FF_X132_Y13_N1        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.090    ; 9.090    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 16.125   ; 7.035    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   9.090  ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   9.090  ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   9.090  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   9.955  ;   0.865  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   11.276 ;   1.321  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   11.517 ;   0.241  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   11.716 ;   0.199  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   11.855 ;   0.139  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   12.010 ;   0.155  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   11.326 ;   -0.684 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   11.326 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   11.355 ;   0.029  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   11.355 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                   ;
;   11.693 ;   0.338  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                   ;
;   12.295 ;   0.602  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                      ;
;   14.978 ;   2.683  ; RR ; IC   ; 1      ; FF_X132_Y13_N1        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR|clk                                ;
;   14.978 ;   0.000  ; RR ; CELL ; 1      ; FF_X132_Y13_N1        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR                                    ;
;   16.123 ;   1.145  ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   16.125 ;   0.002  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 16.095   ; -0.030   ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 15.975   ; -0.120   ;    ; uTsu ; 1      ; FF_X132_Y13_N1        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|cal_arch_0|inst_gearbox|mgr_c_st.MGR_WR                                    ;
+----------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 59.864 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 59.864 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]  ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.085     ; 2.415      ; Slow fix6 0C Model              ;
; 59.864 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]  ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.085     ; 2.415      ; Slow fix6 0C Model              ;
; 59.864 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.085     ; 2.415      ; Slow fix6 0C Model              ;
; 60.594 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc                                     ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.083     ; 1.719      ; Slow fix6 0C Model              ;
; 60.824 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                                                                                                                                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.076     ; 1.485      ; Slow fix6 0C Model              ;
; 60.828 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                                                                                                                                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.076     ; 1.485      ; Slow fix6 0C Model              ;
; 60.971 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                               ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.064     ; 1.343      ; Slow fix6 0C Model              ;
; 60.971 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                               ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.064     ; 1.343      ; Slow fix6 0C Model              ;
; 60.973 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                                                                               ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.064     ; 1.343      ; Slow fix6 0C Model              ;
; 61.088 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                                                                                                                      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.033     ; 1.272      ; Slow fix6 0C Model              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 59.864 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.991                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 67.855                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 59.864                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.085 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.415  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.718       ; 71         ; 0.302 ; 1.416 ;
;    Cell                ;        ; 3     ; 0.295       ; 12         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.402       ; 17         ; 0.402 ; 0.402 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.509       ; 30         ; 0.000 ; 1.509 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 5.576   ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                        ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                    ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                            ;
;   3.894 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                  ;
;   5.576 ;   1.682 ; RR ; IC   ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                          ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                              ;
; 7.991   ; 2.415   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                 ;
;   5.978 ;   0.402 ; RR ; uTco ; 12     ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                            ;
;   7.394 ;   1.416 ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datac                                                   ;
;   7.578 ;   0.184 ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                 ;
;   7.689 ;   0.111 ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/laboutt[1]                                   ;
;   7.991 ;   0.302 ; FF ; IC   ; 1      ; FF_X80_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]|clrn ;
;   7.991 ;   0.000 ; FF ; CELL ; 1      ; FF_X80_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 67.991   ; 5.491   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                      ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                              ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                              ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                      ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                       ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                   ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                           ;
;   65.948 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                 ;
;   67.457 ;   1.509 ; RR ; IC   ; 1      ; FF_X80_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]|clk ;
;   67.457 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]     ;
;   67.980 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
;   67.991 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                   ;
; 67.961   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 67.855   ; -0.106  ;    ; uTsu ; 1      ; FF_X80_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]     ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 59.864 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                         ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 7.991                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 67.855                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 59.864                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.085 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.415  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.718       ; 71         ; 0.302 ; 1.416 ;
;    Cell                ;        ; 3     ; 0.295       ; 12         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.402       ; 17         ; 0.402 ; 0.402 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.509       ; 30         ; 0.000 ; 1.509 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 5.576   ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                        ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                    ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                            ;
;   3.894 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                  ;
;   5.576 ;   1.682 ; RR ; IC   ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                          ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                              ;
; 7.991   ; 2.415   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                 ;
;   5.978 ;   0.402 ; RR ; uTco ; 12     ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                            ;
;   7.394 ;   1.416 ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datac                                                   ;
;   7.578 ;   0.184 ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                 ;
;   7.689 ;   0.111 ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/laboutt[1]                                   ;
;   7.991 ;   0.302 ; FF ; IC   ; 1      ; FF_X80_Y20_N22        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]|clrn ;
;   7.991 ;   0.000 ; FF ; CELL ; 1      ; FF_X80_Y20_N22        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 67.991   ; 5.491   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                      ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                              ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                              ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                      ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                       ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                   ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                           ;
;   65.948 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                 ;
;   67.457 ;   1.509 ; RR ; IC   ; 1      ; FF_X80_Y20_N22        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]|clk ;
;   67.457 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y20_N22        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]     ;
;   67.980 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
;   67.991 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                   ;
; 67.961   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 67.855   ; -0.106  ;    ; uTsu ; 1      ; FF_X80_Y20_N22        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]     ;
+----------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 59.864 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                          ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 7.991                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 67.855                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 59.864                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.085 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.415  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.718       ; 71         ; 0.302 ; 1.416 ;
;    Cell                ;        ; 3     ; 0.295       ; 12         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.402       ; 17         ; 0.402 ; 0.402 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.509       ; 30         ; 0.000 ; 1.509 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 5.576   ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                         ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                     ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                             ;
;   3.894 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                   ;
;   5.576 ;   1.682 ; RR ; IC   ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                           ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                               ;
; 7.991   ; 2.415   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                                  ;
;   5.978 ;   0.402 ; RR ; uTco ; 12     ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                             ;
;   7.394 ;   1.416 ; RR ; IC   ; 1      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datac                                                    ;
;   7.578 ;   0.184 ; RR ; CELL ; 2      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                  ;
;   7.689 ;   0.111 ; RF ; CELL ; 3      ; MLABCELL_X80_Y20_N3   ; Combinational cell ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged~cw_ml_mlab/laboutt[1]                                    ;
;   7.991 ;   0.302 ; FF ; IC   ; 1      ; FF_X80_Y20_N7         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clrn ;
;   7.991 ;   0.000 ; FF ; CELL ; 1      ; FF_X80_Y20_N7         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                                   ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 67.991   ; 5.491   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                                ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                            ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                                                       ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                                               ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                               ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                                                 ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                                                       ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                                                        ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                                                    ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                                                            ;
;   65.948 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                                                                  ;
;   67.457 ;   1.509 ; RR ; IC   ; 1      ; FF_X80_Y20_N7         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   67.457 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y20_N7         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
;   67.980 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
;   67.991 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                    ;
; 67.961   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                                                         ;
; 67.855   ; -0.106  ;    ; uTsu ; 1      ; FF_X80_Y20_N7         ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 60.594 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                      ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 7.295                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 67.889                                                                                                                                                                                                                                                            ;
; Slack                           ; 60.594                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.719  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.682       ; 30         ; 0.000 ; 1.682 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.317       ; 77         ; 1.317 ; 1.317 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.402       ; 23         ; 0.402 ; 0.402 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.511       ; 30         ; 0.000 ; 1.511 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                       ;
; 5.576   ; 5.576   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                     ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                 ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                         ;
;   3.894 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                               ;
;   5.576 ;   1.682 ; RR ; IC   ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                       ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                           ;
; 7.295   ; 1.719   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                              ;
;   5.978 ;   0.402 ; RR ; uTco ; 12     ; FF_X113_Y21_N1        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                         ;
;   7.295 ;   1.317 ; RF ; IC   ; 1      ; FF_X79_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc|clrn ;
;   7.295 ;   0.000 ; FF ; CELL ; 1      ; FF_X79_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                           ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                               ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                                                                                                       ;
; 67.993   ; 5.493   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                            ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                        ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                                                   ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                                                           ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                                                           ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                             ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                   ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                    ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                                                                                                                                        ;
;   65.948 ;   0.000 ; RR ; CELL ; 251    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                                                                                                                              ;
;   67.459 ;   1.511 ; RR ; IC   ; 1      ; FF_X79_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc|clk ;
;   67.459 ;   0.000 ; RR ; CELL ; 1      ; FF_X79_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc     ;
;   67.982 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                                                                                               ;
;   67.993 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                                                                                                ;
; 67.963   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                                                                                                     ;
; 67.889   ; -0.074  ;    ; uTsu ; 1      ; FF_X79_Y20_N19        ; ALM Register       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc     ;
+----------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 60.824 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 7.064                                                                                               ;
; Data Required Time              ; 67.888                                                                                              ;
; Slack                           ; 60.824                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.076 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.485  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.685       ; 30         ; 0.000 ; 1.685 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.908       ; 61         ; 0.384 ; 0.524 ;
;    Cell                ;        ; 2     ; 0.167       ; 11         ; 0.000 ; 0.167 ;
;    uTco                ;        ; 1     ; 0.410       ; 28         ; 0.410 ; 0.410 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.521       ; 31         ; 0.000 ; 1.521 ;
;    Cell                ;        ; 4     ; 3.448       ; 69         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                         ;
; 5.579   ; 5.579   ;    ;      ;        ;                       ;                    ; clock path                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                       ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                   ;
;   5.579 ;   1.685 ; RR ; IC   ; 1      ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk  ;
;   5.579 ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]      ;
; 7.064   ; 1.485   ;    ;      ;        ;                       ;                    ; data path                                                                                                ;
;   5.989 ;   0.410 ; RR ; uTco ; 15     ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q    ;
;   6.373 ;   0.384 ; RR ; IC   ; 1      ; MLABCELL_X61_Y19_N57  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i93|datae                ;
;   6.540 ;   0.167 ; RF ; CELL ; 2      ; MLABCELL_X61_Y19_N57  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i93|combout              ;
;   7.064 ;   0.524 ; FF ; IC   ; 1      ; FF_X64_Y20_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|clrn ;
;   7.064 ;   0.000 ; FF ; CELL ; 1      ; FF_X64_Y20_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                             ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                         ;
; 68.003   ; 5.503   ;    ;      ;        ;                       ;                    ; clock path                                                                                              ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                          ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   67.469 ;   1.521 ; RR ; IC   ; 1      ; FF_X64_Y20_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|clk ;
;   67.469 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y20_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
;   67.992 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                 ;
;   68.003 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                  ;
; 67.973   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                       ;
; 67.888   ; -0.085  ;    ; uTsu ; 1      ; FF_X64_Y20_N7         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 60.828 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 7.064                                                                                               ;
; Data Required Time              ; 67.892                                                                                              ;
; Slack                           ; 60.828                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.076 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.485  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.685       ; 30         ; 0.000 ; 1.685 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.908       ; 61         ; 0.384 ; 0.524 ;
;    Cell                ;        ; 2     ; 0.167       ; 11         ; 0.000 ; 0.167 ;
;    uTco                ;        ; 1     ; 0.410       ; 28         ; 0.410 ; 0.410 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.521       ; 31         ; 0.000 ; 1.521 ;
;    Cell                ;        ; 4     ; 3.448       ; 69         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                         ;
; 5.579   ; 5.579   ;    ;      ;        ;                       ;                    ; clock path                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                       ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                   ;
;   5.579 ;   1.685 ; RR ; IC   ; 1      ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk  ;
;   5.579 ;   0.000 ; RR ; CELL ; 1      ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]      ;
; 7.064   ; 1.485   ;    ;      ;        ;                       ;                    ; data path                                                                                                ;
;   5.989 ;   0.410 ; RR ; uTco ; 15     ; FF_X63_Y19_N13        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q    ;
;   6.373 ;   0.384 ; RR ; IC   ; 1      ; MLABCELL_X61_Y19_N57  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i93|datae                ;
;   6.540 ;   0.167 ; RF ; CELL ; 2      ; MLABCELL_X61_Y19_N57  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i93|combout              ;
;   7.064 ;   0.524 ; FF ; IC   ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clrn ;
;   7.064 ;   0.000 ; FF ; CELL ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                             ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                         ;
; 68.003   ; 5.503   ;    ;      ;        ;                       ;                    ; clock path                                                                                              ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                          ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   67.469 ;   1.521 ; RR ; IC   ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk ;
;   67.469 ;   0.000 ; RR ; CELL ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
;   67.992 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                 ;
;   68.003 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                  ;
; 67.973   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                       ;
; 67.892   ; -0.081  ;    ; uTsu ; 1      ; FF_X64_Y20_N37        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 60.971 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                         ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                    ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                               ;
; Data Arrival Time               ; 6.887                                                                                                                                                                                  ;
; Data Required Time              ; 67.858                                                                                                                                                                                 ;
; Slack                           ; 60.971                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.343  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.650       ; 30         ; 0.000 ; 1.650 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.777       ; 58         ; 0.239 ; 0.538 ;
;    Cell                ;        ; 2     ; 0.157       ; 12         ; 0.000 ; 0.157 ;
;    uTco                ;        ; 1     ; 0.409       ; 30         ; 0.409 ; 0.409 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.498       ; 30         ; 0.000 ; 1.498 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 5.544   ; 5.544   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   3.894 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   5.544 ;   1.650 ; RR ; IC   ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                          ;
;   5.544 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                              ;
; 6.887   ; 1.343   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   5.953 ;   0.409 ; RR ; uTco ; 12     ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                            ;
;   6.192 ;   0.239 ; RR ; IC   ; 1      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datad                                                   ;
;   6.349 ;   0.157 ; RF ; CELL ; 6      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                 ;
;   6.887 ;   0.538 ; FF ; IC   ; 1      ; FF_X69_Y26_N10        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]|clrn ;
;   6.887 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N10        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                            ;
; 67.980   ; 5.480   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                 ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                             ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                        ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                  ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                        ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                         ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                     ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                             ;
;   65.948 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                   ;
;   67.446 ;   1.498 ; RR ; IC   ; 1      ; FF_X69_Y26_N10        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]|clk ;
;   67.446 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N10        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]     ;
;   67.969 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                    ;
;   67.980 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                     ;
; 67.950   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                          ;
; 67.858   ; -0.092  ;    ; uTsu ; 1      ; FF_X69_Y26_N10        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]     ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 60.971 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                          ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 6.887                                                                                                                                                                                   ;
; Data Required Time              ; 67.858                                                                                                                                                                                  ;
; Slack                           ; 60.971                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.343  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.650       ; 30         ; 0.000 ; 1.650 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.777       ; 58         ; 0.239 ; 0.538 ;
;    Cell                ;        ; 2     ; 0.157       ; 12         ; 0.000 ; 0.157 ;
;    uTco                ;        ; 1     ; 0.409       ; 30         ; 0.409 ; 0.409 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.498       ; 30         ; 0.000 ; 1.498 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                             ;
; 5.544   ; 5.544   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                           ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                       ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                               ;
;   3.894 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                     ;
;   5.544 ;   1.650 ; RR ; IC   ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                           ;
;   5.544 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                               ;
; 6.887   ; 1.343   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                    ;
;   5.953 ;   0.409 ; RR ; uTco ; 12     ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                             ;
;   6.192 ;   0.239 ; RR ; IC   ; 1      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datad                                                    ;
;   6.349 ;   0.157 ; RF ; CELL ; 6      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                  ;
;   6.887 ;   0.538 ; FF ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clrn ;
;   6.887 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out      ;
+---------+---------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                             ;
; 67.980   ; 5.480   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   65.948 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   67.446 ;   1.498 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   67.446 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
;   67.969 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                     ;
;   67.980 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                      ;
; 67.950   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                           ;
; 67.858   ; -0.092  ;    ; uTsu ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
+----------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 60.973 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                         ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                    ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                               ;
; Data Arrival Time               ; 6.887                                                                                                                                                                                  ;
; Data Required Time              ; 67.860                                                                                                                                                                                 ;
; Slack                           ; 60.973                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.343  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.650       ; 30         ; 0.000 ; 1.650 ;
;    Cell                ;        ; 5     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.777       ; 58         ; 0.239 ; 0.538 ;
;    Cell                ;        ; 2     ; 0.157       ; 12         ; 0.000 ; 0.157 ;
;    uTco                ;        ; 1     ; 0.409       ; 30         ; 0.409 ; 0.409 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.498       ; 30         ; 0.000 ; 1.498 ;
;    Cell                ;        ; 5     ; 3.448       ; 70         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 5.544   ; 5.544   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   3.894 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   3.894 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   5.544 ;   1.650 ; RR ; IC   ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                                                          ;
;   5.544 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                                                              ;
; 6.887   ; 1.343   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   5.953 ;   0.409 ; RR ; uTco ; 12     ; FF_X68_Y28_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                                                            ;
;   6.192 ;   0.239 ; RR ; IC   ; 1      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|datad                                                   ;
;   6.349 ;   0.157 ; RF ; CELL ; 6      ; MLABCELL_X68_Y28_N45  ; Combinational cell ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|reset_merged|combout                                                 ;
;   6.887 ;   0.538 ; FF ; IC   ; 1      ; FF_X69_Y26_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]|clrn ;
;   6.887 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                    ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500  ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                                                            ;
; 67.980   ; 5.480   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                 ;
;   62.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                             ;
;   62.500 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                        ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                ;
;   62.500 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                  ;
;   62.500 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                        ;
;   62.500 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                         ;
;   65.948 ;   3.448 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                     ;
;   65.948 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                             ;
;   65.948 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                   ;
;   67.446 ;   1.498 ; RR ; IC   ; 1      ; FF_X69_Y26_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]|clk ;
;   67.446 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]     ;
;   67.969 ;   0.523 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                                                    ;
;   67.980 ;   0.011 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                                                                                                                     ;
; 67.950   ; -0.030  ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                                                          ;
; 67.860   ; -0.090  ;    ; uTsu ; 1      ; FF_X69_Y26_N25        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]     ;
+----------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 61.088 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg         ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 6.851                                                                                           ;
; Data Required Time              ; 67.939                                                                                          ;
; Slack                           ; 61.088                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix6 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.272  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.685       ; 30         ; 0.000 ; 1.685 ;
;    Cell                ;        ; 4     ; 3.894       ; 70         ; 0.000 ; 3.894 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.577       ; 45         ; 0.148 ; 0.429 ;
;    Cell                ;        ; 2     ; 0.261       ; 21         ; 0.000 ; 0.261 ;
;    uTco                ;        ; 1     ; 0.434       ; 34         ; 0.434 ; 0.434 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.523       ; 31         ; 0.000 ; 1.523 ;
;    Cell                ;        ; 4     ; 3.448       ; 69         ; 0.000 ; 3.448 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                     ;
; 5.579   ; 5.579   ;    ;      ;        ;                       ;                    ; clock path                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                          ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                   ;
;   3.894 ;   3.894 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                               ;
;   5.579 ;   1.685 ; RR ; IC   ; 1      ; FF_X61_Y19_N8         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk          ;
;   5.579 ;   0.000 ; RR ; CELL ; 1      ; FF_X61_Y19_N8         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg              ;
; 6.851   ; 1.272   ;    ;      ;        ;                       ;                    ; data path                                                                                            ;
;   6.013 ;   0.434 ; FF ; uTco ; 28     ; FF_X61_Y19_N8         ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q            ;
;   6.161 ;   0.148 ; FF ; IC   ; 1      ; MLABCELL_X61_Y19_N15  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i547|datac           ;
;   6.422 ;   0.261 ; FF ; CELL ; 2      ; MLABCELL_X61_Y19_N15  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i547|combout         ;
;   6.851 ;   0.429 ; FF ; IC   ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]|clrn ;
;   6.851 ;   0.000 ; FF ; CELL ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                             ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                       ;                    ; latch edge time                                                                                     ;
; 68.046   ; 5.546    ;    ;      ;        ;                       ;                    ; clock path                                                                                          ;
;   62.500 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                      ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                 ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                         ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                         ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   65.948 ;   3.448  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   67.471 ;   1.523  ; RR ; IC   ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]|clk ;
;   67.471 ;   0.000  ; RR ; CELL ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]     ;
;   68.051 ;   0.580  ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                             ;
;   68.046 ;   -0.005 ;    ;      ;        ;                       ;                    ; advanced clock effects                                                                              ;
; 68.016   ; -0.030   ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                   ;
; 67.939   ; -0.077   ;    ; uTsu ; 1      ; FF_X63_Y19_N19        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[2]     ;
+----------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.171 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||user_pll|altera_iopll_inst_outclk1} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk1}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 0.171 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.222      ; Fast fix6 0C Model              ;
; 0.171 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]           ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.222      ; Fast fix6 0C Model              ;
; 0.171 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]                       ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
; 0.172 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]                        ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
; 0.182 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]                       ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
; 0.182 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out                                                  ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]                                                              ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.227      ; Fast fix6 0C Model              ;
; 0.182 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out                                                  ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]                                                              ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.000      ; 0.227      ; Fast fix6 0C Model              ;
; 0.183 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]                       ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
; 0.183 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]                       ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
; 0.184 ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]                       ; user_pll|altera_iopll_inst_outclk1 ; user_pll|altera_iopll_inst_outclk1 ; 0.000        ; 0.100      ; 0.321      ; Fast fix6 100C Model            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.171 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE                                   ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                      ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.070                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.899                                                                                                                                                                                                                                   ;
; Slack                           ; 0.171                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.222 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.362       ; 43         ; 0.000  ; 1.362  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.085       ; 38         ; 0.085  ; 0.085  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 62         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.461       ; 39         ; 0.000  ; 1.461  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                            ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                 ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                 ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                         ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                             ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                     ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                          ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                       ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                            ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                         ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                           ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                       ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                       ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                          ;
;   2.848 ;   1.362  ; RR ; IC   ; 1      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.848 ;   0.000  ; RR ; CELL ; 1      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.070   ; 0.222    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                   ;
;   2.985 ;   0.137  ; RR ; uTco ; 8      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.070 ;   0.085  ; RF ; IC   ; 1      ; FF_X131_Y23_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE|clrn                                  ;
;   3.070 ;   0.000  ; FF ; CELL ; 1      ; FF_X131_Y23_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                           ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                               ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                               ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                       ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                           ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                   ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                        ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                     ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                          ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                       ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                         ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                     ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                     ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                        ;
;   3.465 ;   1.461  ; RR ; IC   ; 1      ; FF_X131_Y23_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE|clk ;
;   3.465 ;   0.000  ; RR ; CELL ; 1      ; FF_X131_Y23_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE     ;
;   2.848 ;   -0.617 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                                   ;
; 2.848   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                                         ;
; 2.899   ; 0.051    ;    ; uTh  ; 1      ; FF_X131_Y23_N44       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]~DUPLICATE     ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.171 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]                                             ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                      ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.070                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.899                                                                                                                                                                                                                                   ;
; Slack                           ; 0.171                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.222 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.362       ; 43         ; 0.000  ; 1.362  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.085       ; 38         ; 0.085  ; 0.085  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 62         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.461       ; 39         ; 0.000  ; 1.461  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                            ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                                 ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                                 ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                         ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                             ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                     ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                                          ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                       ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                            ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                         ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                           ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                                       ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                                       ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                                          ;
;   2.848 ;   1.362  ; RR ; IC   ; 1      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.848 ;   0.000  ; RR ; CELL ; 1      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.070   ; 0.222    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                                   ;
;   2.985 ;   0.137  ; RR ; uTco ; 8      ; FF_X131_Y23_N52       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.070 ;   0.085  ; RF ; IC   ; 1      ; FF_X131_Y23_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]|clrn                                            ;
;   3.070 ;   0.000  ; FF ; CELL ; 1      ; FF_X131_Y23_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                                 ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                     ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                     ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                             ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                 ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                         ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                              ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                           ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                             ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                               ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                           ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                           ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                              ;
;   3.465 ;   1.461  ; RR ; IC   ; 1      ; FF_X131_Y23_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]|clk ;
;   3.465 ;   0.000  ; RR ; CELL ; 1      ; FF_X131_Y23_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]     ;
;   2.848 ;   -0.617 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                                         ;
; 2.848   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                               ;
; 2.899   ; 0.051    ;    ; uTh  ; 1      ; FF_X131_Y23_N43       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|gen_arbit.mm_interconnect_1|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[405]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.171 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]                                              ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.432                                                                                                                                                                                                                        ;
; Slack                           ; 0.171                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N56       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]|clrn                                             ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N56       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                     ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                         ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                         ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                 ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                     ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                             ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                  ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                               ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                    ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                 ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                   ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                               ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                               ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                  ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N56       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N56       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                             ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                              ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                   ;
; 3.432   ; 0.050    ;    ; uTh  ; 1      ; FF_X123_Y23_N56       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[15]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.172 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]                                               ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.431                                                                                                                                                                                                                        ;
; Slack                           ; 0.172                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N59       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]|clrn                                              ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N59       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                    ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                        ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                        ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                    ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                            ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                 ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                              ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                   ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                  ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                              ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                              ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                 ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N59       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N59       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                            ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                             ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                  ;
; 3.431   ; 0.049    ;    ; uTh  ; 1      ; FF_X123_Y23_N59       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[1]     ;
+---------+----------+----+------+--------+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.182 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]                                              ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.421                                                                                                                                                                                                                        ;
; Slack                           ; 0.182                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N29       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]|clrn                                             ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N29       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                     ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                         ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                         ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                 ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                     ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                             ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                  ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                               ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                    ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                 ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                   ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                               ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                               ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                  ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N29       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N29       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                             ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                              ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                   ;
; 3.421   ; 0.039    ;    ; uTh  ; 1      ; FF_X123_Y23_N29       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[70]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.182 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]                                               ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                     ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                               ;
; Data Arrival Time               ; 3.075                                                                                                                                                                                  ;
; Data Required Time              ; 2.893                                                                                                                                                                                  ;
; Slack                           ; 0.182                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.227 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.362       ; 43         ; 0.000  ; 1.362  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.090       ; 40         ; 0.090  ; 0.090  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 60         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.460       ; 39         ; 0.000  ; 1.460  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                           ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                          ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                      ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                      ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                         ;
;   2.848 ;   1.362  ; RR ; IC   ; 1      ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.848 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.075   ; 0.227    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                  ;
;   2.985 ;   0.137  ; RR ; uTco ; 17     ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.075 ;   0.090  ; RF ; IC   ; 1      ; FF_X69_Y27_N55        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]|clrn                                              ;
;   3.075 ;   0.000  ; FF ; CELL ; 1      ; FF_X69_Y27_N55        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                              ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                  ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                  ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                          ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]              ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk      ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                           ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                        ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                             ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                          ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]            ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                        ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                        ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                           ;
;   3.464 ;   1.460  ; RR ; IC   ; 1      ; FF_X69_Y27_N55        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]|clk ;
;   3.464 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y27_N55        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]     ;
;   2.848 ;   -0.616 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                      ;
; 2.848   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                            ;
; 2.893   ; 0.045    ;    ; uTh  ; 1      ; FF_X69_Y27_N55        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.182 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]                                               ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                     ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                               ;
; Data Arrival Time               ; 3.075                                                                                                                                                                                  ;
; Data Required Time              ; 2.893                                                                                                                                                                                  ;
; Slack                           ; 0.182                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.227 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.362       ; 43         ; 0.000  ; 1.362  ;
;    Cell                ;       ; 11    ; 1.633       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.168       ; 5          ; 0.168  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.090       ; 40         ; 0.090  ; 0.090  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 60         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.460       ; 39         ; 0.000  ; 1.460  ;
;    Cell                ;       ; 11    ; 2.065       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.180       ; 5          ; 0.180  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                           ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                        ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                            ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                    ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                         ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                      ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                           ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                        ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                          ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                      ;
;   1.157 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                      ;
;   1.486 ;   0.329  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                         ;
;   2.848 ;   1.362  ; RR ; IC   ; 1      ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.848 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.075   ; 0.227    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                  ;
;   2.985 ;   0.137  ; RR ; uTco ; 17     ; FF_X69_Y27_N19        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.075 ;   0.090  ; RF ; IC   ; 1      ; FF_X69_Y27_N50        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]|clrn                                              ;
;   3.075 ;   0.000  ; FF ; CELL ; 1      ; FF_X69_Y27_N50        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]                                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                              ;
; 2.848   ; 2.848    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                  ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                  ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                          ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]              ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk      ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                           ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                        ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                             ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                          ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]            ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                        ;
;   1.659 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                        ;
;   2.004 ;   0.345  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                           ;
;   3.464 ;   1.460  ; RR ; IC   ; 1      ; FF_X69_Y27_N50        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]|clk ;
;   3.464 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y27_N50        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]     ;
;   2.848 ;   -0.616 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                      ;
; 2.848   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                            ;
; 2.893   ; 0.045    ;    ; uTh  ; 1      ; FF_X69_Y27_N50        ; ALM Register     ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.183 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]                                              ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.420                                                                                                                                                                                                                        ;
; Slack                           ; 0.183                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N20       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]|clrn                                             ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N20       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                     ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                         ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                         ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                 ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                     ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                             ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                  ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                               ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                    ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                 ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                   ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                               ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                               ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                  ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N20       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N20       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                             ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                              ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                   ;
; 3.420   ; 0.038    ;    ; uTh  ; 1      ; FF_X123_Y23_N20       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[12]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.183 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]                                              ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.420                                                                                                                                                                                                                        ;
; Slack                           ; 0.183                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]|clrn                                             ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                     ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                         ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                         ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                 ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                     ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                             ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                  ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                               ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                    ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                 ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                   ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                               ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                               ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                  ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                             ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                              ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                   ;
; 3.420   ; 0.038    ;    ; uTh  ; 1      ; FF_X123_Y23_N23       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[26]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.184 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]                                              ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk1                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 3.603                                                                                                                                                                                                                        ;
; Data Required Time              ; 3.419                                                                                                                                                                                                                        ;
; Slack                           ; 0.184                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix6 100C Model                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.321 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.620       ; 45         ; 0.000  ; 1.620  ;
;    Cell                ;       ; 11    ; 1.818       ; 50         ; 0.000  ; 0.700  ;
;    PLL Compensation    ;       ; 1     ; -0.338      ; 0          ; -0.338 ; -0.338 ;
;    uTco                ;       ; 1     ; 0.182       ; 5          ; 0.182  ; 0.182  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.170       ; 53         ; 0.170  ; 0.170  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.151       ; 47         ; 0.151  ; 0.151  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.760       ; 42         ; 0.000  ; 1.760  ;
;    Cell                ;       ; 11    ; 2.250       ; 54         ; 0.000  ; 1.082  ;
;    PLL Compensation    ;       ; 1     ; -0.259      ; 0          ; -0.259 ; -0.259 ;
;    uTco                ;       ; 1     ; 0.195       ; 5          ; 0.195  ; 0.195  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                                                                                                                 ;
; 3.282   ; 3.282    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                                                                      ;
;   0.347 ;   0.347  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                                                                      ;
;   1.047 ;   0.700  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                                                              ;
;   1.169 ;   0.122  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                  ;
;   1.272 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                          ;
;   1.345 ;   0.073  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                                                               ;
;   1.430 ;   0.085  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                                                                            ;
;   1.092 ;   -0.338 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                                                                 ;
;   1.092 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                              ;
;   1.111 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                                                                ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                                                                            ;
;   1.293 ;   0.182  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                                                                            ;
;   1.662 ;   0.369  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                                                               ;
;   3.282 ;   1.620  ; RR ; IC   ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   3.282 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.603   ; 0.321    ;    ;      ;        ;                       ;                  ; data path                                                                                                                                                                                                                        ;
;   3.433 ;   0.151  ; RR ; uTco ; 38     ; FF_X125_Y23_N2        ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.603 ;   0.170  ; RF ; IC   ; 1      ; FF_X123_Y23_N17       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]|clrn                                             ;
;   3.603 ;   0.000  ; FF ; CELL ; 1      ; FF_X123_Y23_N17       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                                                                     ;
; 3.382   ; 3.382    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                                                                         ;
;   0.356 ;   0.356  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                                                                         ;
;   1.438 ;   1.082  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                                                 ;
;   1.565 ;   0.127  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                     ;
;   1.673 ;   0.108  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                             ;
;   1.750 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                                                                  ;
;   1.840 ;   0.090  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                                                               ;
;   1.581 ;   -0.259 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                                                                    ;
;   1.581 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                                                                 ;
;   1.603 ;   0.022  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                                   ;
;   1.603 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c1cntr_reg                                                                                                                               ;
;   1.798 ;   0.195  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                                               ;
;   2.186 ;   0.388  ; RR ; CELL ; 6534   ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[1]                                                                                  ;
;   3.946 ;   1.760  ; RR ; IC   ; 1      ; FF_X123_Y23_N17       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]|clk ;
;   3.946 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y23_N17       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]     ;
;   3.375 ;   -0.571 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                                                             ;
;   3.382 ;   0.007  ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                                                              ;
; 3.382   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                                                                   ;
; 3.419   ; 0.037    ;    ; uTh  ; 1      ; FF_X123_Y23_N17       ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.arbit_and_interconnect|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[21]     ;
+---------+----------+----+------+--------+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.187 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.187 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.188 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.190 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.192 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.192 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.193 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.194 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.195 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.195 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
; 0.196 ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.230      ; Fast fix6 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.187 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.648                                                                                                                                                                                   ;
; Slack                           ; 0.187                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N58        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N58        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N58        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N58        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.648   ; 0.043    ;    ; uTh  ; 1      ; FF_X69_Y26_N58        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.188 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.647                                                                                                                                                                                   ;
; Slack                           ; 0.188                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N52        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N52        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N52        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N52        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.647   ; 0.042    ;    ; uTh  ; 1      ; FF_X69_Y26_N52        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.190 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.645                                                                                                                                                                                   ;
; Slack                           ; 0.190                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|clrn                                  ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                           ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                        ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                    ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                            ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                  ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                   ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                         ;
; 2.645   ; 0.040    ;    ; uTh  ; 1      ; FF_X69_Y26_N43        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.192 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.643                                                                                                                                                                                   ;
; Slack                           ; 0.192                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.643   ; 0.038    ;    ; uTh  ; 1      ; FF_X69_Y26_N40        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.192 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.643                                                                                                                                                                                   ;
; Slack                           ; 0.192                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.643   ; 0.038    ;    ; uTh  ; 1      ; FF_X69_Y26_N37        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.193 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.642                                                                                                                                                                                   ;
; Slack                           ; 0.193                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N34        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N34        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N34        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N34        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.642   ; 0.037    ;    ; uTh  ; 1      ; FF_X69_Y26_N34        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.194 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.641                                                                                                                                                                                   ;
; Slack                           ; 0.194                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N22        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clrn                                              ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N22        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                               ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                            ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                        ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                      ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N22        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N22        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                       ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                             ;
; 2.641   ; 0.036    ;    ; uTh  ; 1      ; FF_X69_Y26_N22        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.195 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1                                    ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.640                                                                                                                                                                                   ;
; Slack                           ; 0.195                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N16        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1|clrn                                   ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N16        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                          ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                       ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                   ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                           ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                 ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N16        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N16        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                  ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                        ;
; 2.640   ; 0.035    ;    ; uTh  ; 1      ; FF_X69_Y26_N16        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.195 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1                                                ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.640                                                                                                                                                                                   ;
; Slack                           ; 0.195                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N13        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1|clrn                                               ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N13        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                              ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                           ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                       ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                               ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                     ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N13        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N13        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                      ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                            ;
; 2.640   ; 0.035    ;    ; uTh  ; 1      ; FF_X69_Y26_N13        ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1     ;
+---------+----------+----+------+--------+-----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.196 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                     ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 2.835                                                                                                                                                                                   ;
; Data Required Time              ; 2.639                                                                                                                                                                                   ;
; Slack                           ; 0.196                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.788       ; 30         ; 0.000 ; 0.788 ;
;    Cell                ;       ; 5     ; 1.817       ; 70         ; 0.000 ; 1.817 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 60         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.849       ; 31         ; 0.000 ; 0.849 ;
;    Cell                ;       ; 5     ; 1.931       ; 69         ; 0.000 ; 1.931 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                            ;
; 2.605   ; 2.605   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                          ;
;   1.817 ;   1.817 ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                      ;
;   1.817 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                                              ;
;   1.817 ;   0.000 ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                                    ;
;   2.605 ;   0.788 ; RR ; IC   ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.605 ;   0.000 ; RR ; CELL ; 1      ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 2.835   ; 0.230   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                   ;
;   2.743 ;   0.138 ; RR ; uTco ; 18     ; FF_X69_Y26_N7         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   2.835 ;   0.092 ; RF ; IC   ; 1      ; FF_X69_Y26_N4         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]|clrn                                  ;
;   2.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X69_Y26_N4         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time                                                                                                                                           ;
; 2.605   ; 2.605    ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CA109             ; I/O pad            ; altera_reserved_tck                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X4_Y2_N181     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                        ;
;   1.931 ;   1.931  ; RR ; CELL ; 100    ; SDMJTAGELA_X0_Y2_N124 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                    ;
;   1.931 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                            ;
;   1.931 ;   0.000  ; RR ; CELL ; 260    ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                  ;
;   2.780 ;   0.849  ; RR ; IC   ; 1      ; FF_X69_Y26_N4         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]|clk ;
;   2.780 ;   0.000  ; RR ; CELL ; 1      ; FF_X69_Y26_N4         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]     ;
;   2.605 ;   -0.175 ;    ;      ;        ;                       ;                    ; clock pessimism removed                                                                                                                                   ;
; 2.605   ; 0.000    ;    ;      ;        ;                       ;                    ; clock uncertainty                                                                                                                                         ;
; 2.639   ; 0.034    ;    ; uTh  ; 1      ; FF_X69_Y26_N4         ; ALM Register       ; traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 3 removal paths (0 violated).  Worst case slack is 0.748 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||user_pll|altera_iopll_inst_outclk0} -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {user_pll|altera_iopll_inst_outclk0}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {user_pll|altera_iopll_inst_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix6 100C Model
    Slow fix6 0C Model
    Fast fix6 0C Model
    Fast fix6 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+
; 0.748 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0] ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.028      ; 0.819      ; Fast fix6 0C Model              ;
; 0.748 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1] ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.028      ; 0.819      ; Fast fix6 0C Model              ;
; 0.749 ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1] ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1  ; user_pll|altera_iopll_inst_outclk0 ; user_pll|altera_iopll_inst_outclk0 ; 0.000        ; 0.028      ; 0.819      ; Fast fix6 0C Model              ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.748 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]      ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 3.764                                                                                                 ;
; Data Required Time              ; 3.016                                                                                                 ;
; Slack                           ; 0.748                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.028 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.819 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.384       ; 42         ; 0.000  ; 1.384  ;
;    Cell                ;       ; 11    ; 1.707       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.169       ; 5          ; 0.169  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.679       ; 83         ; 0.679  ; 0.679  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.140       ; 17         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.490       ; 39         ; 0.000  ; 1.490  ;
;    Cell                ;       ; 11    ; 2.145       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.181       ; 5          ; 0.181  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 2.945   ; 2.945    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.158 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   1.561 ;   0.403  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   2.945 ;   1.384  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   2.945 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 3.764   ; 0.819    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   3.085 ;   0.140  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   3.764 ;   0.679  ; RF ; IC   ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]|clrn                              ;
;   3.764 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 2.973   ; 2.973    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.660 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   2.085 ;   0.425  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   3.575 ;   1.490  ; RR ; IC   ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]|clk                               ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
;   2.979 ;   -0.596 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   2.973 ;   -0.006 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 2.973   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 3.016   ; 0.043    ;    ; uTh  ; 1      ; FF_X83_Y9_N28         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[0]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.748 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]      ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1] ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 3.764                                                                                                 ;
; Data Required Time              ; 3.016                                                                                                 ;
; Slack                           ; 0.748                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.028 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.819 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.384       ; 42         ; 0.000  ; 1.384  ;
;    Cell                ;       ; 11    ; 1.707       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.169       ; 5          ; 0.169  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.679       ; 83         ; 0.679  ; 0.679  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.140       ; 17         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.490       ; 39         ; 0.000  ; 1.490  ;
;    Cell                ;       ; 11    ; 2.145       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.181       ; 5          ; 0.181  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 2.945   ; 2.945    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.158 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   1.561 ;   0.403  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   2.945 ;   1.384  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   2.945 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 3.764   ; 0.819    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   3.085 ;   0.140  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   3.764 ;   0.679  ; RF ; IC   ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]|clrn                              ;
;   3.764 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 2.973   ; 2.973    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.660 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   2.085 ;   0.425  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   3.575 ;   1.490  ; RR ; IC   ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]|clk                               ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
;   2.979 ;   -0.596 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   2.973 ;   -0.006 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 2.973   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 3.016   ; 0.043    ;    ; uTh  ; 1      ; FF_X83_Y9_N22         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|dreg[1]                                   ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.749 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------+
; From Node                       ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]     ;
; To Node                         ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1 ;
; Launch Clock                    ; user_pll|altera_iopll_inst_outclk0                                                                   ;
; Latch Clock                     ; user_pll|altera_iopll_inst_outclk0                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                             ;
; Data Arrival Time               ; 3.764                                                                                                ;
; Data Required Time              ; 3.015                                                                                                ;
; Slack                           ; 0.749                                                                                                ;
; Worst-Case Operating Conditions ; Fast fix6 0C Model                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.028 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.819 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.384       ; 42         ; 0.000  ; 1.384  ;
;    Cell                ;       ; 11    ; 1.707       ; 52         ; 0.000  ; 0.599  ;
;    PLL Compensation    ;       ; 1     ; -0.315      ; 0          ; -0.315 ; -0.315 ;
;    uTco                ;       ; 1     ; 0.169       ; 5          ; 0.169  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.679       ; 83         ; 0.679  ; 0.679  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.140       ; 17         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.490       ; 39         ; 0.000  ; 1.490  ;
;    Cell                ;       ; 11    ; 2.145       ; 56         ; 0.000  ; 0.987  ;
;    PLL Compensation    ;       ; 1     ; -0.241      ; 0          ; -0.241 ; -0.241 ;
;    uTco                ;       ; 1     ; 0.181       ; 5          ; 0.181  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; launch edge time                                                                                                                        ;
; 2.945   ; 2.945    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.328 ;   0.328  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   0.927 ;   0.599  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.040 ;   0.113  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.139 ;   0.099  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.207 ;   0.068  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.286 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   0.971 ;   -0.315 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   0.971 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   0.989 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.989 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.158 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   1.561 ;   0.403  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   2.945 ;   1.384  ; RR ; IC   ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|clk                                    ;
;   2.945 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]                                        ;
; 3.764   ; 0.819    ;    ;      ;        ;                       ;                  ; data path                                                                                                                               ;
;   3.085 ;   0.140  ; RR ; uTco ; 17     ; FF_X108_Y37_N13       ; ALM Register     ; reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]|q                                      ;
;   3.764 ;   0.679  ; RF ; IC   ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1|clrn                               ;
;   3.764 ;   0.000  ; FF ; CELL ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type     ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                  ; latch edge time                                                                                                                         ;
; 2.973   ; 2.973    ;    ;      ;        ;                       ;                  ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                  ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_D8                ; I/O pad          ; ref_clk_usr_pll_clk                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|i                                                                                                             ;
;   0.336 ;   0.336  ; RR ; CELL ; 1      ; IOIBUF_X181_Y146_N694 ; I/O input buffer ; ref_clk_usr_pll_clk~input|o                                                                                                             ;
;   1.323 ;   0.987  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                     ;
;   1.442 ;   0.119  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.545 ;   0.103  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.617 ;   0.072  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~pllnout                                                                                      ;
;   1.701 ;   0.084  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vco_refclk                                                                                   ;
;   1.460 ;   -0.241 ; RR ; COMP ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vctrl                                                                                        ;
;   1.460 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~vcoph[0]                                                                                     ;
;   1.479 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/xpllwrap_top/xpllwrap_bf/xiopllwrap_top/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.479 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~c0cntr_reg                                                                                   ;
;   1.660 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                   ;
;   2.085 ;   0.425  ; RR ; CELL ; 63972  ; IOPLL_X178_Y146_N1    ; IOPLL            ; user_pll|altera_iopll_inst|tennm_ph2_iopll~hviowr/s414_0_1__hvioc_core_periphery__clock_to_core[0]                                      ;
;   3.575 ;   1.490  ; RR ; IC   ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1|clk                                ;
;   3.575 ;   0.000  ; RR ; CELL ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
;   2.979 ;   -0.596 ;    ;      ;        ;                       ;                  ; clock pessimism removed                                                                                                                 ;
;   2.973 ;   -0.006 ;    ;      ;        ;                       ;                  ; advanced clock effects                                                                                                                  ;
; 2.973   ; 0.000    ;    ;      ;        ;                       ;                  ; clock uncertainty                                                                                                                       ;
; 3.015   ; 0.042    ;    ; uTh  ; 1      ; FF_X83_Y9_N19         ; ALM Register     ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|lock_sync_inst|din_s1                                    ;
+---------+----------+----+------+--------+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.3.1 Build 102 01/14/2025 SC Pro Edition
    Info: Processing started: Mon Jun  2 16:21:46 2025
    Info: System process ID: 10120
Info: Command: quartus_sta ed_synth -c ed_synth --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity intel_axi4lite_injector_util_synchronizer_ff_r2
        Info (332166): set_multicycle_path -to [get_keepers *synchronizer_ff_r2*ff_meta[*]] 2
        Info (332166): set_false_path -hold -to [get_keepers *synchronizer_ff_r2*ff_meta[*]]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller'
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|remote_access_jamb|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller_001'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller'
Info: Following instance found in the design -  rst_controller|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_001'
Info: Following instance found in the design -  rst_controller_001|*
Info (18794): Reading SDC File: 'ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_002'
Info: Following instance found in the design -  rst_controller_002|*
Info (332104): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller'
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|remote_access_jamb|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller_001'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller'
Info: Following instance found in the design -  rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_001'
Info: Following instance found in the design -  rst_controller_001|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_002'
Info: Following instance found in the design -  rst_controller_002|*
Info (332104): Reading SDC File: 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq
Info: Finding port-to-pin mapping for CORE: ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq INSTANCE: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst BANK:0
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_reset_handler/mem_reset_handler_100/synth/mem_reset_handler.sdc' for instance: 'reset_handler|mem_reset_handler_inst'
Info (332104): Reading SDC File: 'ip/ed_synth/ed_synth_rrip/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info: clock = _col1875
Info: number of internal_clk created = 1
Info (332104): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller'
Info: Following instance found in the design -  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|remote_access_jamb|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|remote_access_jamb|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'traffic_generator|hydra_inst|rst_controller_001'
Info: Following instance found in the design -  traffic_generator|hydra_inst|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller'
Info: Following instance found in the design -  rst_controller|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_001'
Info: Following instance found in the design -  rst_controller_001|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.sdc' for instance: 'rst_controller_002'
Info: Following instance found in the design -  rst_controller_002|*
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/hydra_global_csr_100/synth/hydra_global_csr.sdc' for instance: 'traffic_generator|hydra_inst|global_csr'
Info (18794): Reading SDC File: 'ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_driver_mem_axi4.sdc' for instance: 'traffic_generator|hydra_inst|driver0_mem_axi4'
Info (332104): Reading SDC File: 'ip/ed_synth/ed_synth_user_pll/altera_iopll_2000/synth/ed_synth_user_pll_altera_iopll_2000_q2hxwiy.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing PLL database for CORE ed_synth_user_pll_altera_iopll_2000_q2hxwiy
Info: Finding port-to-pin mapping for CORE: ed_synth_user_pll_altera_iopll_2000_q2hxwiy INSTANCE: user_pll|altera_iopll_inst
Info (332104): Reading SDC File: 'jtag_example.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning: The External Memory Interface IP Example Design is using default JTAG timing constraints from jtag_example.sdc. For correct hardware behavior, you must review the timing constraints and ensure that they accurately reflect your JTAG topology and clock speed.
Info (332104): Reading SDC File: 'C:/LPDDR_test/baseline_3906/qii/qdb/.t/683e04c456a4.tmp/.temp/cpt_proxy/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_MEM_DQS_T_0_out[0].obuf  from: i  to: o
    Info (332098): Cell: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_MEM_DQS_T_0_out[1].obuf  from: i  to: o
    Info (332098): Cell: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_MEM_DQS_T_0_out[2].obuf  from: i  to: o
    Info (332098): Cell: emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_bufs_mem|g_MEM_DQS_T_0_out[3].obuf  from: i  to: o
Warning (332158): Clock uncertainty characteristics of the Agilex 5 device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.504
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.504               0.000         0 user_pll|altera_iopll_inst_outclk0    Slow fix6 0C Model 
    Info (332119):     3.880               0.000         0 user_pll|altera_iopll_inst_outclk1    Slow fix6 0C Model 
    Info (332119):    12.122               0.000         0 altera_reserved_tck  Slow fix6 100C Model 
Info (332146): Worst-case hold slack is 0.000
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.000               0.000         0 user_pll|altera_iopll_inst_outclk0    Slow fix6 0C Model 
    Info (332119):     0.027               0.000         0 user_pll|altera_iopll_inst_outclk1    Fast fix6 0C Model 
    Info (332119):     0.115               0.000         0 altera_reserved_tck    Fast fix6 0C Model 
    Info (332119):     0.409               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0    Fast fix6 0C Model 
Info (332146): Worst-case recovery slack is 2.159
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.159               0.000         0 user_pll|altera_iopll_inst_outclk0    Slow fix6 0C Model 
    Info (332119):     6.039               0.000         0 user_pll|altera_iopll_inst_outclk1    Slow fix6 0C Model 
    Info (332119):    59.864               0.000         0 altera_reserved_tck    Slow fix6 0C Model 
Info (332146): Worst-case removal slack is 0.171
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.171               0.000         0 user_pll|altera_iopll_inst_outclk1    Fast fix6 0C Model 
    Info (332119):     0.187               0.000         0 altera_reserved_tck    Fast fix6 0C Model 
    Info (332119):     0.748               0.000         0 user_pll|altera_iopll_inst_outclk0    Fast fix6 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.343
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.343               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff    Slow fix6 0C Model 
    Info (332119):     0.401               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff    Slow fix6 0C Model 
    Info (332119):     0.401               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff    Slow fix6 0C Model 
    Info (332119):     0.401               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff    Slow fix6 0C Model 
    Info (332119):     0.433               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0  Slow fix6 100C Model 
    Info (332119):     0.506               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0    Slow fix6 0C Model 
    Info (332119):     0.840               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0    Slow fix6 0C Model 
    Info (332119):     1.137               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0    Slow fix6 0C Model 
    Info (332119):     1.496               0.000         0 user_pll|altera_iopll_inst_outclk0    Slow fix6 0C Model 
    Info (332119):     2.399               0.000         0 internal_clk    Slow fix6 0C Model 
    Info (332119):     3.498               0.000         0 user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0  Slow fix6 100C Model 
    Info (332119):     3.783               0.000         0 user_pll|altera_iopll_inst_outclk1    Slow fix6 0C Model 
    Info (332119):     4.246               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock    Slow fix6 0C Model 
    Info (332119):     4.280               0.000         0 user_pll|altera_iopll_inst_refclk  Fast fix6 100C Model 
    Info (332119):     4.677               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p    Slow fix6 0C Model 
    Info (332119):     4.677               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p    Slow fix6 0C Model 
    Info (332119):     4.677               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p    Slow fix6 0C Model 
    Info (332119):     4.677               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p    Slow fix6 0C Model 
    Info (332119):     4.808               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c    Slow fix6 0C Model 
    Info (332119):     4.808               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c    Slow fix6 0C Model 
    Info (332119):     4.808               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c    Slow fix6 0C Model 
    Info (332119):     4.808               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c    Slow fix6 0C Model 
    Info (332119):     4.834               0.000         0 user_pll|altera_iopll_inst_m_cnt_clk    Slow fix6 0C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0    Slow fix6 0C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated  Slow fix6 100C Model 
    Info (332119):     4.887               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated  Slow fix6 100C Model 
    Info (332119):     4.914               0.000         0 emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr    Slow fix6 0C Model 
    Info (332119):     4.914               0.000         0 user_pll|altera_iopll_inst_n_cnt_clk    Slow fix6 0C Model 
    Info (332119):    28.559               0.000         0 altera_reserved_tck    Slow fix6 0C Model 
Info (332114): Report Metastability (Slow fix6 100C Model): Found 101 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
    Info (332114): Worst Case Available Settling Time: 7.040 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 74.7
Info (332114): Report Metastability (Slow fix6 0C Model): Found 101 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
    Info (332114): Worst Case Available Settling Time: 6.647 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4.7
Info (332114): Report Metastability (Fast fix6 0C Model): Found 101 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
    Info (332114): Worst Case Available Settling Time: 8.115 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 380.6
Info (332114): Report Metastability (Fast fix6 100C Model): Found 101 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 60, or 59.4%
    Info (332114): Worst Case Available Settling Time: 8.079 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4103.0
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 83 of 85 enabled rules passed, and 10 rules was disabled, in snapshot 'final'
Info (21661): Design Assistant Results: 0 of 34 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 2 of 36 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/LPDDR_test/baseline_3906/qii/ed_synth.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 0 of 15 Low severity rules issued violations in snapshot 'final'
Info (24095): Timing requirements were met
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 2328 megabytes
    Info: Processing ended: Mon Jun  2 16:22:00 2025
    Info: Elapsed time: 00:00:14
    Info: System process ID: 10120
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                               ; Clock                                                                                   ; Type      ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                                  ; altera_reserved_tck                                                                     ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg                            ; internal_clk                                                                            ; Base      ; Constrained ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_in  ; Base      ; Constrained ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_in  ; Base      ; Constrained ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_in  ; Base      ; Constrained ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]                                                                                                               ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_in  ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[0].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[1].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[2].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_c2p_fa.fa_c2p_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[3].wrapper_falane|gen_lane_p2c_fa.fa_p2c_lane~div_reg  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c                              ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[6].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte|i_phy_rxclk_gated ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                         ; Base      ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte~byte_rx_gated_reg ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated                       ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|gen_byte_conns[7].wrapper_byte|gen_used_byte.u_byte~dqsn0_0_reg__nff  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_c2p_fa.fa_c2p_hmc~div_reg                  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p                            ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_fahmc_wide|gen_hmc_p2c_fa.fa_p2c_hmc~div_reg                  ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c                            ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph0                                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                  ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|out_clk_periph1                                       ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_sync_0                             ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll|vco_clk_periph                                        ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                           ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c0cntr_reg                                            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                  ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~c1cntr_reg                                            ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                  ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~ncntr_reg                                             ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr                                  ; Generated ; Constrained ;
; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|wrapper_pll|pll~vcoph[0]                                              ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                 ; Generated ; Constrained ;
; ref_clk_clk                                                                                                                                          ; emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                  ; Base      ; Constrained ;
; ref_clk_usr_pll_clk                                                                                                                                  ; user_pll|altera_iopll_inst_refclk                                                       ; Base      ; Constrained ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[0]                                                                                                ; user_pll|altera_iopll_inst_outclk0                                                      ; Generated ; Constrained ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|out_clk[1]                                                                                                ; user_pll|altera_iopll_inst_outclk1                                                      ; Generated ; Constrained ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                                                                                  ; user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                     ; Generated ; Constrained ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll~mcntr_reg                                                                                                 ; user_pll|altera_iopll_inst_m_cnt_clk                                                    ; Generated ; Constrained ;
; user_pll|altera_iopll_inst|tennm_ph2_iopll~ncntr_reg                                                                                                 ; user_pll|altera_iopll_inst_n_cnt_clk                                                    ; Generated ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+-------------+


-------------
; INI Usage ;
-------------
Nothing to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                         ; 0.504  ; 0.000 ; 2.159    ; 0.171   ; 0.343               ;
;  altera_reserved_tck                                                                     ; 12.122 ; 0.115 ; 59.864   ; 0.187   ; 28.559              ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 1.137               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.401               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.401               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.343               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.401               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p                            ; N/A    ; N/A   ; N/A      ; N/A     ; 4.677               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c                            ; N/A    ; N/A   ; N/A      ; N/A     ; 4.808               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.677               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.808               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.677               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.808               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.677               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 4.808               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 4.887               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                  ; N/A    ; 0.409 ; N/A      ; N/A     ; 0.840               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 4.914               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 4.246               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.506               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.433               ;
;  internal_clk                                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 2.399               ;
;  user_pll|altera_iopll_inst_m_cnt_clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 4.834               ;
;  user_pll|altera_iopll_inst_n_cnt_clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 4.914               ;
;  user_pll|altera_iopll_inst_outclk0                                                      ; 0.504  ; 0.000 ; 2.159    ; 0.748   ; 1.496               ;
;  user_pll|altera_iopll_inst_outclk1                                                      ; 3.880  ; 0.027 ; 6.039    ; 0.171   ; 3.783               ;
;  user_pll|altera_iopll_inst_refclk                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.280               ;
;  user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 3.498               ;
; Design-wide TNS                                                                          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c0_cntr_0                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_c1_cntr_0                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]_nff ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_c2p                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_hmc_wide_p2c                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_1_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_2_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_c2p                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_fa_lane_3_p2c                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_0_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_1_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_2_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_3_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_4_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_byte_rx_gated                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_lane_5_rxclk_gated                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_phy_clk_0                                  ; N/A    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_pll_ncntr                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_ref_clock                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_base_0                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst_0_vco_clk_periph_0                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  internal_clk                                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  user_pll|altera_iopll_inst_m_cnt_clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  user_pll|altera_iopll_inst_n_cnt_clk                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  user_pll|altera_iopll_inst_outclk0                                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  user_pll|altera_iopll_inst_outclk1                                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  user_pll|altera_iopll_inst_refclk                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  user_pll|altera_iopll_inst|tennm_ph2_iopll|ref_clk0                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 2 of 85 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; FLP-10501 - Top-Level Ports Without Pin Location Assignment                                                ; Medium   ; 55         ; 0      ; system                                         ;
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                             ; Medium   ; 1          ; 0      ; reset-usage, reset-reachability                ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Medium   ; 0          ; 0      ; sdc                                            ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	55
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------+
; FLP-10501 - Top-Level Ports Without Pin Location Assignment ;
+---------------------------------------------+---------------+
; Top-Level Ports                             ; Waived        ;
+---------------------------------------------+---------------+
; emif_io96b_lpddr4_0_mem_0_mem_cs[0]         ;               ;
; emif_io96b_lpddr4_0_mem_ck_0_mem_ck_c[0]    ;               ;
; emif_io96b_lpddr4_0_mem_reset_n_mem_reset_n ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[0]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[1]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[2]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[3]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[4]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[5]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[6]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[7]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[0]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[8]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[9]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[10]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[11]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[12]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[13]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[14]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[15]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[16]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[17]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[1]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[18]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[19]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[20]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[21]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[22]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[23]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[24]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[25]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[26]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[27]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[2]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[28]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[29]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[30]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dq[31]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[0]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[1]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[2]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_t[3]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[0]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[1]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[3]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[2]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dqs_c[3]      ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[0]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[1]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[2]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_dmi[3]        ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[4]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_ca[5]         ;               ;
; emif_io96b_lpddr4_0_mem_0_mem_cke[0]        ;               ;
; emif_io96b_lpddr4_0_mem_ck_0_mem_ck_t[0]    ;               ;
+---------------------------------------------+---------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Clock Domain                 ; Number of Reset Chains ; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Waived ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; user_pll|altera_iopll_inst_outclk1 ; 9                      ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   traffic_generator|hydra_inst|remote_access_jamb|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   traffic_generator|hydra_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   traffic_generator|hydra_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1   traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 ; rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   reset_handler|mem_reset_handler_inst|mem_reset_handler_inst|reset_n_sync.reset_sync_inst|dreg[1]   emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|io0.calip_0|cal_0|g_jamb_arbit.ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy|jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n   traffic_generator|hydra_inst|remote_access_jamb|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n ;        ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


