<stg><name>RCC_GetClocksFreq</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  %RCC_Clocks_SYSCLK_Fr = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_SYSCLK_Fr"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_HCLK_Frequency, i32 %RCC_Clocks_SYSCLK_Fr)

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13  %RCC_Clocks_HCLK_Freq = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_HCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_HCLK_Freq"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency, i32 %RCC_Clocks_HCLK_Freq)

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15  %RCC_Clocks_PCLK_Freq = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_PCLK_Freq"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %RCC_Clocks_PCLK_Freq, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="30">
<![CDATA[
:17  %sext_ln117 = sext i30 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_ADCCLK_Frequency, i32 %sext_ln117)

]]></Node>
<StgValue><ssdm name="write_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %RCC_Clocks_PCLK_Freq_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_PCLK_Freq_1"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USART1CLK_Frequency, i32 %RCC_Clocks_PCLK_Freq_1)

]]></Node>
<StgValue><ssdm name="write_ln150"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_SYSCLK_Frequency), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_HCLK_Frequency), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_PCLK_Frequency), !map !155

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_ADCCLK_Frequency), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_CECCLK_Frequency), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_I2C1CLK_Frequency), !map !167

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USART1CLK_Frequency), !map !171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USART2CLK_Frequency), !map !175

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %RCC_Clocks_USBCLK_Frequency), !map !179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @RCC_GetClocksFreq_st) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_CECCLK_Frequency, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %RCC_Clocks_SYSCLK_Fr_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_SYSCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_SYSCLK_Fr_1"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_I2C1CLK_Frequency, i32 %RCC_Clocks_SYSCLK_Fr_1)

]]></Node>
<StgValue><ssdm name="write_ln143"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %RCC_Clocks_PCLK_Freq_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %RCC_Clocks_PCLK_Frequency)

]]></Node>
<StgValue><ssdm name="RCC_Clocks_PCLK_Freq_2"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USART2CLK_Frequency, i32 %RCC_Clocks_PCLK_Freq_2)

]]></Node>
<StgValue><ssdm name="write_ln172"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %RCC_Clocks_USBCLK_Frequency, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:27  ret void

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="RCC_Clocks_SYSCLK_Frequency" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_SYSCLK_Frequency"/></StgValue>
</port>
<port id="41" name="RCC_Clocks_HCLK_Frequency" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_HCLK_Frequency"/></StgValue>
</port>
<port id="42" name="RCC_Clocks_PCLK_Frequency" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_PCLK_Frequency"/></StgValue>
</port>
<port id="43" name="RCC_Clocks_ADCCLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_ADCCLK_Frequency"/></StgValue>
</port>
<port id="44" name="RCC_Clocks_CECCLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_CECCLK_Frequency"/></StgValue>
</port>
<port id="45" name="RCC_Clocks_I2C1CLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_I2C1CLK_Frequency"/></StgValue>
</port>
<port id="46" name="RCC_Clocks_USART1CLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_USART1CLK_Frequency"/></StgValue>
</port>
<port id="47" name="RCC_Clocks_USART2CLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_USART2CLK_Frequency"/></StgValue>
</port>
<port id="48" name="RCC_Clocks_USBCLK_Frequency" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="RCC_Clocks_USBCLK_Frequency"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln55" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="RCC_Clocks_SYSCLK_Frequency" to="write_ln55" fromId="40" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="write_ln55" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_SYSCLK_Fr" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="RCC_Clocks_SYSCLK_Frequency" to="RCC_Clocks_SYSCLK_Fr" fromId="40" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln92" fromId="49" toId="9">
</dataflow>
<dataflow id="58" from="RCC_Clocks_HCLK_Frequency" to="write_ln92" fromId="41" toId="9">
</dataflow>
<dataflow id="59" from="RCC_Clocks_SYSCLK_Fr" to="write_ln92" fromId="8" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_HCLK_Freq" fromId="54" toId="10">
</dataflow>
<dataflow id="61" from="RCC_Clocks_HCLK_Frequency" to="RCC_Clocks_HCLK_Freq" fromId="41" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln99" fromId="49" toId="11">
</dataflow>
<dataflow id="63" from="RCC_Clocks_PCLK_Frequency" to="write_ln99" fromId="42" toId="11">
</dataflow>
<dataflow id="64" from="RCC_Clocks_HCLK_Freq" to="write_ln99" fromId="10" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_PCLK_Freq" fromId="54" toId="12">
</dataflow>
<dataflow id="66" from="RCC_Clocks_PCLK_Frequency" to="RCC_Clocks_PCLK_Freq" fromId="42" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="trunc_ln" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="RCC_Clocks_PCLK_Freq" to="trunc_ln" fromId="12" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="trunc_ln" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="trunc_ln" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="trunc_ln" to="sext_ln117" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln117" fromId="49" toId="15">
</dataflow>
<dataflow id="76" from="RCC_Clocks_ADCCLK_Frequency" to="write_ln117" fromId="43" toId="15">
</dataflow>
<dataflow id="77" from="sext_ln117" to="write_ln117" fromId="14" toId="15">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_PCLK_Freq_1" fromId="54" toId="16">
</dataflow>
<dataflow id="79" from="RCC_Clocks_PCLK_Frequency" to="RCC_Clocks_PCLK_Freq_1" fromId="42" toId="16">
</dataflow>
<dataflow id="80" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln150" fromId="49" toId="17">
</dataflow>
<dataflow id="81" from="RCC_Clocks_USART1CLK_Frequency" to="write_ln150" fromId="46" toId="17">
</dataflow>
<dataflow id="82" from="RCC_Clocks_PCLK_Freq_1" to="write_ln150" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="18">
</dataflow>
<dataflow id="85" from="RCC_Clocks_SYSCLK_Frequency" to="specbitsmap_ln0" fromId="40" toId="18">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="87" from="RCC_Clocks_HCLK_Frequency" to="specbitsmap_ln0" fromId="41" toId="19">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="20">
</dataflow>
<dataflow id="89" from="RCC_Clocks_PCLK_Frequency" to="specbitsmap_ln0" fromId="42" toId="20">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="21">
</dataflow>
<dataflow id="91" from="RCC_Clocks_ADCCLK_Frequency" to="specbitsmap_ln0" fromId="43" toId="21">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="22">
</dataflow>
<dataflow id="93" from="RCC_Clocks_CECCLK_Frequency" to="specbitsmap_ln0" fromId="44" toId="22">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="23">
</dataflow>
<dataflow id="95" from="RCC_Clocks_I2C1CLK_Frequency" to="specbitsmap_ln0" fromId="45" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="24">
</dataflow>
<dataflow id="97" from="RCC_Clocks_USART1CLK_Frequency" to="specbitsmap_ln0" fromId="46" toId="24">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="25">
</dataflow>
<dataflow id="99" from="RCC_Clocks_USART2CLK_Frequency" to="specbitsmap_ln0" fromId="47" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="26">
</dataflow>
<dataflow id="101" from="RCC_Clocks_USBCLK_Frequency" to="specbitsmap_ln0" fromId="48" toId="26">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="102" toId="27">
</dataflow>
<dataflow id="105" from="RCC_GetClocksFreq_st" to="spectopmodule_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="106" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln131" fromId="49" toId="28">
</dataflow>
<dataflow id="107" from="RCC_Clocks_CECCLK_Frequency" to="write_ln131" fromId="44" toId="28">
</dataflow>
<dataflow id="108" from="StgValue_52" to="write_ln131" fromId="52" toId="28">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_SYSCLK_Fr_1" fromId="54" toId="29">
</dataflow>
<dataflow id="110" from="RCC_Clocks_SYSCLK_Frequency" to="RCC_Clocks_SYSCLK_Fr_1" fromId="40" toId="29">
</dataflow>
<dataflow id="111" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln143" fromId="49" toId="30">
</dataflow>
<dataflow id="112" from="RCC_Clocks_I2C1CLK_Frequency" to="write_ln143" fromId="45" toId="30">
</dataflow>
<dataflow id="113" from="RCC_Clocks_SYSCLK_Fr_1" to="write_ln143" fromId="29" toId="30">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.volatile.i32P" to="RCC_Clocks_PCLK_Freq_2" fromId="54" toId="31">
</dataflow>
<dataflow id="115" from="RCC_Clocks_PCLK_Frequency" to="RCC_Clocks_PCLK_Freq_2" fromId="42" toId="31">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln172" fromId="49" toId="32">
</dataflow>
<dataflow id="117" from="RCC_Clocks_USART2CLK_Frequency" to="write_ln172" fromId="47" toId="32">
</dataflow>
<dataflow id="118" from="RCC_Clocks_PCLK_Freq_2" to="write_ln172" fromId="31" toId="32">
</dataflow>
<dataflow id="119" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln199" fromId="49" toId="33">
</dataflow>
<dataflow id="120" from="RCC_Clocks_USBCLK_Frequency" to="write_ln199" fromId="48" toId="33">
</dataflow>
<dataflow id="121" from="StgValue_52" to="write_ln199" fromId="52" toId="33">
</dataflow>
</dataflows>


</stg>
