#-----------------------------------------------------------
# xsim v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue May 16 15:38:28 2023
# Process ID: 10946
# Current directory: /home/sam-admin/git/Training/HLS_Vivado/hls/cpr/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/gen/xsim_script.tcl}
# Log file: /home/sam-admin/git/Training/HLS_Vivado/hls/cpr/solution1/sim/verilog/xsim.log
# Journal file: /home/sam-admin/git/Training/HLS_Vivado/hls/cpr/solution1/sim/verilog/xsim.jou
# Running On: sampaths-lappie, OS: Linux, CPU Frequency: 3400.071 MHz, CPU Physical cores: 4, Host memory: 8241 MB
#-----------------------------------------------------------
source xsim.dir/gen/xsim_script.tcl
# xsim {gen} -autoloadwcfg -tclbatch {gen.tcl}
Time resolution is 1 ps
source gen.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "88325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 88385 ns : File "/home/sam-admin/git/Training/HLS_Vivado/hls/cpr/solution1/sim/verilog/gen.autotb.v" Line 313
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1295.465 ; gain = 0.000 ; free physical = 2598 ; free virtual = 5826
## quit
INFO: xsimkernel Simulation Memory Usage: 125508 KB (Peak: 183880 KB), Simulation CPU Usage: 16600 ms
INFO: [Common 17-206] Exiting xsim at Tue May 16 15:39:06 2023...
