{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670507296095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670507296101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 21:48:15 2022 " "Processing started: Thu Dec 08 21:48:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670507296101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507296101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507296101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670507296461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670507296461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/clock/tb/tb_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/clock/tb/tb_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_CLOCK " "Found entity 1: TB_CLOCK" {  } { { "../TB/TB_CLOCK.v" "" { Text "D:/code-file/FPGA/CLOCK/TB/TB_CLOCK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670507304215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507304215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/clock/src/time_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/clock/src/time_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_ctrl " "Found entity 1: TIME_ctrl" {  } { { "../SRC/TIME_ctrl.v" "" { Text "D:/code-file/FPGA/CLOCK/SRC/TIME_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670507304218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507304218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/clock/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/clock/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_driver " "Found entity 1: SEG_driver" {  } { { "../SRC/SEG_driver.v" "" { Text "D:/code-file/FPGA/CLOCK/SRC/SEG_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670507304221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507304221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/clock/src/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/clock/src/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "../SRC/CLOCK.v" "" { Text "D:/code-file/FPGA/CLOCK/SRC/CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670507304223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507304223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEG_driver SEG_driver.v(21) " "Verilog HDL Parameter Declaration warning at SEG_driver.v(21): Parameter Declaration in module \"SEG_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../SRC/SEG_driver.v" "" { Text "D:/code-file/FPGA/CLOCK/SRC/SEG_driver.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670507304223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK " "Elaborating entity \"CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670507304261 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst_time_ctrl time_ctrl " "Node instance \"inst_time_ctrl\" instantiates undefined entity \"time_ctrl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../SRC/CLOCK.v" "inst_time_ctrl" { Text "D:/code-file/FPGA/CLOCK/SRC/CLOCK.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670507304301 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst_seg_driver seg_driver " "Node instance \"inst_seg_driver\" instantiates undefined entity \"seg_driver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../SRC/CLOCK.v" "inst_seg_driver" { Text "D:/code-file/FPGA/CLOCK/SRC/CLOCK.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670507304301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670507304350 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 21:48:24 2022 " "Processing ended: Thu Dec 08 21:48:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670507304350 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670507304350 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670507304350 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670507304350 ""}
