#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 24 01:02:02 2020
# Process ID: 8784
# Current directory: C:/projets/esirem/soc/tp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10288 C:\projets\esirem\soc\tp1\tp1.xpr
# Log file: C:/projets/esirem/soc/tp1/vivado.log
# Journal file: C:/projets/esirem/soc/tp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projets/esirem/soc/tp1/tp1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/projets/esirem/soc/tp1/hls/mire/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/projets/esirem/soc/tp1/hls/mire/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_mire_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 913.520 ; gain = 265.562
update_compile_order -fileset sources_1
open_bd_design {C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /video_controller/fifo_generator_1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:mux_rgb:1.0 - mux_rgb_0
Adding component instance block -- xilinx.com:hls:mire:1.0 - mire_0
Successfully read diagram <design_1> from BD file <C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.645 ; gain = 86.199
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
regenerate_bd_layout
delete_bd_objs [get_bd_nets mire_0_p_red_ap_vld] [get_bd_nets fifo_generator_0_wr_ack] [get_bd_nets v_tc_0_fsync_out] [get_bd_nets mire_0_ap_idle] [get_bd_nets mire_0_p_red] [get_bd_nets mire_0_p_green_d0] [get_bd_nets mire_0_p_blue_d0] [get_bd_cells mire_0]
save_bd_design
Wrote  : <C:\projets\esirem\soc\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\projets\esirem\soc\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/mux_rgb_0 .
Exporting to file C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/projets/esirem/soc/tp1/tp1.ip_user_files/sim_scripts -ip_user_files_dir C:/projets/esirem/soc/tp1/tp1.ip_user_files -ipstatic_source_dir C:/projets/esirem/soc/tp1/tp1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projets/esirem/soc/tp1/tp1.cache/compile_simlib/modelsim} {questa=C:/projets/esirem/soc/tp1/tp1.cache/compile_simlib/questa} {riviera=C:/projets/esirem/soc/tp1/tp1.cache/compile_simlib/riviera} {activehdl=C:/projets/esirem/soc/tp1/tp1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
save_bd_design
Wrote  : <C:\projets\esirem\soc\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/projets/esirem/soc/tp1/tp1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 01:08:04 2020...
