Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/6th Semester/VLSI Lab/CEP/CEP/cmt_test_isim_beh.exe -prj E:/6th Semester/VLSI Lab/CEP/CEP/cmt_test_beh.prj work.cmt_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/6th Semester/VLSI Lab/CEP/CEP/ipcore_dir/cmtmod.v" into library work
Analyzing Verilog file "E:/6th Semester/VLSI Lab/CEP/CEP/cmt_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IBUFG
Compiling module MMCME2_ADV(CLKOUT1_DIVIDE=10,CLK...
Compiling module BUFG
Compiling module cmtmod
Compiling module cmt_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable E:/6th Semester/VLSI Lab/CEP/CEP/cmt_test_isim_beh.exe
Fuse Memory Usage: 43668 KB
Fuse CPU Usage: 655 ms
