xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="c:/Users/ikeno/Documents/VIVADO/vga_test/vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"incdir="../../../../vga_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_v5_3_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
