# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ComparadorBinario.srcs/sources_1/new/Comparador.vhd" \
"../../../../ComparadorBinario.srcs/sim_1/new/Tes.vhd" \

# Do not sort compile order
nosort
