4a5,6
> #define BPSK_20         0x20     ///< 20 Kbps
> #define BPSK_40         0x24     ///< 40 Kbps
32a35,39
> #define MAX_CHANNEL  (26)
> #define MIN_CHANNEL  (11)
> #define OQPSK_100       0x08     ///< 100 Kbps
> #define OQPSK_RC_250    0x1c     ///< 250 Kbps, RC filtering
> #define OQPSK_SIN_250   0x2c     ///< 250 Kbps, half-sine filtering
36c43,45
< #define RF230                    (2)
---
> #define RF212                    (7)   ///< Value for AT86RF212
> #define RF230                    (2)   ///< Value for AT86RF230
> #define RF231                    (3)   ///< Value for AT86RF231
38a48,49
> #define RG_CC_CTRL_0                      (0x13)  ///< Channel control register 0
> #define RG_CC_CTRL_1                      (0x14)  ///< Channel control register 1
63a75
> #define RG_RF_CTRL_0                 (0x16)
68a81
> #define RG_TRX_CTRL_2                    (0x0c)
80c93,97
< #define SLEEP                    (15)
---
> #define SLEEP			 (15)
> #define SLEEP_REG                (15)
> #define SR_AACK_ACK_TIME             0x17, 0x04, 2
> #define SR_AACK_FLTR_RES_FT          0x17, 0x20, 5
> #define SR_AACK_UPLD_RES_FT          0x17, 0x10, 4
92a110
> #define SR_CC_BAND                   0x14, 0x07, 0
103a122
> #define SR_GC_TX_OFFS                0x16, 0x03, 0
121a141
> #define SR_IRQ_MASK_MODE             0x04, 0x02, 1
144a165
> #define SR_RND_VALUE                 0x06, 0x60, 5
145a167,168
> #define SR_RX_PDT_LEVEL              0x15, 0x0f, 0
> #define SR_RX_SAFE_MODE              0x0c, 0x80, 7
151c174,176
< #define SR_TX_AUTO_CRC_ON            0x05, 0x80, 7
---
> #define SR_TX_AUTO_CRC_ON            0x04, 0x20, 5
> #define SR_TX_AUTO_CRC_ON_230            0x05, 0x80, 7
> #define SR_TX_AUTO_CRC_ON_231            0x04, 0x20, 5
