{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543157284200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543157284201 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Execution 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"Execution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543157284207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543157284279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543157284279 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543157284319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543157284323 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543157284375 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543157284375 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543157284375 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543157284375 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543157284375 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543157284375 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "194 194 " "No exact pin location assignment(s) for 194 pins of 194 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543157284390 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543157284428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Execution.sdc " "Synopsys Design Constraints File file not found: 'Execution.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543157284429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543157284429 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1543157284434 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1543157284434 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543157284434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543157284434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    alu_op\[0\] " "   1.000    alu_op\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543157284434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         c_en " "   1.000         c_en" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543157284434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         z_en " "   1.000         z_en" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543157284434 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543157284434 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543157284442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543157284443 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543157284449 ""}
{ "Error" "EFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS" "194 0 114 " "Project requires 194 general-purpose I/O pins and 0 reserved I/O pins, but target device can contain only 114 general-purpose I/O pins" {  } {  } 0 186219 "Project requires %1!d! general-purpose I/O pins and %2!d! reserved I/O pins, but target device can contain only %3!d! general-purpose I/O pins" 0 0 "Fitter" 0 -1 1543157284473 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1543157284473 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543157284473 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1543157284616 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[0\] GND " "Pin s7_out\[0\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[0] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 983 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[1\] GND " "Pin s7_out\[1\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[1] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 984 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[2\] GND " "Pin s7_out\[2\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[2] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 985 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[3\] GND " "Pin s7_out\[3\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[3] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 986 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[4\] GND " "Pin s7_out\[4\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[4] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 987 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[5\] GND " "Pin s7_out\[5\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[5] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 988 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "s7_out\[6\] GND " "Pin s7_out\[6\] has GND driving its datain port" {  } { { "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shivi/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { s7_out[6] } } } { "Execution.vhd" "" { Text "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/Execution.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/" { { 0 { 0 ""} 0 989 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1543157284645 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1543157284645 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543157284645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/output_files/Execution.fit.smsg " "Generated suppressed messages file /home/shivi/Desktop/MICRO/PIPELINE_24nov_ctrl-done/output_files/Execution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543157284673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543157284704 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 25 20:18:04 2018 " "Processing ended: Sun Nov 25 20:18:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543157284704 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543157284704 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543157284704 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543157284704 ""}
