verilog xil_defaultlib --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/ec67/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/02c8/hdl/verilog" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/1313/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/f8d8/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/4868" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/e2dd/hdl/verilog" \
"../../../bd/car/ip/car_processing_system7_0_0/sim/car_processing_system7_0_0.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ip/car_Motor_Ctrl_0_1/src/PID_CONTOR_0_1/hdl/verilog/PID_CONTOR.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ip/car_Motor_Ctrl_0_1/src/PID_CONTOR_0_1/hdl/verilog/PID_CONTOR_mac_mubkb.v" \
"../../../bd/car/ip/car_Motor_Ctrl_0_1/src/PID_CONTOR_0_1/sim/PID_CONTOR_0.v" \
"../../../bd/car/ipshared/3f37/hdl/Motor_Ctrl_v1_1_Motor_S_AXI.v" \
"../../../bd/car/ipshared/3f37/hdl/Motor_Ctrl_v1_1.v" \
"../../../bd/car/ip/car_Motor_Ctrl_0_1/sim/car_Motor_Ctrl_0_1.v" \
"../../../bd/car/ip/car_Motor_Ctrl_0_2/sim/car_Motor_Ctrl_0_2.v" \
"../../../bd/car/ip/car_xbar_0/sim/car_xbar_0.v" \
"../../../bd/car/ip/car_v_axi4s_vid_out_0_0/sim/car_v_axi4s_vid_out_0_0.v" \
"../../../bd/car/ip/car_v_vid_in_axi4s_0_0/sim/car_v_vid_in_axi4s_0_0.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/sccb_control.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/I2C_OV7670_RGB565_Config.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/hdmi_ddr_output.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/convert_444_422.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/colour_space_conversion.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/sccb.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/d9e4/IPSRC/hdmi_display.v" \
"../../../bd/car/ip/car_hdmi_display_0_0/sim/car_hdmi_display_0_0.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/b862/IPSRC/cmos_decode_v1.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/b862/IPSRC/count_reset_v1.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/b862/IPSRC/OV_Sensor_ML.v" \
"../../../bd/car/ip/car_OV_Sensor_ML_0_0/sim/car_OV_Sensor_ML_0_0.v" \
"../../../bd/car/ip/car_clk_wiz_0_0/car_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/car/ip/car_clk_wiz_0_0/car_clk_wiz_0_0.v" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/sim/bd_0ced.v" \

sv xil_defaultlib --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/ec67/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/02c8/hdl/verilog" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/1313/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/f8d8/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/4868" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/e2dd/hdl/verilog" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_10/sim/bd_0ced_s00a2s_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_16/sim/bd_0ced_s01a2s_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_20/sim/bd_0ced_m00s2a_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_26/sim/bd_0ced_m00e_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_21/sim/bd_0ced_m00arn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_22/sim/bd_0ced_m00rn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_23/sim/bd_0ced_m00awn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_24/sim/bd_0ced_m00wn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_25/sim/bd_0ced_m00bn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_17/sim/bd_0ced_sawn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_18/sim/bd_0ced_swn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_19/sim/bd_0ced_sbn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_13/sim/bd_0ced_s01mmu_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_14/sim/bd_0ced_s01tr_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_15/sim/bd_0ced_s01sic_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_11/sim/bd_0ced_sarn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_12/sim/bd_0ced_srn_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_7/sim/bd_0ced_s00mmu_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_8/sim/bd_0ced_s00tr_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_9/sim/bd_0ced_s00sic_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_2/sim/bd_0ced_arsw_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_3/sim/bd_0ced_rsw_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_4/sim/bd_0ced_awsw_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_5/sim/bd_0ced_wsw_0.sv" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_6/sim/bd_0ced_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/ec67/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/02c8/hdl/verilog" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/1313/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/f8d8/hdl" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/4868" --include "../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/e2dd/hdl/verilog" \
"../../../bd/car/ip/car_axi_smc_0/bd_0/ip/ip_0/sim/bd_0ced_one_0.v" \
"../../../bd/car/ip/car_axi_smc_0/sim/car_axi_smc_0.v" \
"../../../bd/car/ip/car_xlconstant_0_0/sim/car_xlconstant_0_0.v" \
"../../../bd/car/ip/car_xlconstant_0_1/sim/car_xlconstant_0_1.v" \
"../../../bd/car/sim/car.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/AXIvideo2Mat.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/Block_Mat_exit7_proc.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/CvtColor.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/fifo_w32_d1_A.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/fifo_w32_d3_A.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/fifo_w32_d4_A.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/fifo_w8_d1_A.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_ap_rst_if.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_INPUT_STREAM_if.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_mac_mulcud.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_mac_muldEe.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_mul_mulbkb.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_OUTPUT_STREAM_if.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/hls_sobel_top.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/Mat2AXIvideo.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/start_for_CvtColog8j.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/start_for_Mat2AXIfYi.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/start_for_ThreshoeOg.v" \
"../../../../ees288car_abc_v100.srcs/sources_1/bd/car/ipshared/61ed/hdl/verilog/Threshold.v" \
"../../../bd/car/ip/car_hls_sobel_0_0/sim/car_hls_sobel_0_0.v" \
"../../../bd/car/ip/car_xlconcat_0_0/sim/car_xlconcat_0_0.v" \
"../../../bd/car/ip/car_auto_pc_0/sim/car_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
