============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Nov 28 20:27:39 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.078538s wall, 3.478822s user + 0.187201s system = 3.666024s CPU (89.9%)

RUN-1004 : used memory is 260 MB, reserved memory is 239 MB, peak memory is 260 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P142; "
USR-8055 ERROR: Pin limit_l[0] is set to the same pad with dir[0].
USR-8064 ERROR: Read EF2L45BG144B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG144B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6; "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = Px; "
USR-8026 ERROR: Invalid location PX for pin limit_l[7].
USR-8064 ERROR: Read EF2L45BG144B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG144B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6; "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P41; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.701338s wall, 3.463222s user + 0.124801s system = 3.588023s CPU (96.9%)

RUN-1004 : used memory is 169 MB, reserved memory is 189 MB, peak memory is 267 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.604030s wall, 1.326008s user + 0.109201s system = 1.435209s CPU (89.5%)

RUN-1004 : used memory is 211 MB, reserved memory is 231 MB, peak memory is 267 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.389960s wall, 1.310408s user + 0.124801s system = 1.435209s CPU (60.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 360 MB, peak memory is 346 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.61 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.952478s wall, 15.381699s user + 0.343202s system = 15.724901s CPU (87.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 363 MB, peak memory is 402 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.920085s wall, 2.683217s user + 0.140401s system = 2.823618s CPU (96.7%)

RUN-1004 : used memory is 326 MB, reserved memory is 364 MB, peak memory is 402 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.323004s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 930136
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 526418, overlap = 193
PHY-3002 : Step(2): len = 356452, overlap = 251.5
PHY-3002 : Step(3): len = 272734, overlap = 279.25
PHY-3002 : Step(4): len = 220549, overlap = 296.75
PHY-3002 : Step(5): len = 181287, overlap = 311
PHY-3002 : Step(6): len = 148576, overlap = 328.75
PHY-3002 : Step(7): len = 123985, overlap = 345.75
PHY-3002 : Step(8): len = 97263.1, overlap = 365
PHY-3002 : Step(9): len = 86966.9, overlap = 372.5
PHY-3002 : Step(10): len = 75389.4, overlap = 381.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.1223e-07
PHY-3002 : Step(11): len = 73873.7, overlap = 381.5
PHY-3002 : Step(12): len = 75768.1, overlap = 375.25
PHY-3002 : Step(13): len = 83315.2, overlap = 365.75
PHY-3002 : Step(14): len = 81539.6, overlap = 354
PHY-3002 : Step(15): len = 81605, overlap = 350.5
PHY-3002 : Step(16): len = 84938.8, overlap = 349
PHY-3002 : Step(17): len = 84884.3, overlap = 348.75
PHY-3002 : Step(18): len = 87934.8, overlap = 348
PHY-3002 : Step(19): len = 90532.4, overlap = 344.25
PHY-3002 : Step(20): len = 94634, overlap = 336
PHY-3002 : Step(21): len = 94313.5, overlap = 333
PHY-3002 : Step(22): len = 94647.3, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.82446e-06
PHY-3002 : Step(23): len = 97246.1, overlap = 326.75
PHY-3002 : Step(24): len = 99519, overlap = 326
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.64892e-06
PHY-3002 : Step(25): len = 102386, overlap = 319.25
PHY-3002 : Step(26): len = 120086, overlap = 280.5
PHY-3002 : Step(27): len = 117649, overlap = 264
PHY-3002 : Step(28): len = 117645, overlap = 263.75
PHY-3002 : Step(29): len = 119837, overlap = 261.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.29784e-06
PHY-3002 : Step(30): len = 122914, overlap = 256.5
PHY-3002 : Step(31): len = 136552, overlap = 245.5
PHY-3002 : Step(32): len = 136836, overlap = 226.75
PHY-3002 : Step(33): len = 135900, overlap = 219.5
PHY-3002 : Step(34): len = 137538, overlap = 214.75
PHY-3002 : Step(35): len = 138896, overlap = 213.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.45957e-05
PHY-3002 : Step(36): len = 142447, overlap = 210
PHY-3002 : Step(37): len = 151722, overlap = 195.5
PHY-3002 : Step(38): len = 150226, overlap = 188
PHY-3002 : Step(39): len = 150168, overlap = 182.75
PHY-3002 : Step(40): len = 151912, overlap = 177
PHY-3002 : Step(41): len = 154363, overlap = 171
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.91914e-05
PHY-3002 : Step(42): len = 157617, overlap = 171.25
PHY-3002 : Step(43): len = 166563, overlap = 164.75
PHY-3002 : Step(44): len = 165755, overlap = 162.5
PHY-3002 : Step(45): len = 165518, overlap = 157.25
PHY-3002 : Step(46): len = 165621, overlap = 153
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002941s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1060.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.266032s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (88.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.766149s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.91245e-06
PHY-3002 : Step(47): len = 167677, overlap = 162.5
PHY-3002 : Step(48): len = 167163, overlap = 159
PHY-3002 : Step(49): len = 165602, overlap = 155.25
PHY-3002 : Step(50): len = 162429, overlap = 166.25
PHY-3002 : Step(51): len = 157655, overlap = 174.75
PHY-3002 : Step(52): len = 152230, overlap = 184.25
PHY-3002 : Step(53): len = 147200, overlap = 193.75
PHY-3002 : Step(54): len = 144229, overlap = 196.25
PHY-3002 : Step(55): len = 142103, overlap = 198.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38249e-05
PHY-3002 : Step(56): len = 144523, overlap = 198
PHY-3002 : Step(57): len = 152791, overlap = 186.75
PHY-3002 : Step(58): len = 153867, overlap = 180.25
PHY-3002 : Step(59): len = 155536, overlap = 173.5
PHY-3002 : Step(60): len = 157710, overlap = 169
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.76498e-05
PHY-3002 : Step(61): len = 163175, overlap = 151.5
PHY-3002 : Step(62): len = 172876, overlap = 134.75
PHY-3002 : Step(63): len = 171767, overlap = 127.5
PHY-3002 : Step(64): len = 171825, overlap = 130
PHY-3002 : Step(65): len = 172723, overlap = 133.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.43616e-05
PHY-3002 : Step(66): len = 180698, overlap = 125
PHY-3002 : Step(67): len = 185242, overlap = 119.5
PHY-3002 : Step(68): len = 186282, overlap = 119.25
PHY-3002 : Step(69): len = 187848, overlap = 119.5
PHY-3002 : Step(70): len = 188903, overlap = 120
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000108723
PHY-3002 : Step(71): len = 194596, overlap = 118
PHY-3002 : Step(72): len = 198523, overlap = 115.75
PHY-3002 : Step(73): len = 200210, overlap = 116
PHY-3002 : Step(74): len = 200614, overlap = 115.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.258020s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (96.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.769625s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25516e-05
PHY-3002 : Step(75): len = 209278, overlap = 191.75
PHY-3002 : Step(76): len = 208530, overlap = 170.5
PHY-3002 : Step(77): len = 205178, overlap = 167.75
PHY-3002 : Step(78): len = 199203, overlap = 173.25
PHY-3002 : Step(79): len = 192961, overlap = 180.5
PHY-3002 : Step(80): len = 187388, overlap = 191
PHY-3002 : Step(81): len = 181393, overlap = 202.25
PHY-3002 : Step(82): len = 176841, overlap = 206.25
PHY-3002 : Step(83): len = 173079, overlap = 213.25
PHY-3002 : Step(84): len = 170815, overlap = 219.25
PHY-3002 : Step(85): len = 169052, overlap = 225
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144594
PHY-3002 : Step(86): len = 178019, overlap = 207.75
PHY-3002 : Step(87): len = 184581, overlap = 187.75
PHY-3002 : Step(88): len = 186802, overlap = 182.75
PHY-3002 : Step(89): len = 187529, overlap = 179.75
PHY-3002 : Step(90): len = 188566, overlap = 176
PHY-3002 : Step(91): len = 189543, overlap = 173.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000289187
PHY-3002 : Step(92): len = 196539, overlap = 165.25
PHY-3002 : Step(93): len = 200728, overlap = 158
PHY-3002 : Step(94): len = 203865, overlap = 155
PHY-3002 : Step(95): len = 206742, overlap = 155.5
PHY-3002 : Step(96): len = 207940, overlap = 155.5
PHY-3002 : Step(97): len = 210161, overlap = 148.25
PHY-3002 : Step(98): len = 211098, overlap = 148
PHY-3002 : Step(99): len = 211482, overlap = 143.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000571777
PHY-3002 : Step(100): len = 216405, overlap = 141.75
PHY-3002 : Step(101): len = 217589, overlap = 140.25
PHY-3002 : Step(102): len = 220649, overlap = 137.75
PHY-3002 : Step(103): len = 221759, overlap = 134.25
PHY-3002 : Step(104): len = 222003, overlap = 133.5
PHY-3002 : Step(105): len = 222254, overlap = 131.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108656
PHY-3002 : Step(106): len = 225423, overlap = 130.5
PHY-3002 : Step(107): len = 226362, overlap = 130.75
PHY-3002 : Step(108): len = 227981, overlap = 126.5
PHY-3002 : Step(109): len = 228802, overlap = 126.25
PHY-3002 : Step(110): len = 229323, overlap = 128
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00192083
PHY-3002 : Step(111): len = 230840, overlap = 127.75
PHY-3002 : Step(112): len = 231772, overlap = 128.5
PHY-3002 : Step(113): len = 232506, overlap = 126.25
PHY-3002 : Step(114): len = 233260, overlap = 126
PHY-3002 : Step(115): len = 233788, overlap = 124.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.429238s wall, 0.202801s user + 0.202801s system = 0.405603s CPU (94.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.161115s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.823608s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276643
PHY-3002 : Step(116): len = 231363, overlap = 112
PHY-3002 : Step(117): len = 229406, overlap = 114.25
PHY-3002 : Step(118): len = 225445, overlap = 123.75
PHY-3002 : Step(119): len = 223285, overlap = 133
PHY-3002 : Step(120): len = 221448, overlap = 133
PHY-3002 : Step(121): len = 219937, overlap = 137.5
PHY-3002 : Step(122): len = 218961, overlap = 141.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000553285
PHY-3002 : Step(123): len = 223254, overlap = 137
PHY-3002 : Step(124): len = 223922, overlap = 134.75
PHY-3002 : Step(125): len = 225227, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000964945
PHY-3002 : Step(126): len = 228155, overlap = 132.25
PHY-3002 : Step(127): len = 229154, overlap = 133.25
PHY-3002 : Step(128): len = 230243, overlap = 128.5
PHY-3002 : Step(129): len = 231077, overlap = 128.25
PHY-3002 : Step(130): len = 231640, overlap = 128.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154914
PHY-3002 : Step(131): len = 233278, overlap = 125.75
PHY-3002 : Step(132): len = 234322, overlap = 128.5
PHY-3002 : Step(133): len = 235181, overlap = 126.75
PHY-3002 : Step(134): len = 235470, overlap = 124.75
PHY-3002 : Step(135): len = 236044, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00227429
PHY-3002 : Step(136): len = 237563, overlap = 125.5
PHY-3002 : Step(137): len = 237995, overlap = 121.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00268348
PHY-3002 : Step(138): len = 238556, overlap = 123.5
PHY-3002 : Step(139): len = 239122, overlap = 120
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00292779
PHY-3002 : Step(140): len = 239618, overlap = 124
PHY-3002 : Step(141): len = 240131, overlap = 124.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00307339
PHY-3002 : Step(142): len = 240422, overlap = 123
PHY-3002 : Step(143): len = 241087, overlap = 121.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.003168
PHY-3002 : Step(144): len = 241278, overlap = 121
PHY-3002 : Step(145): len = 242150, overlap = 121.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00329847
PHY-3002 : Step(146): len = 242249, overlap = 122
PHY-3002 : Step(147): len = 244315, overlap = 124.5
PHY-3002 : Step(148): len = 244231, overlap = 121.75
PHY-3002 : Step(149): len = 244291, overlap = 120.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00431747
PHY-3002 : Step(150): len = 244580, overlap = 120.25
PHY-3002 : Step(151): len = 245013, overlap = 122.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00461342
PHY-3002 : Step(152): len = 245123, overlap = 122.5
PHY-3002 : Step(153): len = 245354, overlap = 122.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0049271
PHY-3002 : Step(154): len = 245489, overlap = 122
PHY-3002 : Step(155): len = 245638, overlap = 122.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00536298
PHY-3002 : Step(156): len = 246071, overlap = 121.25
PHY-3002 : Step(157): len = 246146, overlap = 121.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00556305
PHY-3002 : Step(158): len = 246266, overlap = 121.5
PHY-3002 : Step(159): len = 246380, overlap = 121.5
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00575343
PHY-3002 : Step(160): len = 246595, overlap = 121.75
PHY-3002 : Step(161): len = 246689, overlap = 123
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00580993
PHY-3002 : Step(162): len = 246792, overlap = 123.25
PHY-3002 : Step(163): len = 246882, overlap = 123.5
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00597588
PHY-3002 : Step(164): len = 246992, overlap = 123.75
PHY-3002 : Step(165): len = 247093, overlap = 123.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.006096
PHY-3002 : Step(166): len = 247186, overlap = 124
PHY-3002 : Step(167): len = 247273, overlap = 124.25
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.0061799
PHY-3002 : Step(168): len = 247349, overlap = 125.25
PHY-3002 : Step(169): len = 247437, overlap = 125.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022022s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (141.7%)

PHY-3001 : Legalized: Len = 251391, Over = 0
PHY-3001 : Final: Len = 251391, Over = 0
RUN-1003 : finish command "place" in  30.926184s wall, 40.685061s user + 2.152814s system = 42.837875s CPU (138.5%)

RUN-1004 : used memory is 371 MB, reserved memory is 392 MB, peak memory is 402 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2991 to 2286
PHY-1001 : Pin misalignment score is improved from 2286 to 2238
PHY-1001 : Pin misalignment score is improved from 2238 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2233
PHY-1001 : Pin local connectivity score is improved from 190 to 0
PHY-1001 : Pin misalignment score is improved from 2316 to 2250
PHY-1001 : Pin misalignment score is improved from 2250 to 2243
PHY-1001 : Pin misalignment score is improved from 2243 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2241
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  3.577265s wall, 3.400822s user + 0.000000s system = 3.400822s CPU (95.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 323048, over cnt = 1684(21%), over = 3292, worst = 8
PHY-1002 : len = 330872, over cnt = 1389(17%), over = 2218, worst = 5
PHY-1002 : len = 337952, over cnt = 1332(16%), over = 1827, worst = 5
PHY-1002 : len = 361112, over cnt = 933(11%), over = 990, worst = 3
PHY-1002 : len = 377200, over cnt = 709(8%), over = 720, worst = 2
PHY-1002 : len = 392632, over cnt = 593(7%), over = 598, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 61 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.764596s wall, 5.787637s user + 0.093601s system = 5.881238s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122738s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 57704, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.654065s wall, 0.702005s user + 0.031200s system = 0.733205s CPU (112.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.021116s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 57560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011978s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 57552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 57552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 4; 0.006121s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (509.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 718424, over cnt = 1993(1%), over = 2081, worst = 3
PHY-1001 : End Routed; 28.539468s wall, 34.164219s user + 0.530403s system = 34.694622s CPU (121.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653536, over cnt = 1235(0%), over = 1242, worst = 2
PHY-1001 : End DR Iter 1; 20.042357s wall, 19.718526s user + 0.078001s system = 19.796527s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 632560, over cnt = 504(0%), over = 504, worst = 1
PHY-1001 : End DR Iter 2; 10.860731s wall, 10.795269s user + 0.031200s system = 10.826469s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 635464, over cnt = 201(0%), over = 201, worst = 1
PHY-1001 : End DR Iter 3; 2.007880s wall, 1.996813s user + 0.031200s system = 2.028013s CPU (101.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 639736, over cnt = 82(0%), over = 82, worst = 1
PHY-1001 : End DR Iter 4; 1.682954s wall, 1.716011s user + 0.015600s system = 1.731611s CPU (102.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 643120, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 5; 1.171115s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (101.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 644968, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 6; 1.881010s wall, 1.950012s user + 0.031200s system = 1.981213s CPU (105.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 646408, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.887975s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (99.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 646408, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.852356s wall, 1.840812s user + 0.015600s system = 1.856412s CPU (100.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 646408, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.727805s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (102.9%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 646408, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.726371s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (101.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 646328, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.457355s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (101.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 646248, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.468540s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (98.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 646248, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.466239s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (98.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 646248, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.440442s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (98.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 646248, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.526966s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (103.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 646288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.225571s wall, 2.199614s user + 0.031200s system = 2.230814s CPU (100.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 646328, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.879978s wall, 3.822024s user + 0.000000s system = 3.822024s CPU (98.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 646368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.569821s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (98.4%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 646368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.578575s wall, 2.589617s user + 0.015600s system = 2.605217s CPU (101.0%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 646368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 6; 1.390934s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (95.3%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 646368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 3.124501s wall, 3.042019s user + 0.046800s system = 3.088820s CPU (98.9%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  112.912492s wall, 117.671554s user + 1.232408s system = 118.903962s CPU (105.3%)

RUN-1004 : used memory is 498 MB, reserved memory is 527 MB, peak memory is 500 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P82;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P92; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P71;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.419919s wall, 3.400822s user + 0.031200s system = 3.432022s CPU (100.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 282 MB, peak memory is 500 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.539861s wall, 1.653611s user + 0.046800s system = 1.700411s CPU (110.4%)

RUN-1004 : used memory is 266 MB, reserved memory is 298 MB, peak memory is 500 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.376351s wall, 1.372809s user + 0.015600s system = 1.388409s CPU (100.9%)

RUN-1004 : used memory is 365 MB, reserved memory is 396 MB, peak memory is 500 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.495361s wall, 15.366098s user + 0.124801s system = 15.490899s CPU (100.0%)

RUN-1004 : used memory is 359 MB, reserved memory is 412 MB, peak memory is 500 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.818300s wall, 2.745618s user + 0.078001s system = 2.823618s CPU (100.2%)

RUN-1004 : used memory is 363 MB, reserved memory is 416 MB, peak memory is 500 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.204607s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929715
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(170): len = 526014, overlap = 193
PHY-3002 : Step(171): len = 356139, overlap = 251.75
PHY-3002 : Step(172): len = 272396, overlap = 279
PHY-3002 : Step(173): len = 220196, overlap = 296.75
PHY-3002 : Step(174): len = 180927, overlap = 310.75
PHY-3002 : Step(175): len = 148188, overlap = 328.25
PHY-3002 : Step(176): len = 123572, overlap = 345.25
PHY-3002 : Step(177): len = 96882.5, overlap = 364.75
PHY-3002 : Step(178): len = 86597.4, overlap = 371.75
PHY-3002 : Step(179): len = 75004.3, overlap = 381.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.06479e-07
PHY-3002 : Step(180): len = 73522.9, overlap = 381.25
PHY-3002 : Step(181): len = 75452.5, overlap = 375.25
PHY-3002 : Step(182): len = 82275.7, overlap = 366.75
PHY-3002 : Step(183): len = 80330.5, overlap = 354
PHY-3002 : Step(184): len = 80570.7, overlap = 352
PHY-3002 : Step(185): len = 83745.5, overlap = 349.25
PHY-3002 : Step(186): len = 83578.1, overlap = 348.5
PHY-3002 : Step(187): len = 88210.5, overlap = 347.75
PHY-3002 : Step(188): len = 89722.8, overlap = 345.5
PHY-3002 : Step(189): len = 90009.4, overlap = 342.75
PHY-3002 : Step(190): len = 91719, overlap = 340
PHY-3002 : Step(191): len = 93155.5, overlap = 337
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81296e-06
PHY-3002 : Step(192): len = 92863.8, overlap = 335.75
PHY-3002 : Step(193): len = 94888.9, overlap = 334.5
PHY-3002 : Step(194): len = 98714.8, overlap = 324
PHY-3002 : Step(195): len = 105723, overlap = 308
PHY-3002 : Step(196): len = 106945, overlap = 302
PHY-3002 : Step(197): len = 107058, overlap = 300.5
PHY-3002 : Step(198): len = 107058, overlap = 300.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.62592e-06
PHY-3002 : Step(199): len = 109540, overlap = 292.5
PHY-3002 : Step(200): len = 112553, overlap = 284.25
PHY-3002 : Step(201): len = 114730, overlap = 271
PHY-3002 : Step(202): len = 119118, overlap = 270
PHY-3002 : Step(203): len = 124011, overlap = 247
PHY-3002 : Step(204): len = 123936, overlap = 243.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.25183e-06
PHY-3002 : Step(205): len = 132400, overlap = 234.25
PHY-3002 : Step(206): len = 138442, overlap = 228
PHY-3002 : Step(207): len = 135325, overlap = 226
PHY-3002 : Step(208): len = 134624, overlap = 225
PHY-3002 : Step(209): len = 135110, overlap = 223
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39738e-05
PHY-3002 : Step(210): len = 144362, overlap = 208
PHY-3002 : Step(211): len = 154568, overlap = 187.25
PHY-3002 : Step(212): len = 149415, overlap = 184.25
PHY-3002 : Step(213): len = 149115, overlap = 181.5
PHY-3002 : Step(214): len = 149558, overlap = 180.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.79476e-05
PHY-3002 : Step(215): len = 156611, overlap = 167
PHY-3002 : Step(216): len = 168344, overlap = 155.75
PHY-3002 : Step(217): len = 163884, overlap = 155.5
PHY-3002 : Step(218): len = 163243, overlap = 157.5
PHY-3002 : Step(219): len = 163170, overlap = 156.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.49497e-05
PHY-3002 : Step(220): len = 169777, overlap = 144.5
PHY-3002 : Step(221): len = 176684, overlap = 134
PHY-3002 : Step(222): len = 174079, overlap = 134
PHY-3002 : Step(223): len = 172362, overlap = 133.75
PHY-3002 : Step(224): len = 171984, overlap = 135.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000104285
PHY-3002 : Step(225): len = 177194, overlap = 128
PHY-3002 : Step(226): len = 180173, overlap = 124
PHY-3002 : Step(227): len = 180223, overlap = 122.5
PHY-3002 : Step(228): len = 180372, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.107957s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.708153s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.47922e-05
PHY-3002 : Step(229): len = 183031, overlap = 130.75
PHY-3002 : Step(230): len = 181823, overlap = 131.5
PHY-3002 : Step(231): len = 179770, overlap = 131.5
PHY-3002 : Step(232): len = 176632, overlap = 146.25
PHY-3002 : Step(233): len = 173095, overlap = 152
PHY-3002 : Step(234): len = 168405, overlap = 161.5
PHY-3002 : Step(235): len = 164036, overlap = 161.25
PHY-3002 : Step(236): len = 160838, overlap = 167
PHY-3002 : Step(237): len = 159704, overlap = 170
PHY-3002 : Step(238): len = 159681, overlap = 172.5
PHY-3002 : Step(239): len = 160043, overlap = 171.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.95844e-05
PHY-3002 : Step(240): len = 168713, overlap = 155.75
PHY-3002 : Step(241): len = 177122, overlap = 132
PHY-3002 : Step(242): len = 176923, overlap = 129.5
PHY-3002 : Step(243): len = 177754, overlap = 132.5
PHY-3002 : Step(244): len = 178574, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.65001e-05
PHY-3002 : Step(245): len = 186131, overlap = 132.75
PHY-3002 : Step(246): len = 190117, overlap = 132.75
PHY-3002 : Step(247): len = 191547, overlap = 129.25
PHY-3002 : Step(248): len = 192869, overlap = 126.5
PHY-3002 : Step(249): len = 194299, overlap = 120.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113
PHY-3002 : Step(250): len = 199724, overlap = 121.25
PHY-3002 : Step(251): len = 202920, overlap = 122
PHY-3002 : Step(252): len = 204583, overlap = 119
PHY-3002 : Step(253): len = 205325, overlap = 117.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.118373s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.717532s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.56541e-05
PHY-3002 : Step(254): len = 212482, overlap = 186.75
PHY-3002 : Step(255): len = 210262, overlap = 174.5
PHY-3002 : Step(256): len = 204346, overlap = 178.5
PHY-3002 : Step(257): len = 196850, overlap = 183.75
PHY-3002 : Step(258): len = 189956, overlap = 196.25
PHY-3002 : Step(259): len = 184185, overlap = 201
PHY-3002 : Step(260): len = 178768, overlap = 211.5
PHY-3002 : Step(261): len = 175210, overlap = 215
PHY-3002 : Step(262): len = 171439, overlap = 214.5
PHY-3002 : Step(263): len = 169583, overlap = 222.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131308
PHY-3002 : Step(264): len = 176522, overlap = 209.25
PHY-3002 : Step(265): len = 182531, overlap = 198.5
PHY-3002 : Step(266): len = 184313, overlap = 191.75
PHY-3002 : Step(267): len = 185979, overlap = 190
PHY-3002 : Step(268): len = 187881, overlap = 186.5
PHY-3002 : Step(269): len = 188950, overlap = 183.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262616
PHY-3002 : Step(270): len = 196250, overlap = 177.75
PHY-3002 : Step(271): len = 200621, overlap = 171.75
PHY-3002 : Step(272): len = 206200, overlap = 165
PHY-3002 : Step(273): len = 207383, overlap = 160.5
PHY-3002 : Step(274): len = 208006, overlap = 161.25
PHY-3002 : Step(275): len = 209095, overlap = 160
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000517679
PHY-3002 : Step(276): len = 214416, overlap = 157.5
PHY-3002 : Step(277): len = 216525, overlap = 156.5
PHY-3002 : Step(278): len = 219929, overlap = 151.25
PHY-3002 : Step(279): len = 221908, overlap = 149.75
PHY-3002 : Step(280): len = 222272, overlap = 147.5
PHY-3002 : Step(281): len = 223491, overlap = 143.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000978233
PHY-3002 : Step(282): len = 226537, overlap = 144.25
PHY-3002 : Step(283): len = 227885, overlap = 141.75
PHY-3002 : Step(284): len = 229393, overlap = 143
PHY-3002 : Step(285): len = 230577, overlap = 139.75
PHY-3002 : Step(286): len = 231132, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00170535
PHY-3002 : Step(287): len = 232833, overlap = 143
PHY-3002 : Step(288): len = 233927, overlap = 139
PHY-3002 : Step(289): len = 235205, overlap = 139.75
PHY-3002 : Step(290): len = 235699, overlap = 138.75
PHY-3002 : Step(291): len = 236418, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00275997
PHY-3002 : Step(292): len = 237500, overlap = 137
PHY-3002 : Step(293): len = 238704, overlap = 137.25
PHY-3002 : Step(294): len = 239079, overlap = 136.25
PHY-3002 : Step(295): len = 239849, overlap = 136.75
PHY-3002 : Step(296): len = 240135, overlap = 135.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00393628
PHY-3002 : Step(297): len = 240932, overlap = 137
PHY-3002 : Step(298): len = 241317, overlap = 135
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.325823s wall, 0.234002s user + 0.156001s system = 0.390002s CPU (119.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.090410s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.732221s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000288734
PHY-3002 : Step(299): len = 235434, overlap = 100.25
PHY-3002 : Step(300): len = 232843, overlap = 111
PHY-3002 : Step(301): len = 227904, overlap = 123.25
PHY-3002 : Step(302): len = 226206, overlap = 126.25
PHY-3002 : Step(303): len = 224589, overlap = 129
PHY-3002 : Step(304): len = 223130, overlap = 135.75
PHY-3002 : Step(305): len = 221925, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000577468
PHY-3002 : Step(306): len = 226177, overlap = 133.25
PHY-3002 : Step(307): len = 226892, overlap = 127.5
PHY-3002 : Step(308): len = 228700, overlap = 128.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106473
PHY-3002 : Step(309): len = 231674, overlap = 125.5
PHY-3002 : Step(310): len = 232562, overlap = 124
PHY-3002 : Step(311): len = 233803, overlap = 123.75
PHY-3002 : Step(312): len = 234561, overlap = 124.25
PHY-3002 : Step(313): len = 235304, overlap = 126
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171922
PHY-3002 : Step(314): len = 236855, overlap = 124
PHY-3002 : Step(315): len = 237753, overlap = 123.75
PHY-3002 : Step(316): len = 238529, overlap = 124.5
PHY-3002 : Step(317): len = 238959, overlap = 122.5
PHY-3002 : Step(318): len = 239444, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00247157
PHY-3002 : Step(319): len = 240664, overlap = 122
PHY-3002 : Step(320): len = 241148, overlap = 118.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00282069
PHY-3002 : Step(321): len = 241627, overlap = 120.5
PHY-3002 : Step(322): len = 242251, overlap = 120
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00310256
PHY-3002 : Step(323): len = 242591, overlap = 121.75
PHY-3002 : Step(324): len = 243228, overlap = 123
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.003373
PHY-3002 : Step(325): len = 243452, overlap = 122.75
PHY-3002 : Step(326): len = 244366, overlap = 120.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00344087
PHY-3002 : Step(327): len = 244426, overlap = 120.25
PHY-3002 : Step(328): len = 246159, overlap = 118.25
PHY-3002 : Step(329): len = 246217, overlap = 119.5
PHY-3002 : Step(330): len = 246356, overlap = 120.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00446405
PHY-3002 : Step(331): len = 246622, overlap = 120.25
PHY-3002 : Step(332): len = 246956, overlap = 120.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00488895
PHY-3002 : Step(333): len = 247110, overlap = 120.75
PHY-3002 : Step(334): len = 247346, overlap = 119.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00515144
PHY-3002 : Step(335): len = 247486, overlap = 118
PHY-3002 : Step(336): len = 247727, overlap = 118.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00532229
PHY-3002 : Step(337): len = 247850, overlap = 118.5
PHY-3002 : Step(338): len = 248000, overlap = 119.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00556286
PHY-3002 : Step(339): len = 248280, overlap = 120.75
PHY-3002 : Step(340): len = 248406, overlap = 119.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00570599
PHY-3002 : Step(341): len = 248518, overlap = 119
PHY-3002 : Step(342): len = 248648, overlap = 119
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00587268
PHY-3002 : Step(343): len = 248850, overlap = 118.5
PHY-3002 : Step(344): len = 248977, overlap = 118.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00593311
PHY-3002 : Step(345): len = 249070, overlap = 119
PHY-3002 : Step(346): len = 249198, overlap = 119.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00610435
PHY-3002 : Step(347): len = 249302, overlap = 118.25
PHY-3002 : Step(348): len = 249424, overlap = 119
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.0062363
PHY-3002 : Step(349): len = 249524, overlap = 118.5
PHY-3002 : Step(350): len = 249673, overlap = 118.5
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00626279
PHY-3002 : Step(351): len = 249714, overlap = 118.75
PHY-3002 : Step(352): len = 249889, overlap = 119
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021556s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.4%)

PHY-3001 : Legalized: Len = 254432, Over = 0
PHY-3001 : Final: Len = 254432, Over = 0
RUN-1003 : finish command "place" in  26.323486s wall, 37.580641s user + 2.152814s system = 39.733455s CPU (150.9%)

RUN-1004 : used memory is 400 MB, reserved memory is 434 MB, peak memory is 500 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2983 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2213
PHY-1001 : Pin misalignment score is improved from 2213 to 2209
PHY-1001 : Pin misalignment score is improved from 2209 to 2209
PHY-1001 : Pin local connectivity score is improved from 193 to 0
PHY-1001 : Pin misalignment score is improved from 2282 to 2221
PHY-1001 : Pin misalignment score is improved from 2221 to 2211
PHY-1001 : Pin misalignment score is improved from 2211 to 2210
PHY-1001 : Pin misalignment score is improved from 2210 to 2210
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  3.266547s wall, 3.244821s user + 0.015600s system = 3.260421s CPU (99.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 325480, over cnt = 1717(21%), over = 3372, worst = 11
PHY-1002 : len = 333696, over cnt = 1439(17%), over = 2317, worst = 5
PHY-1002 : len = 341296, over cnt = 1352(16%), over = 1858, worst = 4
PHY-1002 : len = 365448, over cnt = 968(12%), over = 1051, worst = 3
PHY-1002 : len = 381216, over cnt = 744(9%), over = 761, worst = 2
PHY-1002 : len = 397296, over cnt = 648(8%), over = 653, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 83 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.689941s wall, 5.678436s user + 0.015600s system = 5.694037s CPU (100.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122886s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 54560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.494830s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (94.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 708536, over cnt = 1975(1%), over = 2055, worst = 3
PHY-1001 : End Routed; 29.367344s wall, 35.053425s user + 0.421203s system = 35.474627s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 632256, over cnt = 1209(0%), over = 1212, worst = 2
PHY-1001 : End DR Iter 1; 27.135306s wall, 26.847772s user + 0.031200s system = 26.878972s CPU (99.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 617856, over cnt = 422(0%), over = 423, worst = 2
PHY-1001 : End DR Iter 2; 10.587832s wall, 10.467667s user + 0.031200s system = 10.498867s CPU (99.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 620448, over cnt = 153(0%), over = 153, worst = 1
PHY-1001 : End DR Iter 3; 2.252708s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 623784, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 4; 1.389631s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 625504, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 5; 0.554178s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (95.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 626312, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 6; 0.823733s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (100.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.675738s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (94.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.375704s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.372019s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.375405s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.367797s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (101.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.362604s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (99.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.379001s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.362392s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (99.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 1.158877s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (96.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 626856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.498007s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (97.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 626832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 626832
PHY-1001 : End DC Iter 3; 0.077924s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.1%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  86.130145s wall, 90.854982s user + 0.670804s system = 91.525787s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  95.266809s wall, 99.918640s user + 0.702005s system = 100.620645s CPU (105.6%)

RUN-1004 : used memory is 482 MB, reserved memory is 516 MB, peak memory is 516 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4024   out of   4480   89.82%
#reg                 2894   out of   4480   64.60%
#le                  4024
  #lut only          1130   out of   4024   28.08%
  #reg only             0   out of   4024    0.00%
  #lut&reg           2894   out of   4024   71.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.924990s wall, 2.823618s user + 0.140401s system = 2.964019s CPU (101.3%)

RUN-1004 : used memory is 482 MB, reserved memory is 516 MB, peak memory is 516 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2123, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.007554s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (94.6%)

RUN-1004 : used memory is 514 MB, reserved memory is 550 MB, peak memory is 516 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2125
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 56271
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 158293 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.010049s wall, 19.702926s user + 0.171601s system = 19.874527s CPU (180.5%)

RUN-1004 : used memory is 543 MB, reserved memory is 571 MB, peak memory is 551 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.917021s wall, 1.248008s user + 0.093601s system = 1.341609s CPU (70.0%)

RUN-1004 : used memory is 661 MB, reserved memory is 693 MB, peak memory is 664 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.542907s wall, 1.497610s user + 0.031200s system = 1.528810s CPU (20.3%)

RUN-1004 : used memory is 662 MB, reserved memory is 694 MB, peak memory is 665 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.165953s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (14.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 672 MB, peak memory is 665 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.408517s wall, 3.510022s user + 0.202801s system = 3.712824s CPU (29.9%)

RUN-1004 : used memory is 629 MB, reserved memory is 662 MB, peak memory is 665 MB
GUI-1001 : Download success!
