Flattening unmatched subcell inverter in circuit 3_stage_RO (1)(3 instances)

Subcircuit summary:
Circuit 1: 3_stage_RO                      |Circuit 2: 3_stage_RO                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (3)                              
nfet_03v3 (3)                              |nfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: 3_stage_RO                      |Circuit 2: 3_stage_RO                      
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
n1                                         |n1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes 3_stage_RO and 3_stage_RO are equivalent.

Final result: Circuits match uniquely.
.
