<module root_context_id="vsl: tarea4 counter_1b_schem schematic vl: auCdl cmos_sch schematic" close_brace=">" version="1" open_brace="&lt;" name="" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: D_CELLS_HDLL AND2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="AND2HDLLX0"/>
<mapping src="vsl: GATES_HD nand2 schematic vl: auCdl cmos_sch schematic" dst="nand2"/>
<mapping src="vsl: D_CELLS_HDLL MU2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="MU2HDLLX0"/>
<mapping src="vsl: GATES_HD clinvr schematic vl: auCdl cmos_sch schematic" dst="clinvr"/>
<mapping src="vsl: D_CELLS_HDLL DFFHDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="DFFHDLLX0"/>
<mapping src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" dst="invr"/>
<mapping src="vsl: D_CELLS_HDLL FAHDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="FAHDLLX0"/>
<mapping src="vsl: tarea4 counter_1b_schem schematic vl: auCdl cmos_sch schematic" dst="counter_1b_schem"/>
<mapping src="vsl: PRIMLIB pe auCdl" dst="pe"/>
<mapping src="vsl: PRIMLIB ne auCdl" dst="ne"/>
</forward>
<reverse>
<mapping src="nand2" dst="vsl: GATES_HD nand2 schematic vl: auCdl cmos_sch schematic"/>
<mapping src="MU2HDLLX0" dst="vsl: D_CELLS_HDLL MU2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="clinvr" dst="vsl: GATES_HD clinvr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="DFFHDLLX0" dst="vsl: D_CELLS_HDLL DFFHDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="FAHDLLX0" dst="vsl: D_CELLS_HDLL FAHDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="invr" dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="AND2HDLLX0" dst="vsl: D_CELLS_HDLL AND2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="pe" dst="vsl: PRIMLIB pe auCdl"/>
<mapping src="counter_1b_schem" dst="vsl: tarea4 counter_1b_schem schematic vl: auCdl cmos_sch schematic"/>
<mapping src="ne" dst="vsl: PRIMLIB ne auCdl"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: D_CELLS_HDLL AND2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="AND2HDLLX0"/>
<mapping src="vsl: GATES_HD nand2 schematic vl: auCdl cmos_sch schematic" dst="nand2"/>
<mapping src="vsl: D_CELLS_HDLL MU2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="MU2HDLLX0"/>
<mapping src="vsl: GATES_HD clinvr schematic vl: auCdl cmos_sch schematic" dst="clinvr"/>
<mapping src="vsl: D_CELLS_HDLL DFFHDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="DFFHDLLX0"/>
<mapping src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" dst="invr"/>
<mapping src="vsl: D_CELLS_HDLL FAHDLLX0 cmos_sch vl: auCdl cmos_sch schematic" dst="FAHDLLX0"/>
<mapping src="vsl: tarea4 counter_1b_schem schematic vl: auCdl cmos_sch schematic" dst="counter_1b_schem"/>
<mapping src="vsl: PRIMLIB pe auCdl" dst="pe"/>
<mapping src="vsl: PRIMLIB ne auCdl" dst="ne"/>
</forward>
<reverse>
<mapping src="nand2" dst="vsl: GATES_HD nand2 schematic vl: auCdl cmos_sch schematic"/>
<mapping src="MU2HDLLX0" dst="vsl: D_CELLS_HDLL MU2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="clinvr" dst="vsl: GATES_HD clinvr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="DFFHDLLX0" dst="vsl: D_CELLS_HDLL DFFHDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="FAHDLLX0" dst="vsl: D_CELLS_HDLL FAHDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="invr" dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="AND2HDLLX0" dst="vsl: D_CELLS_HDLL AND2HDLLX0 cmos_sch vl: auCdl cmos_sch schematic"/>
<mapping src="pe" dst="vsl: PRIMLIB pe auCdl"/>
<mapping src="counter_1b_schem" dst="vsl: tarea4 counter_1b_schem schematic vl: auCdl cmos_sch schematic"/>
<mapping src="ne" dst="vsl: PRIMLIB ne auCdl"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>tarea4</lib>
<cell>counter_1b_schem</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl cmos_sch schematic</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
