#define HDMIRX_P0_PHY_SSLMS_BASE 0x220e00
//Page P0_HDMIRX_PHY_SSLMS
#define REG_0078_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x3c)//0x220e_1eh
    #define REG_0078_P0_HDMIRX_PHY_SSLMS_REG_HDMIRX_PHY_2880_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_007C_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x3e)//0x220e_1fh
    #define REG_007C_P0_HDMIRX_PHY_SSLMS_REG_SUM_SIGN_SIGN_RESIDUDE_FORMAT Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0080_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x40)//0x220e_20h
    #define REG_0080_P0_HDMIRX_PHY_SSLMS_REG_PRBS_DATA_SELECT Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0080_P0_HDMIRX_PHY_SSLMS_REG_EN_PRBS_BIT_REVERSE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0080_P0_HDMIRX_PHY_SSLMS_REG_EN_PRBS_PN_SWAP Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0080_P0_HDMIRX_PHY_SSLMS_REG_OUTER_EYE_SCAN_TYPE Fld(2,4,AC_MSKB0)//[5:4]
#define REG_00C0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x60)//0x220e_30h
    #define REG_00C0_P0_HDMIRX_PHY_SSLMS_REG_ENHAN_AEQ_EYE_TARGET Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00C0_P0_HDMIRX_PHY_SSLMS_REG_DFE_EYE_TARGET Fld(7,8,AC_MSKB1)//[14:8]
#define REG_00C4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x62)//0x220e_31h
    #define REG_00C4_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_EYE_TARGET Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00C4_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_EYE_HIGH_TARGET Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x64)//0x220e_32h
    #define REG_00C8_P0_HDMIRX_PHY_SSLMS_REG_AGC_DLEV_EH_SEL Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00C8_P0_HDMIRX_PHY_SSLMS_REG_AGC_DFE_EH_SEL Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_00C8_P0_HDMIRX_PHY_SSLMS_REG_AGC_DLEV_SEL Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_00C8_P0_HDMIRX_PHY_SSLMS_REG_AGC_DFE_SEL Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_00C8_P0_HDMIRX_PHY_SSLMS_REG_EH_ELH_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00CC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x66)//0x220e_33h
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_DFE_EW_CHECK_TIME Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_DFE_EW_CHECK_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_EW_DISABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_EH_DISABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_MODE_DIRECTION Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_AUTO_EQ_GRAY_ENABLE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00CC_P0_HDMIRX_PHY_SSLMS_REG_SWEEP_CHECK_TIME Fld(3,8,AC_MSKB1)//[10:8]
#define REG_00D0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x68)//0x220e_34h
    #define REG_00D0_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_EH_EW_COUNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x6a)//0x220e_35h
    #define REG_00D4_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_EQ_COUNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x6c)//0x220e_36h
    #define REG_00D8_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_AGC_COUNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x6e)//0x220e_37h
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_ACTIVE_CABLE_EYE_TARGET Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_EH_EW_ENABLE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_EQ_ENABLE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_DYNAMIC_AGC_ENABLE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_DISABLE_CHG_OVFLOW Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00DC_P0_HDMIRX_PHY_SSLMS_REG_DFE_CHECK_OVER_ENABLE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00E0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x70)//0x220e_38h
    #define REG_00E0_P0_HDMIRX_PHY_SSLMS_REG_AGC_MODE_SELECT Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00E0_P0_HDMIRX_PHY_SSLMS_REG_AGC_MODE_SELECT_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
#define REG_00E4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x72)//0x220e_39h
    #define REG_00E4_P0_HDMIRX_PHY_SSLMS_REG_AGC_COARSE_TUNE_STEP Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMIRX_PHY_SSLMS_REG_AGC_FINE_TUNE_STEP Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x74)//0x220e_3ah
    #define REG_00E8_P0_HDMIRX_PHY_SSLMS_REG_AGC_MAX_MIN_DIFF_COARSE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PHY_SSLMS_REG_AGC_MAX_MIN_DIFF Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x76)//0x220e_3bh
    #define REG_00EC_P0_HDMIRX_PHY_SSLMS_REG_DFE_EH_TARGET_OFFSET Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMIRX_PHY_SSLMS_REG_DFE_EW_TARGET_OFFSET Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00F0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x78)//0x220e_3ch
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_LK_TH Fld(11,0,AC_MSKW10)//[10:0]
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_CNTEN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_7_15_AT_MD Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_TYPE_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_RPT_CLR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00F0_P0_HDMIRX_PHY_SSLMS_REG_PRBS_COMP_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00F4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x7a)//0x220e_3dh
    #define REG_00F4_P0_HDMIRX_PHY_SSLMS_REG_DATA_DIV40_CLK_THR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x7c)//0x220e_3eh
    #define REG_00F8_P0_HDMIRX_PHY_SSLMS_REG_UPDN_DIV_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00FC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x7e)//0x220e_3fh
    #define REG_00FC_P0_HDMIRX_PHY_SSLMS_REG_DATA_DIV40_CLK_THR_TOLRNT Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0130_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x98)//0x220e_4ch
    #define REG_0130_P0_HDMIRX_PHY_SSLMS_REG_AA55_DET_DURATION Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0x9a)//0x220e_4dh
    #define REG_0134_P0_HDMIRX_PHY_SSLMS_REG_EQ_CODE_MODE_A Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0134_P0_HDMIRX_PHY_SSLMS_REG_EQ_CODE_MODE_B Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0134_P0_HDMIRX_PHY_SSLMS_REG_EQ_CODE_MODE_C Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0134_P0_HDMIRX_PHY_SSLMS_REG_EQ_CODE_MODE_D Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0170_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xb8)//0x220e_5ch
    #define REG_0170_P0_HDMIRX_PHY_SSLMS_REG_CH0_PHACC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xba)//0x220e_5dh
    #define REG_0174_P0_HDMIRX_PHY_SSLMS_REG_CH1_PHACC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xbc)//0x220e_5eh
    #define REG_0178_P0_HDMIRX_PHY_SSLMS_REG_CH2_PHACC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xbe)//0x220e_5fh
    #define REG_017C_P0_HDMIRX_PHY_SSLMS_REG_CH3_PHACC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xd8)//0x220e_6ch
    #define REG_01B0_P0_HDMIRX_PHY_SSLMS_REG_GCR_LOCK_TIME_OUT_THR Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMIRX_PHY_SSLMS_REG_GCR_LOCK_TIME_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01B0_P0_HDMIRX_PHY_SSLMS_REG_GCR_LOCK_TIME_OUT_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01B0_P0_HDMIRX_PHY_SSLMS_REG_RX2TX_STABLE_CNT_SEL Fld(1,11,AC_MSKB1)//[11:11]
#define REG_01B4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xda)//0x220e_6dh
    #define REG_01B4_P0_HDMIRX_PHY_SSLMS_REG_GCR_ICTRL_PD_WIDE_TIME Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01B8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xdc)//0x220e_6eh
    #define REG_01B8_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_0 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_01B8_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01B8_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01B8_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_01BC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xde)//0x220e_6fh
    #define REG_01BC_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_4 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_01BC_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_5 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01BC_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_6 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01BC_P0_HDMIRX_PHY_SSLMS_REG_SLEWRATE_7 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_01C0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xe0)//0x220e_70h
    #define REG_01C0_P0_HDMIRX_PHY_SSLMS_REG_EN_POWER_SAVING Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C0_P0_HDMIRX_PHY_SSLMS_REG_PASS3_TRIG_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C0_P0_HDMIRX_PHY_SSLMS_REG_HDMI2_ACDR_MODE Fld(1,2,AC_MSKB0)//[2:2]
#define REG_01C4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xe2)//0x220e_71h
    #define REG_01C4_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_PASS1_TIMES Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_PASS2_TIMES Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xe4)//0x220e_72h
    #define REG_01C8_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_PASS3_TIMES Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C8_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_PASS4_TIMES Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xe6)//0x220e_73h
    #define REG_01CC_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_PASS5_TIMES Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01D0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xe8)//0x220e_74h
    #define REG_01D0_P0_HDMIRX_PHY_SSLMS_REG_PD_PHDAC_I_POWER_SAVING_EN Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_01D0_P0_HDMIRX_PHY_SSLMS_REG_PD_PHDAC_Q_POWER_SAVING_EN Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01D0_P0_HDMIRX_PHY_SSLMS_REG_PD_LANE_POWER_SAVING_EN Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01D0_P0_HDMIRX_PHY_SSLMS_REG_PD_RT_POWER_SAVING_EN Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01D4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xea)//0x220e_75h
    #define REG_01D4_P0_HDMIRX_PHY_SSLMS_REG_PD_PLL_POWER_SAVING_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01D4_P0_HDMIRX_PHY_SSLMS_REG_POWER_ON_LANE Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01D4_P0_HDMIRX_PHY_SSLMS_REG_ACDR_OV_PHDAC_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_01D8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xec)//0x220e_76h
    #define REG_01D8_P0_HDMIRX_PHY_SSLMS_REG_PHASE_CHECK_TIME Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01D8_P0_HDMIRX_PHY_SSLMS_REG_SYMBOL_DET_TIME Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01DC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xee)//0x220e_77h
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_EN_SYMBOL_LOCK_TIMEOUT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_EN_FINE_AABA_SYMBOL_CHECK Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_FINE_SYMBOL_CONTINUE_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_SYMBOL_LOCK_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_DISABLE_SYMBOL_LOCK Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01DC_P0_HDMIRX_PHY_SSLMS_REG_SYMBOL_TIME_OUT_MODE Fld(1,5,AC_MSKB0)//[5:5]
#define REG_01E0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xf0)//0x220e_78h
    #define REG_01E0_P0_HDMIRX_PHY_SSLMS_REG_LANE_RST_SW_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xf2)//0x220e_79h
    #define REG_01E4_P0_HDMIRX_PHY_SSLMS_REG_LANE_RST_SW_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xf4)//0x220e_7ah
    #define REG_01E8_P0_HDMIRX_PHY_SSLMS_REG_LANE_RST_SW_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01EC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xf6)//0x220e_7bh
    #define REG_01EC_P0_HDMIRX_PHY_SSLMS_REG_LANE_RST_SW_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xf8)//0x220e_7ch
    #define REG_01F0_P0_HDMIRX_PHY_SSLMS_REG_EQ_FINE_SYMBOL_CONTINUE_TIMES Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F4_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xfa)//0x220e_7dh
    #define REG_01F4_P0_HDMIRX_PHY_SSLMS_REG_ENABLE_DLEV_BIT8_CHECK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01F4_P0_HDMIRX_PHY_SSLMS_REG_AUTOSCAN_ERR_CNT_READ Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01F4_P0_HDMIRX_PHY_SSLMS_REG_AUTOSCAN_TIMER_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01F4_P0_HDMIRX_PHY_SSLMS_REG_ENABLE_ACTIVE_CABLE_DFE_AGC Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01F4_P0_HDMIRX_PHY_SSLMS_REG_POWER_SAVING_DCDR Fld(1,4,AC_MSKB0)//[4:4]
#define REG_01F8_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xfc)//0x220e_7eh
    #define REG_01F8_P0_HDMIRX_PHY_SSLMS_REG_DLEV_MAX_TABLE Fld(10,0,AC_MSKW10)//[9:0]
#define REG_01FC_P0_HDMIRX_PHY_SSLMS (HDMIRX_P0_PHY_SSLMS_BASE +0xfe)//0x220e_7fh
    #define REG_01FC_P0_HDMIRX_PHY_SSLMS_REG_DLEV_MAX_TABLE_BIN Fld(10,0,AC_MSKW10)//[9:0]

