<ENTRY>
{
 "thisFile": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls_component.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Nov 17 18:40:02 2025",
 "timestampMillis": "1763422802095",
 "buildStep": {
  "cmdId": "e7feeece-368b-4248-8ba1-1d3cdab8f7bc",
  "name": "v++",
  "logFile": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/logs/hls_component.steps.log",
  "commandLine": "/opt/Xillinx/2025.1/Vitis/bin/unwrapped/lnx64.o/v++  -c --mode hls --config /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg --work_dir hls_component ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg",
   "--work_dir",
   "hls_component"
  ],
  "iniFiles": [
   {
    "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg",
    "content": "part=xcu250-figd2104-2L-e\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=false\nclock=5ns\nsim.O=1\ncsim.clean=1\nldflags=-lstdc++\ncsim.code_analyzer=0\nclock_uncertainty=0ns\nsyn.file=defs.h\nsyn.file=aes.hpp\nsyn.file=encrypt.h\nsyn.file=encrypt.cpp\nsyn.file=PRG.h\nsyn.file=PRG.cpp\nsyn.file=ggm_tree.h\nsyn.file=ggm_tree.cpp\nsyn.file=sha3.hpp\nsyn.file=./shake.h\nsyn.file=./shake.cpp\nsyn.file=vole.h\nsyn.file=vole.cpp\nsyn.file=commit.h\nsyn.file=commit.cpp\nsyn.file=gatebygate.h\nsyn.file=gatebygate.cpp\nsyn.file=fiat_shamir.h\nsyn.file=fiat_shamir.cpp\nsyn.file=endtoend.h\nsyn.file=endtoend.cpp\nsyn.top=GenerateProof\nvivado.flow=impl\nvivado.clock=7ns\ntb.file=tb_e2e.cpp"
   }
  ],
  "cwd": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 17 18:40:02 2025",
 "timestampMillis": "1763422802095",
 "status": {
  "cmdId": "e7feeece-368b-4248-8ba1-1d3cdab8f7bc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805347",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "GenerateProof",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.cpp",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.h",
     "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805348",
 "buildStep": {
  "cmdId": "cdfec972-1e2c-4e76-b4c5-ed1eb96960e1",
  "name": "",
  "logFile": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805348",
 "status": {
  "cmdId": "cdfec972-1e2c-4e76-b4c5-ed1eb96960e1",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805348",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805348",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:40:05 2025",
 "timestampMillis": "1763422805348",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:42:33 2025",
 "timestampMillis": "1763422953964",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:42:33 2025",
 "timestampMillis": "1763422953964",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:42:33 2025",
 "timestampMillis": "1763422953964",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 17 18:42:33 2025",
 "timestampMillis": "1763422953964",
 "status": {
  "cmdId": "cdfec972-1e2c-4e76-b4c5-ed1eb96960e1",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov 17 18:42:34 2025",
 "timestampMillis": "1763422954969",
 "status": {
  "cmdId": "e7feeece-368b-4248-8ba1-1d3cdab8f7bc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:42:35 2025",
 "timestampMillis": "1763422955007",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/reports/v++_compile_hls_component_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov 17 18:42:35 2025",
 "timestampMillis": "1763422955007",
 "report": {
  "path": "/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/reports/.db/v++_compile_hls_component_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
