# Modelling of On-Chip Interconnects using Physical Facbrication Parameters
## Team Members

* Sahith S R
* Iteesha V A
* A Shrikant

## Guides
* Aditya Kulkarni

## Objectives

* Analyzing the Lower metal layers of the On-Chip interconnects using the proposed model.
* Calculating the efficiency and accuracy of the proposed model against the foundry parameters.
* Designing a GUI for displaying the results acquired from the model for any interconnect lengths.

