{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696267861111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696267861121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 02:31:01 2023 " "Processing started: Tue Oct 03 02:31:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696267861121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267861121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca_clk -c rca_clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca_clk -c rca_clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267861121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696267861882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696267861882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267867982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 11 11 " "Found 11 design units, including 11 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _nand2 " "Found entity 1: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "3 _or2 " "Found entity 3: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "4 _inv " "Found entity 4: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267867995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267867995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca32.v 1 1 " "Found 1 design units, including 1 entities, in source file rca32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca32 " "Found entity 1: rca32" {  } { { "rca32.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/rca32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_clk " "Found entity 1: rca_clk" {  } { { "rca_clk.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/rca_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rca_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rca_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rca_clk " "Found entity 1: tb_rca_clk" {  } { { "tb_rca_clk.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/tb_rca_clk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla32 " "Found entity 1: tb_cla32" {  } { { "tb_cla32.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment3/rca_clk/tb_cla32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696267868040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868040 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "cla32 " "Top-level design entity \"cla32\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1696267868084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696267868132 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 02:31:08 2023 " "Processing ended: Tue Oct 03 02:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696267868132 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696267868132 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696267868132 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696267868132 ""}
