print(Verilog_trans(Rho_seed))
# print(Verilog_trans(Rho_Prime_seed))
# print(Verilog_trans(Kata_seed))