$date
  Wed Jun 26 20:33:52 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module c4_tp3_tb $end
$var reg 1 ! c $end
$var reg 1 " b $end
$var reg 1 # a $end
$var reg 1 $ z $end
$scope module dut $end
$var reg 1 % c $end
$var reg 1 & b $end
$var reg 1 ' a $end
$var reg 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#100000000
1#
1'
#200000000
1"
0#
1&
0'
#300000000
1#
1'
#400000000
1!
0"
0#
1$
1%
0&
0'
1(
#500000000
1#
0$
1'
0(
#600000000
1"
0#
1$
1&
0'
1(
#700000000
1#
0$
1'
0(
#800000000
