#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Apr 13 12:45:49 2022
# Process ID: 212144
# Current directory: E:/FPGA/SCRs_SB7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent88256 E:\FPGA\SCRs_SB7\SCRs_AXI.xpr
# Log file: E:/FPGA/SCRs_SB7/vivado.log
# Journal file: E:/FPGA/SCRs_SB7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only E:/FPGA/SCRs_SB7/SCRs_AXI.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivdoProjects/SCRs_SB7' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/FPGA/ip_repo/SCRs_Controller_1.0', nor could it be found using path 'D:/VivdoProjects/ip_repo/SCRs_Controller_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/ip_repo/SCRs_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' is locked for any modification. Locked reason(s):
* Project read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0
design_1_SCRs_Controller_0_1

WARNING: [Project 1-229] Project 'SCRs_AXI.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 832.855 ; gain = 92.484
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:SCRs_Controller:1.0 - SCRs_Controller_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/FPGA/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 917.016 ; gain = 74.184
