const u8 Lynx_UC3B_trans_13MHz_SR44_1k_MasterMode[] = {
//***********************************			
//System clock & DAI config			
0x50, 0x45,
0x51, 0x19,
0x52, 0x1b,
0x53, 0x82, //13->26M 0x81
0x54, 0xaa,
0x6a, 0x80,
0x60, 0x10, //bsw 0x14,
0x61, 0x80, //bsw 0x83,
//Enable charge pump (fixed VDD mode)		
0x37, 0x01,
0x41, 0x81,//0x89,
0x42, 0x00,
0x43, 0x3c,
0x49, 0x19,
0x4a, 0x13,
0x4b, 0x10,
0x4c, 0x0c,
0x4d, 0x08,
0x5c, 0x04,
0x3b, 0x0b,
0x40, 0x8e,
//***************************************			
//Enable DAC to HP path			
0x7d, 0x0c,
0x5b, 0x0f,
0x5e, 0x11,
//***************************************			
//Enable DAC to SPKR (OUT3) and to AUX_OUT (OUT4) path			
//B4	C0	0   //DAC 3 softmute enable
0xb3, 0xdd,
0xb3, 0x99,
0x2c, 0xff,
0x2c, 0xbf,
0x2d, 0xff,
0x2d, 0xbf,
0xb4, 0x40,
0x2e, 0x1f,
0xa4, 0xc0,
0xa3, 0xdd,
0x25, 0x0f,
0x2a, 0x0f,
0x24, 0x90,
0x29, 0x90,
0xa3, 0x99,
0xa4, 0x40,
//enable mic and ADC2 path
0x5b, 0x0f,
0x5d, 0x11,
0x1b, 0xff,
// Seb's ADC startup sequence
0x1a, 0x00,
0x16, 0xff,
0x17, 0xff,
0x1d, 0x00,//0x50,
//E0  8B  0
0x90, 0x0c,
0x94, 0x88,
0x98, 0x0c,
0x9c, 0x88,
0x90, 0x3f,
0x98, 0x3f,
0x16, 0xb5,
0x17, 0xb5,
0x63, 0x80 //I2SA unactive
};
#define Lynx_UC3B_trans_13MHz_SR44_1k_MasterMode_SIZE	(sizeof(Lynx_UC3B_trans_13MHz_SR44_1k_MasterMode)/2)

