Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Test_Ise/lab7/tb_MultiplierRippleAdder_isim_beh.exe -prj D:/Test_Ise/lab7/tb_MultiplierRippleAdder_beh.prj work.tb_MultiplierRippleAdder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Test_Ise/lab7/full_adder.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab7/Ripple_Adder.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab7/Multiplier4x5.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab7/tb_MultiplierRippleAdder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gate_level of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity Ripple_Adder [ripple_adder_default]
Compiling architecture behavorial of entity Multiplier4x5 [multiplier4x5_default]
Compiling architecture behavior of entity tb_multiplierrippleadder
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/Test_Ise/lab7/tb_MultiplierRippleAdder_isim_beh.exe
Fuse Memory Usage: 30576 KB
Fuse CPU Usage: 936 ms
