.id 0xF043C000
.type MODULE
.size 0x200
.name DIFv1
.qemu pmb887x-dif-v1
.descr DIF (Display Interface)

.irq	TX
.irq	RX
.irq	ERR
.irq	UNK

.gpio	SCLK
.gpio	MTSR
.gpio	MRST
.gpio	RS
.gpio	CS
.gpio	RESET

CLC			0x00
	*MOD_CLC

PISEL		0x04	Port Input Select Register
	MRIS	0	1	Master Mode Receive Input Select
	SRIS	1	1	Slave Mode Receive Input Select
	SCIS	2	1	Slave Mode Clock Input Select
	SLSIS	3	3	Slave Mode Slave Select Input Selection
	STIP	8	1	Slave Transmit Idle State Polarity

ID			0x08
	*MOD_ID

CON			0x10	Control Register
# EN=0 (Programing Mode)
	HB		4	1	Heading Bit Control
		LSB=0
		MSB=1
	PH		5	1	Clock Phase Control (CPHA)
		0=0
		1=1
	PO		6	1	Clock Polarity Control (CPOL)
		0=0
		1=1
	LB		7	1	Loop-Back Control
	TEN		8	1	Transmit Error Enable
	REN		9	1	Receive Error Enable
	PEN		10	1	Phase Error Enable
	BEN		11	1	Baud Rate Error Enable
	AREN	12	1	Automatic Reset Enable
	LOCK	13	1	Lock bit for the 8 MSB bits of the Transmist data register
	BM		16	4	Data Width Selection
		1=0
		2=1
		3=2
		4=3
		5=4
		6=5
		7=6
		8=7
		9=8
		10=9
		11=10
		12=11
		13=12
		14=13
		15=14
		16=15
# EN=1 (Operating Mode)
	TE		8	1	Transmit Error Flag
	RE		9	1	Receive Error Flag
	PE		10	1	Phase Error Flag
	BE		11	1	Baud Rate Error Flag
	BSY		12	1	Busy Flag
	BC		16	4	Bit Count Status
# Common flags
	MS		14	1	Master Select
		SLAVE=0
		MASTER=1
	EN		15	1	Enable Bit

BR			0x14	Baud Rate Timer Reload Register
	BR_VALUE	0	16	Baud Rate Timer/Reload Register Value

TB			0x20	Transmit Buffer Register
	TB_VALUE	0	16	Transmit Data Register Value

RB			0x24	Receive Buffer Register
	RB_VALUE	0	16	Receive Data Register Value

RXFCON		0x30	Receive FIFO Control Register
	RXFEN	0	1	Receive FIFO Enable
	RXFLU	1	1	Receive FIFO Flush
	RXTMEN	2	1	Receive FIFO Transparent Mode Enable
	RXFITL	8	6	Receive FIFO Interrupt Trigger Level

TXFCON		0x34
	TXFEN	0	1	Receive FIFO Enable
	TXFLU	1	1	Receive FIFO Flush
	TXTMEN	2	1	Receive FIFO Transparent Mode Enable
	TXFITL	8	6	Receive FIFO Interrupt Trigger Level

FSTAT		0x38
	RXFFL	0	6	Receive FIFO Filling Level
	TXFFL	8	6	Transmit FIFO Filling Level

UNK0		0x40
UNK1		0x44

IMSC		0x48
	TX				0	1	Transmit interrupt mask
	RX				1	1	Receive interrupt mask
	ERR				3	1	Error interrupt mask
	TB				4	1	Transmit buffer interrupt mask

RIS			0x4C
	TX				0	1	Transmit interrupt raw status
	RX				1	1	Receive interrupt raw status
	ERR				2	1	Error interrupt raw status
	TB				3	1	Transmit buffer raw interrupt status

MIS			0x50
	TX				0	1	Transmit interrupt status
	RX				1	1	Receive interrupt status
	ERR				2	1	Error interrupt status
	TB				3	1	Transmit buffer interrupt status

ICR			0x54
	TX				0	1	Transmit interrupt mask
	RX				1	1	Receive interrupt mask
	ERR				2	1	Error interrupt mask
	TB				3	1	Transmit buffer interrupt mask

ISR			0x58
	TX				0	1	Transmit interrupt set
	RX				1	1	Receive interrupt set
	ERR				2	1	Error interrupt set
	TB				3	1	Transmit buffer interrupt set

DMACON		0x5C
	TX				0	1	Transmit DMA Enable. If this bit is set to 1, DMA for the transmit FIFO is enabled
	RX				1	1	Receive DMA Enable. If this bit is set to 1, DMA for the receive FIFO is enabled.

UNK2		0x60

UNK3		0x70

PROG		0x74-0x88

UNK4		0x8C
UNK5		0x90
UNK6		0x94
UNK7		0x98
UNK8		0x9C

