// SPDX-License-Identifier: GPL-2.0-only
/*
 * Google Tensor G6 (malibu) pin controller data
 *
 * The pin, group and function tables are generated from the SoC
 * description by Google's mbu-parser.py.
 *
 * Copyright 2023-2025 Google LLC
 */

#include <linux/array_size.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/platform_device.h>

#include "pinctrl-google.h"

static const struct google_pinctrl_regs mbu_regs = {
	.offsets = {
		[GOOGLE_PIN_PARAM]	= 0x00,
		[GOOGLE_PIN_DMUX]	= 0x04,
		[GOOGLE_PIN_TXDATA]	= 0x08,
		[GOOGLE_PIN_RXDATA]	= 0x1c,
		[GOOGLE_PIN_ISR]	= 0x20,
		[GOOGLE_PIN_ISROVF]	= 0x24,
		[GOOGLE_PIN_IER]	= 0x28,
		[GOOGLE_PIN_IMR]	= 0x2c,
	},
	.pin_stride = 0x1000,
};

GOOGLE_PINS(0);
GOOGLE_PINS(1);
GOOGLE_PINS(2);
GOOGLE_PINS(3);
GOOGLE_PINS(4);
GOOGLE_PINS(5);
GOOGLE_PINS(6);
GOOGLE_PINS(7);
GOOGLE_PINS(8);
GOOGLE_PINS(9);
GOOGLE_PINS(10);
GOOGLE_PINS(11);
GOOGLE_PINS(12);
GOOGLE_PINS(13);
GOOGLE_PINS(14);
GOOGLE_PINS(15);
GOOGLE_PINS(16);
GOOGLE_PINS(17);
GOOGLE_PINS(18);
GOOGLE_PINS(19);
GOOGLE_PINS(20);
GOOGLE_PINS(21);
GOOGLE_PINS(22);
GOOGLE_PINS(23);
GOOGLE_PINS(24);
GOOGLE_PINS(25);
GOOGLE_PINS(26);
GOOGLE_PINS(27);
GOOGLE_PINS(28);
GOOGLE_PINS(29);
GOOGLE_PINS(30);
GOOGLE_PINS(31);
GOOGLE_PINS(32);
GOOGLE_PINS(33);
GOOGLE_PINS(34);
GOOGLE_PINS(35);
GOOGLE_PINS(36);
GOOGLE_PINS(37);
GOOGLE_PINS(38);
GOOGLE_PINS(39);
GOOGLE_PINS(40);
GOOGLE_PINS(41);
GOOGLE_PINS(42);
GOOGLE_PINS(43);
GOOGLE_PINS(44);
GOOGLE_PINS(45);
GOOGLE_PINS(46);
GOOGLE_PINS(47);
GOOGLE_PINS(48);
GOOGLE_PINS(49);
GOOGLE_PINS(50);
GOOGLE_PINS(51);
GOOGLE_PINS(52);
GOOGLE_PINS(53);
GOOGLE_PINS(54);
GOOGLE_PINS(55);
GOOGLE_PINS(56);
GOOGLE_PINS(57);
GOOGLE_PINS(58);
GOOGLE_PINS(59);
GOOGLE_PINS(60);
GOOGLE_PINS(61);
GOOGLE_PINS(62);
GOOGLE_PINS(63);
GOOGLE_PINS(64);
GOOGLE_PINS(65);
GOOGLE_PINS(66);
GOOGLE_PINS(67);
GOOGLE_PINS(68);
GOOGLE_PINS(69);
GOOGLE_PINS(70);
GOOGLE_PINS(71);
GOOGLE_PINS(72);
GOOGLE_PINS(73);
GOOGLE_PINS(74);
GOOGLE_PINS(75);
GOOGLE_PINS(76);
GOOGLE_PINS(77);
GOOGLE_PINS(78);
GOOGLE_PINS(79);
GOOGLE_PINS(80);
GOOGLE_PINS(81);
GOOGLE_PINS(82);
GOOGLE_PINS(83);
GOOGLE_PINS(84);
GOOGLE_PINS(85);
GOOGLE_PINS(86);
GOOGLE_PINS(87);
GOOGLE_PINS(88);
GOOGLE_PINS(89);
GOOGLE_PINS(90);
GOOGLE_PINS(91);
GOOGLE_PINS(92);
GOOGLE_PINS(93);
GOOGLE_PINS(94);
GOOGLE_PINS(95);
GOOGLE_PINS(96);
GOOGLE_PINS(97);
GOOGLE_PINS(98);
GOOGLE_PINS(99);
GOOGLE_PINS(100);
GOOGLE_PINS(101);
GOOGLE_PINS(102);
GOOGLE_PINS(103);
GOOGLE_PINS(104);
GOOGLE_PINS(105);
GOOGLE_PINS(106);
GOOGLE_PINS(107);
GOOGLE_PINS(108);
GOOGLE_PINS(109);
GOOGLE_PINS(110);
GOOGLE_PINS(111);
GOOGLE_PINS(112);
GOOGLE_PINS(113);
GOOGLE_PINS(114);
GOOGLE_PINS(115);
GOOGLE_PINS(116);
GOOGLE_PINS(117);
GOOGLE_PINS(118);
GOOGLE_PINS(119);
GOOGLE_PINS(120);
GOOGLE_PINS(121);
GOOGLE_PINS(122);

static const struct pinctrl_pin_desc google_mbu_pcie[] = {
	PINCTRL_PIN(0, "XPCIE_PCIE0_CLKREQN0"),
	PINCTRL_PIN(1, "XPCIE_PCIE0_PERSTN0"),
	PINCTRL_PIN(2, "XPCIE_PCIE0_CLKREQN1"),
	PINCTRL_PIN(3, "XPCIE_PCIE0_PERSTN1"),
	PINCTRL_PIN(4, "XPCIE_ATB0"),
};

enum google_mbu_pinmux_pcie_functions {
	google_pinmux_pcie_gpio,
	google_pinmux_pcie_pcie0,
	google_pinmux_pcie_atb0,
};

FUNCTION_GROUPS(pcie_gpio, "XPCIE_PCIE0_CLKREQN0", "XPCIE_PCIE0_PERSTN0", "XPCIE_PCIE0_CLKREQN1",
		"XPCIE_PCIE0_PERSTN1");
FUNCTION_GROUPS(pcie_pcie0, "XPCIE_PCIE0_CLKREQN0", "XPCIE_PCIE0_PERSTN0", "XPCIE_PCIE0_CLKREQN1",
		"XPCIE_PCIE0_PERSTN1");
FUNCTION_GROUPS(pcie_atb0, "XPCIE_ATB0");

static const struct google_pingroup google_mbu_pcie_groups[] = {
	PIN_GROUP(0, "XPCIE_PCIE0_CLKREQN0", pcie_gpio, pcie_pcie0, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XPCIE_PCIE0_PERSTN0", pcie_gpio, pcie_pcie0, _, _, _, _, _, _, _),
	PIN_GROUP(2, "XPCIE_PCIE0_CLKREQN1", pcie_gpio, pcie_pcie0, _, _, _, _, _, _, _),
	PIN_GROUP(3, "XPCIE_PCIE0_PERSTN1", pcie_gpio, pcie_pcie0, _, _, _, _, _, _, _),
	PIN_GROUP(4, "XPCIE_ATB0", _, pcie_atb0, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_pcie_functions[] = {
	FUNCTION(pcie_gpio),
	FUNCTION(pcie_pcie0),
	FUNCTION(pcie_atb0),
};

#define MAX_NR_GPIO_PCIE 5

static const struct google_pinctrl_soc_data mbu_pcie_data = {
	.pins = google_mbu_pcie,
	.npins = ARRAY_SIZE(google_mbu_pcie),
	.groups = google_mbu_pcie_groups,
	.ngroups = ARRAY_SIZE(google_mbu_pcie_groups),
	.funcs = google_mbu_pcie_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_pcie_functions),
	.ngpios = MAX_NR_GPIO_PCIE,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_hsios_stby[] = {
	PINCTRL_PIN(0, "XHSIOS_UFS_REFCLK"),
	PINCTRL_PIN(1, "XHSIOS_CLKBUF_1"),
};

enum google_mbu_pinmux_hsios_stby_functions {
	google_pinmux_hsios_stby_ufs,
	google_pinmux_hsios_stby_clkbuf,
};

FUNCTION_GROUPS(hsios_stby_ufs, "XHSIOS_UFS_REFCLK");
FUNCTION_GROUPS(hsios_stby_clkbuf, "XHSIOS_CLKBUF_1");

static const struct google_pingroup google_mbu_hsios_stby_groups[] = {
	PIN_GROUP(0, "XHSIOS_UFS_REFCLK", _, hsios_stby_ufs, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XHSIOS_CLKBUF_1", _, hsios_stby_clkbuf, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_hsios_stby_functions[] = {
	FUNCTION(hsios_stby_ufs),
	FUNCTION(hsios_stby_clkbuf),
};

#define MAX_NR_GPIO_HSIOS_STBY 2

static const struct google_pinctrl_soc_data mbu_hsios_stby_data = {
	.pins = google_mbu_hsios_stby,
	.npins = ARRAY_SIZE(google_mbu_hsios_stby),
	.groups = google_mbu_hsios_stby_groups,
	.ngroups = ARRAY_SIZE(google_mbu_hsios_stby_groups),
	.funcs = google_mbu_hsios_stby_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_hsios_stby_functions),
	.ngpios = MAX_NR_GPIO_HSIOS_STBY,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_hsios[] = {
	PINCTRL_PIN(0, "XHSIOS_UFS_RESETB"),
	PINCTRL_PIN(1, "XHSIOS_GPIO7"),
	PINCTRL_PIN(2, "XHSIOS_GPIO8"),
	PINCTRL_PIN(3, "XHSIOS_GPIO0"),
	PINCTRL_PIN(4, "XHSIOS_GPIO1"),
	PINCTRL_PIN(5, "XHSIOS_GPIO2"),
	PINCTRL_PIN(6, "XHSIOS_GPIO3"),
	PINCTRL_PIN(7, "XHSIOS_GPIO4"),
	PINCTRL_PIN(8, "XHSIOS_UFS_PWR_EN"),
	PINCTRL_PIN(9, "XHSIOS_GPIO5"),
	PINCTRL_PIN(10, "XHSIOS_GPIO6"),
	PINCTRL_PIN(11, "XHSIOS_UFS_LSS"),
	PINCTRL_PIN(12, "XHSIOS_ATB1"),
};

enum google_mbu_pinmux_hsios_functions {
	google_pinmux_hsios_gpio,
	google_pinmux_hsios_sd_data,
	google_pinmux_hsios_sd_cmd,
	google_pinmux_hsios_sd_fbclk,
	google_pinmux_hsios_sd_clk,
	google_pinmux_hsios_ufs,
	google_pinmux_hsios_atb1,
};

FUNCTION_GROUPS(hsios_gpio, "XHSIOS_UFS_RESETB", "XHSIOS_GPIO7", "XHSIOS_GPIO8", "XHSIOS_GPIO0",
		"XHSIOS_GPIO1", "XHSIOS_GPIO2", "XHSIOS_GPIO3", "XHSIOS_GPIO4", "XHSIOS_UFS_PWR_EN",
		"XHSIOS_GPIO5", "XHSIOS_GPIO6", "XHSIOS_UFS_LSS");
FUNCTION_GROUPS(hsios_sd_data, "XHSIOS_GPIO7", "XHSIOS_GPIO8", "XHSIOS_GPIO1", "XHSIOS_GPIO2");
FUNCTION_GROUPS(hsios_sd_cmd, "XHSIOS_GPIO0");
FUNCTION_GROUPS(hsios_sd_fbclk, "XHSIOS_GPIO3");
FUNCTION_GROUPS(hsios_sd_clk, "XHSIOS_GPIO4");
FUNCTION_GROUPS(hsios_ufs, "XHSIOS_UFS_LSS");
FUNCTION_GROUPS(hsios_atb1, "XHSIOS_ATB1");

static const struct google_pingroup google_mbu_hsios_groups[] = {
	PIN_GROUP(0, "XHSIOS_UFS_RESETB", hsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XHSIOS_GPIO7", hsios_gpio, _, hsios_sd_data, _, _, _, _, _, _),
	PIN_GROUP(2, "XHSIOS_GPIO8", hsios_gpio, _, hsios_sd_data, _, _, _, _, _, _),
	PIN_GROUP(3, "XHSIOS_GPIO0", hsios_gpio, _, hsios_sd_cmd, _, _, _, _, _, _),
	PIN_GROUP(4, "XHSIOS_GPIO1", hsios_gpio, _, hsios_sd_data, _, _, _, _, _, _),
	PIN_GROUP(5, "XHSIOS_GPIO2", hsios_gpio, _, hsios_sd_data, _, _, _, _, _, _),
	PIN_GROUP(6, "XHSIOS_GPIO3", hsios_gpio, _, hsios_sd_fbclk, _, _, _, _, _, _),
	PIN_GROUP(7, "XHSIOS_GPIO4", hsios_gpio, _, hsios_sd_clk, _, _, _, _, _, _),
	PIN_GROUP(8, "XHSIOS_UFS_PWR_EN", hsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(9, "XHSIOS_GPIO5", hsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(10, "XHSIOS_GPIO6", hsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(11, "XHSIOS_UFS_LSS", hsios_gpio, hsios_ufs, _, _, _, _, _, _, _),
	PIN_GROUP(12, "XHSIOS_ATB1", _, hsios_atb1, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_hsios_functions[] = {
	FUNCTION(hsios_gpio),
	FUNCTION(hsios_sd_data),
	FUNCTION(hsios_sd_cmd),
	FUNCTION(hsios_sd_fbclk),
	FUNCTION(hsios_sd_clk),
	FUNCTION(hsios_ufs),
	FUNCTION(hsios_atb1),
};

#define MAX_NR_GPIO_HSIOS 13

static const struct google_pinctrl_soc_data mbu_hsios_data = {
	.pins = google_mbu_hsios,
	.npins = ARRAY_SIZE(google_mbu_hsios),
	.groups = google_mbu_hsios_groups,
	.ngroups = ARRAY_SIZE(google_mbu_hsios_groups),
	.funcs = google_mbu_hsios_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_hsios_functions),
	.ngpios = MAX_NR_GPIO_HSIOS,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_aoss_audio[] = {
	PINCTRL_PIN(0, "XAOSS_SC_PDM1_MIC_IN"),
	PINCTRL_PIN(1, "XAOSS_SC_PDM1_MIC_CLK"),
	PINCTRL_PIN(2, "XAOSS_SC_PDM2_MIC_IN"),
	PINCTRL_PIN(3, "XAOSS_SC_PDM2_MIC_CLK"),
	PINCTRL_PIN(4, "XAOSS_SC_PDM3_MIC_IN"),
	PINCTRL_PIN(5, "XAOSS_SC_PDM3_MIC_CLK"),
	PINCTRL_PIN(6, "XAOSS_SC_PDM0_MIC_IN"),
	PINCTRL_PIN(7, "XAOSS_SC_PDM0_MIC_CLK"),
	PINCTRL_PIN(8, "XAOSS_SC_PDM0_FLCKR_IN"),
	PINCTRL_PIN(9, "XAOSS_SC_PDM0_FLCKR_CLK"),
	PINCTRL_PIN(10, "XAOSS_SC_I2S0_BCLK"),
	PINCTRL_PIN(11, "XAOSS_SC_I2S0_WS"),
	PINCTRL_PIN(12, "XAOSS_SC_I2S0_SDO"),
	PINCTRL_PIN(13, "XAOSS_SC_I2S0_SDI"),
	PINCTRL_PIN(14, "XAOSS_SC_TDM0_BCLK"),
	PINCTRL_PIN(15, "XAOSS_SC_TDM0_WS"),
	PINCTRL_PIN(16, "XAOSS_SC_TDM0_SDO"),
	PINCTRL_PIN(17, "XAOSS_SC_TDM0_SDI"),
	PINCTRL_PIN(18, "XAOSS_SC_OUT_MCLK"),
	PINCTRL_PIN(19, "XAOSS_SC_TDM1_BCLK"),
	PINCTRL_PIN(20, "XAOSS_SC_TDM1_WS"),
	PINCTRL_PIN(21, "XAOSS_SC_TDM1_SDO"),
	PINCTRL_PIN(22, "XAOSS_SC_TDM1_SDI"),
	PINCTRL_PIN(23, "XAOSS_SC_I2S1_BCLK"),
	PINCTRL_PIN(24, "XAOSS_SC_I2S1_WS"),
	PINCTRL_PIN(25, "XAOSS_SC_I2S1_SDO"),
	PINCTRL_PIN(26, "XAOSS_SC_I2S1_SDI"),
	PINCTRL_PIN(27, "XAOSS_CPM_IN_STBY_CLK"),
	PINCTRL_PIN(28, "XAOSS_CPM_CLKOUT0"),
	PINCTRL_PIN(29, "XAOSS_CPM_CLKOUT1"),
};

enum google_mbu_pinmux_aoss_audio_functions {
	google_pinmux_aoss_audio_gpio,
	google_pinmux_aoss_audio_pdm1,
	google_pinmux_aoss_audio_pdm2,
	google_pinmux_aoss_audio_pdm3,
	google_pinmux_aoss_audio_pdm0,
	google_pinmux_aoss_audio_i2s0,
	google_pinmux_aoss_audio_tdm0,
	google_pinmux_aoss_audio_out,
	google_pinmux_aoss_audio_tdm1,
	google_pinmux_aoss_audio_sdwire2,
	google_pinmux_aoss_audio_i2s1,
	google_pinmux_aoss_audio_sdwire0,
	google_pinmux_aoss_audio_sdwire1,
	google_pinmux_aoss_audio_stby,
	google_pinmux_aoss_audio_xtal,
};

FUNCTION_GROUPS(aoss_audio_gpio, "XAOSS_SC_PDM1_MIC_IN", "XAOSS_SC_PDM2_MIC_IN",
		"XAOSS_SC_PDM3_MIC_IN", "XAOSS_SC_PDM0_MIC_IN", "XAOSS_SC_PDM0_FLCKR_IN",
		"XAOSS_SC_PDM0_FLCKR_CLK", "XAOSS_SC_I2S0_WS", "XAOSS_SC_I2S0_SDO",
		"XAOSS_SC_I2S0_SDI", "XAOSS_SC_TDM0_WS", "XAOSS_SC_TDM0_SDO", "XAOSS_SC_TDM0_SDI",
		"XAOSS_SC_TDM1_BCLK", "XAOSS_SC_TDM1_WS", "XAOSS_SC_TDM1_SDO", "XAOSS_SC_TDM1_SDI",
		"XAOSS_SC_I2S1_BCLK", "XAOSS_SC_I2S1_WS", "XAOSS_SC_I2S1_SDO", "XAOSS_SC_I2S1_SDI",
		"XAOSS_CPM_CLKOUT0", "XAOSS_CPM_CLKOUT1");
FUNCTION_GROUPS(aoss_audio_pdm1, "XAOSS_SC_PDM1_MIC_IN", "XAOSS_SC_PDM1_MIC_CLK");
FUNCTION_GROUPS(aoss_audio_pdm2, "XAOSS_SC_PDM2_MIC_IN", "XAOSS_SC_PDM2_MIC_CLK");
FUNCTION_GROUPS(aoss_audio_pdm3, "XAOSS_SC_PDM3_MIC_IN", "XAOSS_SC_PDM3_MIC_CLK");
FUNCTION_GROUPS(aoss_audio_pdm0, "XAOSS_SC_PDM0_MIC_IN", "XAOSS_SC_PDM0_MIC_CLK",
		"XAOSS_SC_PDM0_FLCKR_IN", "XAOSS_SC_PDM0_FLCKR_CLK");
FUNCTION_GROUPS(aoss_audio_i2s0, "XAOSS_SC_I2S0_BCLK", "XAOSS_SC_I2S0_WS", "XAOSS_SC_I2S0_SDO",
		"XAOSS_SC_I2S0_SDI");
FUNCTION_GROUPS(aoss_audio_tdm0, "XAOSS_SC_TDM0_BCLK", "XAOSS_SC_TDM0_WS", "XAOSS_SC_TDM0_SDO",
		"XAOSS_SC_TDM0_SDI");
FUNCTION_GROUPS(aoss_audio_out, "XAOSS_SC_OUT_MCLK", "XAOSS_CPM_CLKOUT0", "XAOSS_CPM_CLKOUT1");
FUNCTION_GROUPS(aoss_audio_tdm1, "XAOSS_SC_TDM1_BCLK", "XAOSS_SC_TDM1_WS", "XAOSS_SC_TDM1_SDO",
		"XAOSS_SC_TDM1_SDI");
FUNCTION_GROUPS(aoss_audio_sdwire2, "XAOSS_SC_TDM1_BCLK", "XAOSS_SC_TDM1_WS");
FUNCTION_GROUPS(aoss_audio_i2s1, "XAOSS_SC_I2S1_BCLK", "XAOSS_SC_I2S1_WS", "XAOSS_SC_I2S1_SDO",
		"XAOSS_SC_I2S1_SDI");
FUNCTION_GROUPS(aoss_audio_sdwire0, "XAOSS_SC_I2S1_BCLK", "XAOSS_SC_I2S1_WS");
FUNCTION_GROUPS(aoss_audio_sdwire1, "XAOSS_SC_I2S1_SDO", "XAOSS_SC_I2S1_SDI");
FUNCTION_GROUPS(aoss_audio_stby, "XAOSS_CPM_IN_STBY_CLK");
FUNCTION_GROUPS(aoss_audio_xtal, "XAOSS_CPM_CLKOUT1");

static const struct google_pingroup google_mbu_aoss_audio_groups[] = {
	PIN_GROUP(0, "XAOSS_SC_PDM1_MIC_IN", aoss_audio_gpio, aoss_audio_pdm1, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XAOSS_SC_PDM1_MIC_CLK", _, aoss_audio_pdm1, _, _, _, _, _, _, _),
	PIN_GROUP(2, "XAOSS_SC_PDM2_MIC_IN", aoss_audio_gpio, aoss_audio_pdm2, _, _, _, _, _, _, _),
	PIN_GROUP(3, "XAOSS_SC_PDM2_MIC_CLK", _, aoss_audio_pdm2, _, _, _, _, _, _, _),
	PIN_GROUP(4, "XAOSS_SC_PDM3_MIC_IN", aoss_audio_gpio, aoss_audio_pdm3, _, _, _, _, _, _, _),
	PIN_GROUP(5, "XAOSS_SC_PDM3_MIC_CLK", _, aoss_audio_pdm3, _, _, _, _, _, _, _),
	PIN_GROUP(6, "XAOSS_SC_PDM0_MIC_IN", aoss_audio_gpio, aoss_audio_pdm0, _, _, _, _, _, _, _),
	PIN_GROUP(7, "XAOSS_SC_PDM0_MIC_CLK", _, aoss_audio_pdm0, _, _, _, _, _, _, _),
	PIN_GROUP(8, "XAOSS_SC_PDM0_FLCKR_IN", aoss_audio_gpio, aoss_audio_pdm0, _, _, _, _, _, _,
		  _),
	PIN_GROUP(9, "XAOSS_SC_PDM0_FLCKR_CLK", aoss_audio_gpio, aoss_audio_pdm0, _, _, _, _, _, _,
		  _),
	PIN_GROUP(10, "XAOSS_SC_I2S0_BCLK", _, aoss_audio_i2s0, _, _, _, _, _, _, _),
	PIN_GROUP(11, "XAOSS_SC_I2S0_WS", aoss_audio_gpio, aoss_audio_i2s0, _, _, _, _, _, _, _),
	PIN_GROUP(12, "XAOSS_SC_I2S0_SDO", aoss_audio_gpio, aoss_audio_i2s0, _, _, _, _, _, _, _),
	PIN_GROUP(13, "XAOSS_SC_I2S0_SDI", aoss_audio_gpio, aoss_audio_i2s0, _, _, _, _, _, _, _),
	PIN_GROUP(14, "XAOSS_SC_TDM0_BCLK", _, aoss_audio_tdm0, _, _, _, _, _, _, _),
	PIN_GROUP(15, "XAOSS_SC_TDM0_WS", aoss_audio_gpio, aoss_audio_tdm0, _, _, _, _, _, _, _),
	PIN_GROUP(16, "XAOSS_SC_TDM0_SDO", aoss_audio_gpio, aoss_audio_tdm0, _, _, _, _, _, _, _),
	PIN_GROUP(17, "XAOSS_SC_TDM0_SDI", aoss_audio_gpio, aoss_audio_tdm0, _, _, _, _, _, _, _),
	PIN_GROUP(18, "XAOSS_SC_OUT_MCLK", _, aoss_audio_out, _, _, _, _, _, _, _),
	PIN_GROUP(19, "XAOSS_SC_TDM1_BCLK", aoss_audio_gpio, aoss_audio_tdm1, aoss_audio_sdwire2, _,
		  _, _, _, _, _),
	PIN_GROUP(20, "XAOSS_SC_TDM1_WS", aoss_audio_gpio, aoss_audio_tdm1, aoss_audio_sdwire2, _,
		  _, _, _, _, _),
	PIN_GROUP(21, "XAOSS_SC_TDM1_SDO", aoss_audio_gpio, aoss_audio_tdm1, _, _, _, _, _, _, _),
	PIN_GROUP(22, "XAOSS_SC_TDM1_SDI", aoss_audio_gpio, aoss_audio_tdm1, _, _, _, _, _, _, _),
	PIN_GROUP(23, "XAOSS_SC_I2S1_BCLK", aoss_audio_gpio, aoss_audio_i2s1, aoss_audio_sdwire0, _,
		  _, _, _, _, _),
	PIN_GROUP(24, "XAOSS_SC_I2S1_WS", aoss_audio_gpio, aoss_audio_i2s1, aoss_audio_sdwire0, _,
		  _, _, _, _, _),
	PIN_GROUP(25, "XAOSS_SC_I2S1_SDO", aoss_audio_gpio, aoss_audio_i2s1, aoss_audio_sdwire1, _,
		  _, _, _, _, _),
	PIN_GROUP(26, "XAOSS_SC_I2S1_SDI", aoss_audio_gpio, aoss_audio_i2s1, aoss_audio_sdwire1, _,
		  _, _, _, _, _),
	PIN_GROUP(27, "XAOSS_CPM_IN_STBY_CLK", _, aoss_audio_stby, _, _, _, _, _, _, _),
	PIN_GROUP(28, "XAOSS_CPM_CLKOUT0", aoss_audio_gpio, aoss_audio_out, _, _, _, _, _, _, _),
	PIN_GROUP(29, "XAOSS_CPM_CLKOUT1", aoss_audio_gpio, aoss_audio_out, aoss_audio_xtal, _, _,
		  _, _, _, _),
};

static const struct google_pin_function google_mbu_aoss_audio_functions[] = {
	FUNCTION(aoss_audio_gpio),
	FUNCTION(aoss_audio_pdm1),
	FUNCTION(aoss_audio_pdm2),
	FUNCTION(aoss_audio_pdm3),
	FUNCTION(aoss_audio_pdm0),
	FUNCTION(aoss_audio_i2s0),
	FUNCTION(aoss_audio_tdm0),
	FUNCTION(aoss_audio_out),
	FUNCTION(aoss_audio_tdm1),
	FUNCTION(aoss_audio_sdwire2),
	FUNCTION(aoss_audio_i2s1),
	FUNCTION(aoss_audio_sdwire0),
	FUNCTION(aoss_audio_sdwire1),
	FUNCTION(aoss_audio_stby),
	FUNCTION(aoss_audio_xtal),
};

#define MAX_NR_GPIO_AOSS_AUDIO 30

static const struct google_pinctrl_soc_data mbu_aoss_audio_data = {
	.pins = google_mbu_aoss_audio,
	.npins = ARRAY_SIZE(google_mbu_aoss_audio),
	.groups = google_mbu_aoss_audio_groups,
	.ngroups = ARRAY_SIZE(google_mbu_aoss_audio_groups),
	.funcs = google_mbu_aoss_audio_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_aoss_audio_functions),
	.ngpios = MAX_NR_GPIO_AOSS_AUDIO,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_aoss[] = {
	PINCTRL_PIN(0, "XAOSS_AMB_UART0_RXD"),
	PINCTRL_PIN(1, "XAOSS_AMB_UART0_TXD"),
	PINCTRL_PIN(2, "XAOSS_AMB_UART0_RTSn"),
	PINCTRL_PIN(3, "XAOSS_AMB_UART0_CTSn"),
	PINCTRL_PIN(4, "XAOSS_AMB_UART3_RXD"),
	PINCTRL_PIN(5, "XAOSS_AMB_UART3_TXD"),
	PINCTRL_PIN(6, "XAOSS_AMB_UART3_RTSn"),
	PINCTRL_PIN(7, "XAOSS_AMB_UART3_CTSn"),
	PINCTRL_PIN(8, "XAOSS_AMB_SPI0_SCLK"),
	PINCTRL_PIN(9, "XAOSS_AMB_SPI0_MOSI"),
	PINCTRL_PIN(10, "XAOSS_AMB_SPI0_MISO"),
	PINCTRL_PIN(11, "XAOSS_AMB_SPI0_CSn"),
	PINCTRL_PIN(12, "XAOSS_AMB_SPI1_SCLK"),
	PINCTRL_PIN(13, "XAOSS_AMB_SPI1_MOSI"),
	PINCTRL_PIN(14, "XAOSS_AMB_SPI1_MISO"),
	PINCTRL_PIN(15, "XAOSS_AMB_SPI1_CSn"),
	PINCTRL_PIN(16, "XAOSS_AMB_SPI4_SCLK"),
	PINCTRL_PIN(17, "XAOSS_AMB_SPI4_MOSI"),
	PINCTRL_PIN(18, "XAOSS_AMB_SPI4_MISO"),
	PINCTRL_PIN(19, "XAOSS_AMB_SPI4_CSn"),
	PINCTRL_PIN(20, "XAOSS_AMB_SPI3_SCLK"),
	PINCTRL_PIN(21, "XAOSS_AMB_SPI3_MOSI"),
	PINCTRL_PIN(22, "XAOSS_AMB_SPI3_MISO"),
	PINCTRL_PIN(23, "XAOSS_AMB_SPI3_CSn"),
	PINCTRL_PIN(24, "XAOSS_AMB_SPI2_SCLK"),
	PINCTRL_PIN(25, "XAOSS_AMB_SPI2_MOSI"),
	PINCTRL_PIN(26, "XAOSS_AMB_SPI2_MISO"),
	PINCTRL_PIN(27, "XAOSS_AMB_SPI2_CSn"),
	PINCTRL_PIN(28, "XAOSS_AMB_UART1_RXD"),
	PINCTRL_PIN(29, "XAOSS_AMB_UART1_TXD"),
	PINCTRL_PIN(30, "XAOSS_AMB_UART1_RTSn"),
	PINCTRL_PIN(31, "XAOSS_AMB_UART1_CTSn"),
	PINCTRL_PIN(32, "XAOSS_AMB_UART4_RXD"),
	PINCTRL_PIN(33, "XAOSS_AMB_UART4_TXD"),
	PINCTRL_PIN(34, "XAOSS_AMB_UART4_RTSn"),
	PINCTRL_PIN(35, "XAOSS_AMB_UART4_CTSn"),
	PINCTRL_PIN(36, "XAOSS_AMB_SPI5_SCLK"),
	PINCTRL_PIN(37, "XAOSS_AMB_SPI5_MOSI"),
	PINCTRL_PIN(38, "XAOSS_AMB_SPI5_MISO"),
	PINCTRL_PIN(39, "XAOSS_AMB_SPI5_CSn"),
	PINCTRL_PIN(40, "XAOSS_SC_GPIO0"),
	PINCTRL_PIN(41, "XAOSS_SC_GPIO1"),
	PINCTRL_PIN(42, "XAOSS_SC_GPIO2"),
	PINCTRL_PIN(43, "XAOSS_SC_GPIO3"),
	PINCTRL_PIN(44, "XAOSS_SC_GPIO4"),
	PINCTRL_PIN(45, "XAOSS_SC_GPIO5"),
	PINCTRL_PIN(46, "XAOSS_SC_GPIO6"),
	PINCTRL_PIN(47, "XAOSS_SC_GPIO7"),
	PINCTRL_PIN(48, "XAOSS_SC_GPIO8"),
	PINCTRL_PIN(49, "XAOSS_SC_GPIO9"),
	PINCTRL_PIN(50, "XAOSS_SC_GPIO10"),
	PINCTRL_PIN(51, "XAOSS_SC_GPIO11"),
	PINCTRL_PIN(52, "XAOSS_SC_I2C0_SCL"),
	PINCTRL_PIN(53, "XAOSS_SC_I2C0_SDA"),
	PINCTRL_PIN(54, "XAOSS_SC_GPIO12"),
	PINCTRL_PIN(55, "XAOSS_SC_GPIO13"),
	PINCTRL_PIN(56, "XAOSS_SC_I3C0_SCL"),
	PINCTRL_PIN(57, "XAOSS_SC_I3C0_SDA"),
	PINCTRL_PIN(58, "XAOSS_SC_I3C1_SCL"),
	PINCTRL_PIN(59, "XAOSS_SC_I3C1_SDA"),
	PINCTRL_PIN(60, "XAOSS_SC_SPI6_SCLK"),
	PINCTRL_PIN(61, "XAOSS_SC_SPI6_MOSI"),
	PINCTRL_PIN(62, "XAOSS_SC_SPI6_MISO"),
	PINCTRL_PIN(63, "XAOSS_SC_SPI6_CSn"),
	PINCTRL_PIN(64, "XAOSS_SC_I2C3_SCL"),
	PINCTRL_PIN(65, "XAOSS_SC_I2C3_SDA"),
	PINCTRL_PIN(66, "XAOSS_CPM_PWR_REQ"),
	PINCTRL_PIN(67, "XAOSS_CPM_XnRESET"),
	PINCTRL_PIN(68, "XAOSS_CPM_XnWRESET"),
	PINCTRL_PIN(69, "XAOSS_CPM_XnRESET_OUT"),
	PINCTRL_PIN(70, "XAOSS_CPM_SPMI0_SCLK"),
	PINCTRL_PIN(71, "XAOSS_CPM_SPMI0_SDATA"),
	PINCTRL_PIN(72, "XAOSS_CPM_PRE_UVLO"),
	PINCTRL_PIN(73, "XAOSS_CPM_PRE_OCP_TPU"),
	PINCTRL_PIN(74, "XAOSS_CPM_GPIO0"),
	PINCTRL_PIN(75, "XAOSS_CPM_GPIO1"),
	PINCTRL_PIN(76, "XAOSS_CPM_SOFT_PRE_OCP_TPU"),
	PINCTRL_PIN(77, "XAOSS_CPM_PRE_OCP_CPU1"),
	PINCTRL_PIN(78, "XAOSS_CPM_PRE_OCP_CPU2"),
	PINCTRL_PIN(79, "XAOSS_CPM_SOFT_PRE_OCP_CPU1"),
	PINCTRL_PIN(80, "XAOSS_CPM_GPIO2"),
	PINCTRL_PIN(81, "XAOSS_CPM_GPIO3"),
	PINCTRL_PIN(82, "XAOSS_CPM_CLKOUT0_EN"),
	PINCTRL_PIN(83, "XAOSS_CPM_CLKOUT1_EN"),
	PINCTRL_PIN(84, "XAOSS_CPM_GPIO4"),
	PINCTRL_PIN(85, "XAOSS_CPM_GPIO5"),
	PINCTRL_PIN(86, "XAOSS_CPM_GPIO6"),
	PINCTRL_PIN(87, "XAOSS_CPM_M0_BOOT_SEL"),
	PINCTRL_PIN(88, "XAOSS_CPM_OTP_EMU_MODE"),
	PINCTRL_PIN(89, "XAOSS_CPM_GPIO7"),
	PINCTRL_PIN(90, "XAOSS_CPM_GPIO8"),
	PINCTRL_PIN(91, "XAOSS_CPM_GPIO9"),
	PINCTRL_PIN(92, "XAOSS_CPM_VDROOP1"),
	PINCTRL_PIN(93, "XAOSS_CPM_VDROOP2"),
	PINCTRL_PIN(94, "XAOSS_CPM_I2C0_SCL"),
	PINCTRL_PIN(95, "XAOSS_CPM_I2C0_SDA"),
	PINCTRL_PIN(96, "XAOSS_CPM_GPIO10"),
	PINCTRL_PIN(97, "XAOSS_CPM_GPIO11"),
	PINCTRL_PIN(98, "XAOSS_CPM_GPIO17"),
	PINCTRL_PIN(99, "XAOSS_CPM_SRC_OPT0"),
	PINCTRL_PIN(100, "XAOSS_CPM_SRC_OPT1"),
	PINCTRL_PIN(101, "XAOSS_CPM_SRC_OPT2"),
	PINCTRL_PIN(102, "XAOSS_SC_I2C2_SCL"),
	PINCTRL_PIN(103, "XAOSS_SC_I2C2_SDA"),
	PINCTRL_PIN(104, "XAOSS_SC_I2C4_SCL"),
	PINCTRL_PIN(105, "XAOSS_SC_I2C4_SDA"),
	PINCTRL_PIN(106, "XAOSS_AMB_SPI7_SCLK"),
	PINCTRL_PIN(107, "XAOSS_AMB_SPI7_MOSI"),
	PINCTRL_PIN(108, "XAOSS_AMB_SPI7_MISO"),
	PINCTRL_PIN(109, "XAOSS_AMB_SPI7_CSn"),
	PINCTRL_PIN(110, "XAOSS_CPM_SPI0_SCLK"),
	PINCTRL_PIN(111, "XAOSS_CPM_SPI0_MOSI"),
	PINCTRL_PIN(112, "XAOSS_CPM_SPI0_MISO"),
	PINCTRL_PIN(113, "XAOSS_CPM_SPI0_CSn"),
	PINCTRL_PIN(114, "XAOSS_CPM_GPI0"),
	PINCTRL_PIN(115, "XAOSS_CPM_CLKBUF_ON"),
	PINCTRL_PIN(116, "XAOSS_CPM_XOM_0"),
	PINCTRL_PIN(117, "XAOSS_CPM_GPI1"),
	PINCTRL_PIN(118, "XAOSS_CPM_GPIO12"),
	PINCTRL_PIN(119, "XAOSS_CPM_GPIO13"),
	PINCTRL_PIN(120, "XAOSS_CPM_GPIO14"),
	PINCTRL_PIN(121, "XAOSS_CPM_GPIO15"),
	PINCTRL_PIN(122, "XAOSS_CPM_GPIO16"),
};

enum google_mbu_pinmux_aoss_functions {
	google_pinmux_aoss_gpio,
	google_pinmux_aoss_uart0,
	google_pinmux_aoss_uart3,
	google_pinmux_aoss_spi0,
	google_pinmux_aoss_spi1,
	google_pinmux_aoss_spi4,
	google_pinmux_aoss_i3c3,
	google_pinmux_aoss_spi3,
	google_pinmux_aoss_i3c2,
	google_pinmux_aoss_spi2,
	google_pinmux_aoss_uart1,
	google_pinmux_aoss_uart4,
	google_pinmux_aoss_uart7,
	google_pinmux_aoss_uart5,
	google_pinmux_aoss_spi5,
	google_pinmux_aoss_i2c0,
	google_pinmux_aoss_uart2,
	google_pinmux_aoss_uart6,
	google_pinmux_aoss_i3c0,
	google_pinmux_aoss_i2c1,
	google_pinmux_aoss_i3c1,
	google_pinmux_aoss_spi6,
	google_pinmux_aoss_i3c6,
	google_pinmux_aoss_i2c3,
	google_pinmux_aoss_cpm,
	google_pinmux_aoss_i2c2,
	google_pinmux_aoss_i3c5,
	google_pinmux_aoss_i2c4,
	google_pinmux_aoss_i3c4,
	google_pinmux_aoss_spi7,
	google_pinmux_aoss_i3c7,
	google_pinmux_aoss_i2c5,
};

FUNCTION_GROUPS(aoss_gpio, "XAOSS_AMB_UART0_RXD", "XAOSS_AMB_UART0_TXD", "XAOSS_AMB_UART0_RTSn",
		"XAOSS_AMB_UART0_CTSn", "XAOSS_AMB_UART3_RXD", "XAOSS_AMB_UART3_TXD",
		"XAOSS_AMB_UART3_RTSn", "XAOSS_AMB_UART3_CTSn", "XAOSS_AMB_SPI0_SCLK",
		"XAOSS_AMB_SPI0_MOSI", "XAOSS_AMB_SPI0_MISO", "XAOSS_AMB_SPI0_CSn",
		"XAOSS_AMB_SPI1_SCLK", "XAOSS_AMB_SPI1_MOSI", "XAOSS_AMB_SPI1_MISO",
		"XAOSS_AMB_SPI1_CSn", "XAOSS_AMB_SPI4_SCLK", "XAOSS_AMB_SPI4_MOSI",
		"XAOSS_AMB_SPI4_MISO", "XAOSS_AMB_SPI4_CSn", "XAOSS_AMB_SPI3_SCLK",
		"XAOSS_AMB_SPI3_MOSI", "XAOSS_AMB_SPI3_MISO", "XAOSS_AMB_SPI3_CSn",
		"XAOSS_AMB_SPI2_SCLK", "XAOSS_AMB_SPI2_MOSI", "XAOSS_AMB_SPI2_MISO",
		"XAOSS_AMB_SPI2_CSn", "XAOSS_AMB_UART1_RXD", "XAOSS_AMB_UART1_TXD",
		"XAOSS_AMB_UART1_RTSn", "XAOSS_AMB_UART1_CTSn", "XAOSS_AMB_UART4_RXD",
		"XAOSS_AMB_UART4_TXD", "XAOSS_AMB_UART4_RTSn", "XAOSS_AMB_UART4_CTSn",
		"XAOSS_AMB_SPI5_SCLK", "XAOSS_AMB_SPI5_MOSI", "XAOSS_AMB_SPI5_MISO",
		"XAOSS_AMB_SPI5_CSn", "XAOSS_SC_GPIO0", "XAOSS_SC_GPIO1", "XAOSS_SC_GPIO2",
		"XAOSS_SC_GPIO3", "XAOSS_SC_GPIO4", "XAOSS_SC_GPIO5", "XAOSS_SC_GPIO6",
		"XAOSS_SC_GPIO7", "XAOSS_SC_GPIO8", "XAOSS_SC_GPIO9", "XAOSS_SC_GPIO10",
		"XAOSS_SC_GPIO11", "XAOSS_SC_I2C0_SCL", "XAOSS_SC_I2C0_SDA", "XAOSS_SC_GPIO12",
		"XAOSS_SC_GPIO13", "XAOSS_SC_I3C0_SCL", "XAOSS_SC_I3C0_SDA", "XAOSS_SC_I3C1_SCL",
		"XAOSS_SC_I3C1_SDA", "XAOSS_SC_SPI6_SCLK", "XAOSS_SC_SPI6_MOSI",
		"XAOSS_SC_SPI6_MISO", "XAOSS_SC_SPI6_CSn", "XAOSS_SC_I2C3_SCL", "XAOSS_SC_I2C3_SDA",
		"XAOSS_CPM_SPMI0_SCLK", "XAOSS_CPM_SPMI0_SDATA", "XAOSS_CPM_PRE_UVLO",
		"XAOSS_CPM_PRE_OCP_TPU", "XAOSS_CPM_GPIO0", "XAOSS_CPM_GPIO1",
		"XAOSS_CPM_SOFT_PRE_OCP_TPU", "XAOSS_CPM_PRE_OCP_CPU1", "XAOSS_CPM_PRE_OCP_CPU2",
		"XAOSS_CPM_SOFT_PRE_OCP_CPU1", "XAOSS_CPM_GPIO2", "XAOSS_CPM_GPIO3",
		"XAOSS_CPM_CLKOUT0_EN", "XAOSS_CPM_CLKOUT1_EN", "XAOSS_CPM_GPIO4",
		"XAOSS_CPM_GPIO5", "XAOSS_CPM_GPIO6", "XAOSS_CPM_M0_BOOT_SEL",
		"XAOSS_CPM_OTP_EMU_MODE", "XAOSS_CPM_GPIO7", "XAOSS_CPM_GPIO8", "XAOSS_CPM_GPIO9",
		"XAOSS_CPM_VDROOP1", "XAOSS_CPM_VDROOP2", "XAOSS_CPM_I2C0_SCL",
		"XAOSS_CPM_I2C0_SDA", "XAOSS_CPM_GPIO10", "XAOSS_CPM_GPIO11", "XAOSS_CPM_GPIO17",
		"XAOSS_CPM_SRC_OPT0", "XAOSS_CPM_SRC_OPT1", "XAOSS_CPM_SRC_OPT2",
		"XAOSS_SC_I2C2_SCL", "XAOSS_SC_I2C2_SDA", "XAOSS_SC_I2C4_SCL", "XAOSS_SC_I2C4_SDA",
		"XAOSS_AMB_SPI7_SCLK", "XAOSS_AMB_SPI7_MOSI", "XAOSS_AMB_SPI7_MISO",
		"XAOSS_AMB_SPI7_CSn", "XAOSS_CPM_SPI0_SCLK", "XAOSS_CPM_SPI0_MOSI",
		"XAOSS_CPM_SPI0_MISO", "XAOSS_CPM_SPI0_CSn", "XAOSS_CPM_GPI0",
		"XAOSS_CPM_CLKBUF_ON", "XAOSS_CPM_XOM_0", "XAOSS_CPM_GPI1", "XAOSS_CPM_GPIO12",
		"XAOSS_CPM_GPIO13", "XAOSS_CPM_GPIO14", "XAOSS_CPM_GPIO15", "XAOSS_CPM_GPIO16");
FUNCTION_GROUPS(aoss_uart0, "XAOSS_AMB_UART0_RXD", "XAOSS_AMB_UART0_TXD", "XAOSS_AMB_UART0_RTSn",
		"XAOSS_AMB_UART0_CTSn", "XAOSS_CPM_GPIO5", "XAOSS_CPM_GPIO6");
FUNCTION_GROUPS(aoss_uart3, "XAOSS_AMB_UART3_RXD", "XAOSS_AMB_UART3_TXD", "XAOSS_AMB_UART3_RTSn",
		"XAOSS_AMB_UART3_CTSn");
FUNCTION_GROUPS(aoss_spi0, "XAOSS_AMB_SPI0_SCLK", "XAOSS_AMB_SPI0_MOSI", "XAOSS_AMB_SPI0_MISO",
		"XAOSS_AMB_SPI0_CSn", "XAOSS_AMB_SPI7_SCLK", "XAOSS_AMB_SPI7_MOSI",
		"XAOSS_AMB_SPI7_MISO", "XAOSS_AMB_SPI7_CSn", "XAOSS_CPM_SPI0_SCLK",
		"XAOSS_CPM_SPI0_MOSI", "XAOSS_CPM_SPI0_MISO", "XAOSS_CPM_SPI0_CSn");
FUNCTION_GROUPS(aoss_spi1, "XAOSS_AMB_SPI1_SCLK", "XAOSS_AMB_SPI1_MOSI", "XAOSS_AMB_SPI1_MISO",
		"XAOSS_AMB_SPI1_CSn", "XAOSS_AMB_SPI4_MOSI", "XAOSS_AMB_SPI4_MISO",
		"XAOSS_AMB_SPI4_CSn", "XAOSS_AMB_UART4_RTSn", "XAOSS_AMB_UART4_CTSn",
		"XAOSS_SC_SPI6_SCLK", "XAOSS_SC_SPI6_MOSI", "XAOSS_SC_SPI6_MISO",
		"XAOSS_SC_SPI6_CSn", "XAOSS_SC_I2C3_SCL", "XAOSS_SC_I2C3_SDA", "XAOSS_CPM_GPIO5",
		"XAOSS_CPM_GPIO6", "XAOSS_CPM_GPIO9");
FUNCTION_GROUPS(aoss_spi4, "XAOSS_AMB_SPI4_SCLK", "XAOSS_AMB_SPI4_MOSI", "XAOSS_AMB_SPI4_MISO",
		"XAOSS_AMB_SPI4_CSn");
FUNCTION_GROUPS(aoss_i3c3, "XAOSS_AMB_SPI3_SCLK", "XAOSS_AMB_SPI3_MOSI");
FUNCTION_GROUPS(aoss_spi3, "XAOSS_AMB_SPI3_SCLK", "XAOSS_AMB_SPI3_MOSI", "XAOSS_AMB_SPI3_MISO",
		"XAOSS_AMB_SPI3_CSn");
FUNCTION_GROUPS(aoss_i3c2, "XAOSS_AMB_SPI2_SCLK", "XAOSS_AMB_SPI2_MOSI");
FUNCTION_GROUPS(aoss_spi2, "XAOSS_AMB_SPI2_SCLK", "XAOSS_AMB_SPI2_MOSI", "XAOSS_AMB_SPI2_MISO",
		"XAOSS_AMB_SPI2_CSn");
FUNCTION_GROUPS(aoss_uart1, "XAOSS_AMB_UART1_RXD", "XAOSS_AMB_UART1_TXD", "XAOSS_AMB_UART1_RTSn",
		"XAOSS_AMB_UART1_CTSn", "XAOSS_CPM_GPIO6");
FUNCTION_GROUPS(aoss_uart4, "XAOSS_AMB_UART4_RXD", "XAOSS_AMB_UART4_TXD", "XAOSS_AMB_UART4_RTSn",
		"XAOSS_AMB_UART4_CTSn");
FUNCTION_GROUPS(aoss_uart7, "XAOSS_AMB_UART4_RTSn", "XAOSS_AMB_UART4_CTSn", "XAOSS_SC_I2C0_SCL",
		"XAOSS_SC_I2C0_SDA");
FUNCTION_GROUPS(aoss_uart5, "XAOSS_AMB_SPI5_SCLK", "XAOSS_AMB_SPI5_MOSI", "XAOSS_AMB_SPI5_MISO",
		"XAOSS_AMB_SPI5_CSn");
FUNCTION_GROUPS(aoss_spi5, "XAOSS_AMB_SPI5_SCLK", "XAOSS_AMB_SPI5_MOSI", "XAOSS_AMB_SPI5_MISO",
		"XAOSS_AMB_SPI5_CSn");
FUNCTION_GROUPS(aoss_i2c0, "XAOSS_SC_I2C0_SCL", "XAOSS_SC_I2C0_SDA", "XAOSS_CPM_I2C0_SCL",
		"XAOSS_CPM_I2C0_SDA");
FUNCTION_GROUPS(aoss_uart2, "XAOSS_SC_I2C0_SCL", "XAOSS_SC_I2C0_SDA");
FUNCTION_GROUPS(aoss_uart6, "XAOSS_SC_I2C0_SCL", "XAOSS_SC_I2C0_SDA", "XAOSS_SC_I2C3_SCL",
		"XAOSS_SC_I2C3_SDA");
FUNCTION_GROUPS(aoss_i3c0, "XAOSS_SC_I3C0_SCL", "XAOSS_SC_I3C0_SDA");
FUNCTION_GROUPS(aoss_i2c1, "XAOSS_SC_I3C1_SCL", "XAOSS_SC_I3C1_SDA");
FUNCTION_GROUPS(aoss_i3c1, "XAOSS_SC_I3C1_SCL", "XAOSS_SC_I3C1_SDA");
FUNCTION_GROUPS(aoss_spi6, "XAOSS_SC_SPI6_SCLK", "XAOSS_SC_SPI6_MOSI", "XAOSS_SC_SPI6_MISO",
		"XAOSS_SC_SPI6_CSn");
FUNCTION_GROUPS(aoss_i3c6, "XAOSS_SC_SPI6_SCLK", "XAOSS_SC_SPI6_MOSI", "XAOSS_CPM_SPMI0_SCLK",
		"XAOSS_CPM_SPMI0_SDATA");
FUNCTION_GROUPS(aoss_i2c3, "XAOSS_SC_I2C3_SCL", "XAOSS_SC_I2C3_SDA");
FUNCTION_GROUPS(aoss_cpm, "XAOSS_CPM_PWR_REQ", "XAOSS_CPM_XnRESET", "XAOSS_CPM_XnWRESET",
		"XAOSS_CPM_XnRESET_OUT", "XAOSS_CPM_SPMI0_SCLK", "XAOSS_CPM_SPMI0_SDATA",
		"XAOSS_CPM_PRE_UVLO", "XAOSS_CPM_PRE_OCP_TPU", "XAOSS_CPM_GPIO0",
		"XAOSS_CPM_SOFT_PRE_OCP_TPU", "XAOSS_CPM_PRE_OCP_CPU1", "XAOSS_CPM_PRE_OCP_CPU2",
		"XAOSS_CPM_SOFT_PRE_OCP_CPU1", "XAOSS_CPM_GPIO2", "XAOSS_CPM_CLKOUT0_EN",
		"XAOSS_CPM_CLKOUT1_EN", "XAOSS_CPM_M0_BOOT_SEL", "XAOSS_CPM_OTP_EMU_MODE",
		"XAOSS_CPM_GPIO8", "XAOSS_CPM_GPIO9", "XAOSS_CPM_VDROOP1", "XAOSS_CPM_VDROOP2",
		"XAOSS_CPM_I2C0_SCL", "XAOSS_CPM_I2C0_SDA", "XAOSS_CPM_SRC_OPT0",
		"XAOSS_CPM_SRC_OPT1", "XAOSS_CPM_SRC_OPT2", "XAOSS_CPM_CLKBUF_ON",
		"XAOSS_CPM_XOM_0", "XAOSS_CPM_GPIO15");
FUNCTION_GROUPS(aoss_i2c2, "XAOSS_SC_I2C2_SCL", "XAOSS_SC_I2C2_SDA");
FUNCTION_GROUPS(aoss_i3c5, "XAOSS_SC_I2C2_SCL", "XAOSS_SC_I2C2_SDA");
FUNCTION_GROUPS(aoss_i2c4, "XAOSS_SC_I2C4_SCL", "XAOSS_SC_I2C4_SDA");
FUNCTION_GROUPS(aoss_i3c4, "XAOSS_SC_I2C4_SCL", "XAOSS_SC_I2C4_SDA");
FUNCTION_GROUPS(aoss_spi7, "XAOSS_AMB_SPI7_SCLK", "XAOSS_AMB_SPI7_MOSI", "XAOSS_AMB_SPI7_MISO",
		"XAOSS_AMB_SPI7_CSn");
FUNCTION_GROUPS(aoss_i3c7, "XAOSS_AMB_SPI7_SCLK", "XAOSS_AMB_SPI7_MOSI");
FUNCTION_GROUPS(aoss_i2c5, "XAOSS_AMB_SPI7_MISO", "XAOSS_AMB_SPI7_CSn");

static const struct google_pingroup google_mbu_aoss_groups[] = {
	PIN_GROUP(0, "XAOSS_AMB_UART0_RXD", aoss_gpio, aoss_uart0, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XAOSS_AMB_UART0_TXD", aoss_gpio, aoss_uart0, _, _, _, _, _, _, _),
	PIN_GROUP(2, "XAOSS_AMB_UART0_RTSn", aoss_gpio, aoss_uart0, _, _, _, _, _, _, _),
	PIN_GROUP(3, "XAOSS_AMB_UART0_CTSn", aoss_gpio, aoss_uart0, _, _, _, _, _, _, _),
	PIN_GROUP(4, "XAOSS_AMB_UART3_RXD", aoss_gpio, aoss_uart3, _, _, _, _, _, _, _),
	PIN_GROUP(5, "XAOSS_AMB_UART3_TXD", aoss_gpio, aoss_uart3, _, _, _, _, _, _, _),
	PIN_GROUP(6, "XAOSS_AMB_UART3_RTSn", aoss_gpio, aoss_uart3, _, _, _, _, _, _, _),
	PIN_GROUP(7, "XAOSS_AMB_UART3_CTSn", aoss_gpio, aoss_uart3, _, _, _, _, _, _, _),
	PIN_GROUP(8, "XAOSS_AMB_SPI0_SCLK", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(9, "XAOSS_AMB_SPI0_MOSI", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(10, "XAOSS_AMB_SPI0_MISO", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(11, "XAOSS_AMB_SPI0_CSn", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(12, "XAOSS_AMB_SPI1_SCLK", aoss_gpio, _, aoss_spi1, _, _, _, _, _, _),
	PIN_GROUP(13, "XAOSS_AMB_SPI1_MOSI", aoss_gpio, _, aoss_spi1, _, _, _, _, _, _),
	PIN_GROUP(14, "XAOSS_AMB_SPI1_MISO", aoss_gpio, _, aoss_spi1, _, _, _, _, _, _),
	PIN_GROUP(15, "XAOSS_AMB_SPI1_CSn", aoss_gpio, _, aoss_spi1, _, _, _, _, _, _),
	PIN_GROUP(16, "XAOSS_AMB_SPI4_SCLK", aoss_gpio, _, aoss_spi4, _, _, _, _, _, _),
	PIN_GROUP(17, "XAOSS_AMB_SPI4_MOSI", aoss_gpio, _, aoss_spi4, aoss_spi1, _, _, _, _, _),
	PIN_GROUP(18, "XAOSS_AMB_SPI4_MISO", aoss_gpio, _, aoss_spi4, aoss_spi1, _, _, _, _, _),
	PIN_GROUP(19, "XAOSS_AMB_SPI4_CSn", aoss_gpio, _, aoss_spi4, aoss_spi1, _, _, _, _, _),
	PIN_GROUP(20, "XAOSS_AMB_SPI3_SCLK", aoss_gpio, aoss_i3c3, aoss_spi3, _, _, _, _, _, _),
	PIN_GROUP(21, "XAOSS_AMB_SPI3_MOSI", aoss_gpio, aoss_i3c3, aoss_spi3, _, _, _, _, _, _),
	PIN_GROUP(22, "XAOSS_AMB_SPI3_MISO", aoss_gpio, _, aoss_spi3, _, _, _, _, _, _),
	PIN_GROUP(23, "XAOSS_AMB_SPI3_CSn", aoss_gpio, _, aoss_spi3, _, _, _, _, _, _),
	PIN_GROUP(24, "XAOSS_AMB_SPI2_SCLK", aoss_gpio, aoss_i3c2, aoss_spi2, _, _, _, _, _, _),
	PIN_GROUP(25, "XAOSS_AMB_SPI2_MOSI", aoss_gpio, aoss_i3c2, aoss_spi2, _, _, _, _, _, _),
	PIN_GROUP(26, "XAOSS_AMB_SPI2_MISO", aoss_gpio, _, aoss_spi2, _, _, _, _, _, _),
	PIN_GROUP(27, "XAOSS_AMB_SPI2_CSn", aoss_gpio, _, aoss_spi2, _, _, _, _, _, _),
	PIN_GROUP(28, "XAOSS_AMB_UART1_RXD", aoss_gpio, aoss_uart1, _, _, _, _, _, _, _),
	PIN_GROUP(29, "XAOSS_AMB_UART1_TXD", aoss_gpio, aoss_uart1, _, _, _, _, _, _, _),
	PIN_GROUP(30, "XAOSS_AMB_UART1_RTSn", aoss_gpio, aoss_uart1, _, _, _, _, _, _, _),
	PIN_GROUP(31, "XAOSS_AMB_UART1_CTSn", aoss_gpio, aoss_uart1, _, _, _, _, _, _, _),
	PIN_GROUP(32, "XAOSS_AMB_UART4_RXD", aoss_gpio, aoss_uart4, _, _, _, _, _, _, _),
	PIN_GROUP(33, "XAOSS_AMB_UART4_TXD", aoss_gpio, aoss_uart4, _, _, _, _, _, _, _),
	PIN_GROUP(34, "XAOSS_AMB_UART4_RTSn", aoss_gpio, aoss_uart4, aoss_uart7, aoss_spi1, _, _, _,
		  _, _),
	PIN_GROUP(35, "XAOSS_AMB_UART4_CTSn", aoss_gpio, aoss_uart4, aoss_uart7, aoss_spi1, _, _, _,
		  _, _),
	PIN_GROUP(36, "XAOSS_AMB_SPI5_SCLK", aoss_gpio, aoss_uart5, aoss_spi5, _, _, _, _, _, _),
	PIN_GROUP(37, "XAOSS_AMB_SPI5_MOSI", aoss_gpio, aoss_uart5, aoss_spi5, _, _, _, _, _, _),
	PIN_GROUP(38, "XAOSS_AMB_SPI5_MISO", aoss_gpio, aoss_uart5, aoss_spi5, _, _, _, _, _, _),
	PIN_GROUP(39, "XAOSS_AMB_SPI5_CSn", aoss_gpio, aoss_uart5, aoss_spi5, _, _, _, _, _, _),
	PIN_GROUP(40, "XAOSS_SC_GPIO0", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(41, "XAOSS_SC_GPIO1", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(42, "XAOSS_SC_GPIO2", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(43, "XAOSS_SC_GPIO3", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(44, "XAOSS_SC_GPIO4", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(45, "XAOSS_SC_GPIO5", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(46, "XAOSS_SC_GPIO6", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(47, "XAOSS_SC_GPIO7", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(48, "XAOSS_SC_GPIO8", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(49, "XAOSS_SC_GPIO9", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(50, "XAOSS_SC_GPIO10", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(51, "XAOSS_SC_GPIO11", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(52, "XAOSS_SC_I2C0_SCL", aoss_gpio, aoss_i2c0, aoss_uart2, aoss_uart6, aoss_uart7,
		  _, _, _, _),
	PIN_GROUP(53, "XAOSS_SC_I2C0_SDA", aoss_gpio, aoss_i2c0, aoss_uart2, aoss_uart6, aoss_uart7,
		  _, _, _, _),
	PIN_GROUP(54, "XAOSS_SC_GPIO12", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(55, "XAOSS_SC_GPIO13", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(56, "XAOSS_SC_I3C0_SCL", aoss_gpio, aoss_i3c0, _, _, _, _, _, _, _),
	PIN_GROUP(57, "XAOSS_SC_I3C0_SDA", aoss_gpio, aoss_i3c0, _, _, _, _, _, _, _),
	PIN_GROUP(58, "XAOSS_SC_I3C1_SCL", aoss_gpio, aoss_i2c1, aoss_i3c1, _, _, _, _, _, _),
	PIN_GROUP(59, "XAOSS_SC_I3C1_SDA", aoss_gpio, aoss_i2c1, aoss_i3c1, _, _, _, _, _, _),
	PIN_GROUP(60, "XAOSS_SC_SPI6_SCLK", aoss_gpio, _, aoss_spi6, aoss_i3c6, _, aoss_spi1, _, _,
		  _),
	PIN_GROUP(61, "XAOSS_SC_SPI6_MOSI", aoss_gpio, _, aoss_spi6, aoss_i3c6, _, aoss_spi1, _, _,
		  _),
	PIN_GROUP(62, "XAOSS_SC_SPI6_MISO", aoss_gpio, _, aoss_spi6, _, _, aoss_spi1, _, _, _),
	PIN_GROUP(63, "XAOSS_SC_SPI6_CSn", aoss_gpio, _, aoss_spi6, _, _, aoss_spi1, _, _, _),
	PIN_GROUP(64, "XAOSS_SC_I2C3_SCL", aoss_gpio, _, _, aoss_i2c3, aoss_uart6, _, aoss_spi1, _,
		  _),
	PIN_GROUP(65, "XAOSS_SC_I2C3_SDA", aoss_gpio, _, _, aoss_i2c3, aoss_uart6, _, aoss_spi1, _,
		  _),
	PIN_GROUP(66, "XAOSS_CPM_PWR_REQ", _, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(67, "XAOSS_CPM_XnRESET", _, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(68, "XAOSS_CPM_XnWRESET", _, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(69, "XAOSS_CPM_XnRESET_OUT", _, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(70, "XAOSS_CPM_SPMI0_SCLK", aoss_gpio, aoss_i3c6, aoss_cpm, _, _, _, _, _, _),
	PIN_GROUP(71, "XAOSS_CPM_SPMI0_SDATA", aoss_gpio, aoss_i3c6, aoss_cpm, _, _, _, _, _, _),
	PIN_GROUP(72, "XAOSS_CPM_PRE_UVLO", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(73, "XAOSS_CPM_PRE_OCP_TPU", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(74, "XAOSS_CPM_GPIO0", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(75, "XAOSS_CPM_GPIO1", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(76, "XAOSS_CPM_SOFT_PRE_OCP_TPU", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(77, "XAOSS_CPM_PRE_OCP_CPU1", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(78, "XAOSS_CPM_PRE_OCP_CPU2", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(79, "XAOSS_CPM_SOFT_PRE_OCP_CPU1", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(80, "XAOSS_CPM_GPIO2", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(81, "XAOSS_CPM_GPIO3", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(82, "XAOSS_CPM_CLKOUT0_EN", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(83, "XAOSS_CPM_CLKOUT1_EN", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(84, "XAOSS_CPM_GPIO4", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(85, "XAOSS_CPM_GPIO5", aoss_gpio, _, aoss_uart0, _, _, aoss_spi1, _, _, _),
	PIN_GROUP(86, "XAOSS_CPM_GPIO6", aoss_gpio, _, aoss_uart0, aoss_uart1, _, aoss_spi1, _, _,
		  _),
	PIN_GROUP(87, "XAOSS_CPM_M0_BOOT_SEL", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(88, "XAOSS_CPM_OTP_EMU_MODE", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(89, "XAOSS_CPM_GPIO7", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(90, "XAOSS_CPM_GPIO8", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(91, "XAOSS_CPM_GPIO9", aoss_gpio, aoss_cpm, _, _, _, aoss_spi1, _, _, _),
	PIN_GROUP(92, "XAOSS_CPM_VDROOP1", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(93, "XAOSS_CPM_VDROOP2", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(94, "XAOSS_CPM_I2C0_SCL", aoss_gpio, aoss_i2c0, aoss_cpm, _, _, _, _, _, _),
	PIN_GROUP(95, "XAOSS_CPM_I2C0_SDA", aoss_gpio, aoss_i2c0, aoss_cpm, _, _, _, _, _, _),
	PIN_GROUP(96, "XAOSS_CPM_GPIO10", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(97, "XAOSS_CPM_GPIO11", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(98, "XAOSS_CPM_GPIO17", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(99, "XAOSS_CPM_SRC_OPT0", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(100, "XAOSS_CPM_SRC_OPT1", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(101, "XAOSS_CPM_SRC_OPT2", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(102, "XAOSS_SC_I2C2_SCL", aoss_gpio, aoss_i2c2, aoss_i3c5, _, _, _, _, _, _),
	PIN_GROUP(103, "XAOSS_SC_I2C2_SDA", aoss_gpio, aoss_i2c2, aoss_i3c5, _, _, _, _, _, _),
	PIN_GROUP(104, "XAOSS_SC_I2C4_SCL", aoss_gpio, aoss_i2c4, aoss_i3c4, _, _, _, _, _, _),
	PIN_GROUP(105, "XAOSS_SC_I2C4_SDA", aoss_gpio, aoss_i2c4, aoss_i3c4, _, _, _, _, _, _),
	PIN_GROUP(106, "XAOSS_AMB_SPI7_SCLK", aoss_gpio, aoss_spi0, aoss_spi7, aoss_i3c7, _, _, _,
		  _, _),
	PIN_GROUP(107, "XAOSS_AMB_SPI7_MOSI", aoss_gpio, aoss_spi0, aoss_spi7, aoss_i3c7, _, _, _,
		  _, _),
	PIN_GROUP(108, "XAOSS_AMB_SPI7_MISO", aoss_gpio, aoss_spi0, aoss_spi7, aoss_i2c5, _, _, _,
		  _, _),
	PIN_GROUP(109, "XAOSS_AMB_SPI7_CSn", aoss_gpio, aoss_spi0, aoss_spi7, aoss_i2c5, _, _, _, _,
		  _),
	PIN_GROUP(110, "XAOSS_CPM_SPI0_SCLK", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(111, "XAOSS_CPM_SPI0_MOSI", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(112, "XAOSS_CPM_SPI0_MISO", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(113, "XAOSS_CPM_SPI0_CSn", aoss_gpio, _, aoss_spi0, _, _, _, _, _, _),
	PIN_GROUP(114, "XAOSS_CPM_GPI0", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(115, "XAOSS_CPM_CLKBUF_ON", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(116, "XAOSS_CPM_XOM_0", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(117, "XAOSS_CPM_GPI1", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(118, "XAOSS_CPM_GPIO12", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(119, "XAOSS_CPM_GPIO13", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(120, "XAOSS_CPM_GPIO14", aoss_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(121, "XAOSS_CPM_GPIO15", aoss_gpio, aoss_cpm, _, _, _, _, _, _, _),
	PIN_GROUP(122, "XAOSS_CPM_GPIO16", aoss_gpio, _, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_aoss_functions[] = {
	FUNCTION(aoss_gpio),
	FUNCTION(aoss_uart0),
	FUNCTION(aoss_uart3),
	FUNCTION(aoss_spi0),
	FUNCTION(aoss_spi1),
	FUNCTION(aoss_spi4),
	FUNCTION(aoss_i3c3),
	FUNCTION(aoss_spi3),
	FUNCTION(aoss_i3c2),
	FUNCTION(aoss_spi2),
	FUNCTION(aoss_uart1),
	FUNCTION(aoss_uart4),
	FUNCTION(aoss_uart7),
	FUNCTION(aoss_uart5),
	FUNCTION(aoss_spi5),
	FUNCTION(aoss_i2c0),
	FUNCTION(aoss_uart2),
	FUNCTION(aoss_uart6),
	FUNCTION(aoss_i3c0),
	FUNCTION(aoss_i2c1),
	FUNCTION(aoss_i3c1),
	FUNCTION(aoss_spi6),
	FUNCTION(aoss_i3c6),
	FUNCTION(aoss_i2c3),
	FUNCTION(aoss_cpm),
	FUNCTION(aoss_i2c2),
	FUNCTION(aoss_i3c5),
	FUNCTION(aoss_i2c4),
	FUNCTION(aoss_i3c4),
	FUNCTION(aoss_spi7),
	FUNCTION(aoss_i3c7),
	FUNCTION(aoss_i2c5),
};

#define MAX_NR_GPIO_AOSS 123

static const struct google_pinctrl_soc_data mbu_aoss_data = {
	.pins = google_mbu_aoss,
	.npins = ARRAY_SIZE(google_mbu_aoss),
	.groups = google_mbu_aoss_groups,
	.ngroups = ARRAY_SIZE(google_mbu_aoss_groups),
	.funcs = google_mbu_aoss_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_aoss_functions),
	.ngpios = MAX_NR_GPIO_AOSS,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_gdmc[] = {
	PINCTRL_PIN(0, "XGDMC_UART0_RXD"),
	PINCTRL_PIN(1, "XGDMC_UART0_TXD"),
	PINCTRL_PIN(2, "XGDMC_IN_DEBUG_1"),
	PINCTRL_PIN(3, "XGDMC_UART_MODEM_RXD"),
	PINCTRL_PIN(4, "XGDMC_UART_MODEM_TXD"),
	PINCTRL_PIN(5, "XGDMC_IN_DEBUG_0"),
	PINCTRL_PIN(6, "XGDMC_DEBUG_DEFAULT_0"),
	PINCTRL_PIN(7, "XGDMC_TM1"),
	PINCTRL_PIN(8, "XGDMC_TM0"),
	PINCTRL_PIN(9, "XGDMC_JTAG_TRST_n"),
	PINCTRL_PIN(10, "XGDMC_JTAG_SRST_n"),
	PINCTRL_PIN(11, "XGDMC_JTAG_TMS"),
	PINCTRL_PIN(12, "XGDMC_JTAG_TCK"),
	PINCTRL_PIN(13, "XGDMC_JTAG_TDI"),
	PINCTRL_PIN(14, "XGDMC_JTAG_TDO"),
	PINCTRL_PIN(15, "XGDMC_SOC_DEBUG_UART_RXD"),
	PINCTRL_PIN(16, "XGDMC_SOC_DEBUG_UART_TXD"),
	PINCTRL_PIN(17, "XGDMC_CTI_0"),
	PINCTRL_PIN(18, "XGDMC_UART_GSC_RXD"),
	PINCTRL_PIN(19, "XGDMC_UART_GSC_TXD"),
	PINCTRL_PIN(20, "XGDMC_CTI_1"),
};

enum google_mbu_pinmux_gdmc_functions {
	google_pinmux_gdmc_gpio,
	google_pinmux_gdmc_uart,
	google_pinmux_gdmc_debug,
	google_pinmux_gdmc_tm1,
	google_pinmux_gdmc_tm0,
	google_pinmux_gdmc_jtag,
	google_pinmux_gdmc_cti,
};

FUNCTION_GROUPS(gdmc_gpio, "XGDMC_UART0_RXD", "XGDMC_UART0_TXD", "XGDMC_IN_DEBUG_1",
		"XGDMC_UART_MODEM_RXD", "XGDMC_UART_MODEM_TXD", "XGDMC_IN_DEBUG_0",
		"XGDMC_DEBUG_DEFAULT_0", "XGDMC_SOC_DEBUG_UART_RXD", "XGDMC_SOC_DEBUG_UART_TXD",
		"XGDMC_CTI_0", "XGDMC_UART_GSC_RXD", "XGDMC_UART_GSC_TXD", "XGDMC_CTI_1");
FUNCTION_GROUPS(gdmc_uart, "XGDMC_UART0_RXD", "XGDMC_UART0_TXD", "XGDMC_UART_MODEM_RXD",
		"XGDMC_UART_MODEM_TXD", "XGDMC_UART_GSC_RXD", "XGDMC_UART_GSC_TXD");
FUNCTION_GROUPS(gdmc_debug, "XGDMC_IN_DEBUG_1", "XGDMC_IN_DEBUG_0", "XGDMC_DEBUG_DEFAULT_0",
		"XGDMC_SOC_DEBUG_UART_RXD", "XGDMC_SOC_DEBUG_UART_TXD");
FUNCTION_GROUPS(gdmc_tm1, "XGDMC_TM1");
FUNCTION_GROUPS(gdmc_tm0, "XGDMC_TM0");
FUNCTION_GROUPS(gdmc_jtag, "XGDMC_JTAG_TRST_n", "XGDMC_JTAG_SRST_n", "XGDMC_JTAG_TMS",
		"XGDMC_JTAG_TCK", "XGDMC_JTAG_TDI", "XGDMC_JTAG_TDO");
FUNCTION_GROUPS(gdmc_cti, "XGDMC_CTI_0", "XGDMC_CTI_1");

static const struct google_pingroup google_mbu_gdmc_groups[] = {
	PIN_GROUP(0, "XGDMC_UART0_RXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XGDMC_UART0_TXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(2, "XGDMC_IN_DEBUG_1", gdmc_gpio, gdmc_debug, _, _, _, _, _, _, _),
	PIN_GROUP(3, "XGDMC_UART_MODEM_RXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(4, "XGDMC_UART_MODEM_TXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(5, "XGDMC_IN_DEBUG_0", gdmc_gpio, gdmc_debug, _, _, _, _, _, _, _),
	PIN_GROUP(6, "XGDMC_DEBUG_DEFAULT_0", gdmc_gpio, gdmc_debug, _, _, _, _, _, _, _),
	PIN_GROUP(7, "XGDMC_TM1", _, gdmc_tm1, _, _, _, _, _, _, _),
	PIN_GROUP(8, "XGDMC_TM0", _, gdmc_tm0, _, _, _, _, _, _, _),
	PIN_GROUP(9, "XGDMC_JTAG_TRST_n", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(10, "XGDMC_JTAG_SRST_n", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(11, "XGDMC_JTAG_TMS", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(12, "XGDMC_JTAG_TCK", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(13, "XGDMC_JTAG_TDI", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(14, "XGDMC_JTAG_TDO", _, gdmc_jtag, _, _, _, _, _, _, _),
	PIN_GROUP(15, "XGDMC_SOC_DEBUG_UART_RXD", gdmc_gpio, gdmc_debug, _, _, _, _, _, _, _),
	PIN_GROUP(16, "XGDMC_SOC_DEBUG_UART_TXD", gdmc_gpio, gdmc_debug, _, _, _, _, _, _, _),
	PIN_GROUP(17, "XGDMC_CTI_0", gdmc_gpio, gdmc_cti, _, _, _, _, _, _, _),
	PIN_GROUP(18, "XGDMC_UART_GSC_RXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(19, "XGDMC_UART_GSC_TXD", gdmc_gpio, gdmc_uart, _, _, _, _, _, _, _),
	PIN_GROUP(20, "XGDMC_CTI_1", gdmc_gpio, gdmc_cti, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_gdmc_functions[] = {
	FUNCTION(gdmc_gpio),
	FUNCTION(gdmc_uart),
	FUNCTION(gdmc_debug),
	FUNCTION(gdmc_tm1),
	FUNCTION(gdmc_tm0),
	FUNCTION(gdmc_jtag),
	FUNCTION(gdmc_cti),
};

#define MAX_NR_GPIO_GDMC 21

static const struct google_pinctrl_soc_data mbu_gdmc_data = {
	.pins = google_mbu_gdmc,
	.npins = ARRAY_SIZE(google_mbu_gdmc),
	.groups = google_mbu_gdmc_groups,
	.ngroups = ARRAY_SIZE(google_mbu_gdmc_groups),
	.funcs = google_mbu_gdmc_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_gdmc_functions),
	.ngpios = MAX_NR_GPIO_GDMC,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_lsios[] = {
	PINCTRL_PIN(0, "XLSIOS_DPU_TE0"),
	PINCTRL_PIN(1, "XLSIOS_DPU_TE1"),
	PINCTRL_PIN(2, "XLSIOS_MCLK1"),
	PINCTRL_PIN(3, "XLSIOS_MCLK2"),
	PINCTRL_PIN(4, "XLSIOS_MCLK3"),
	PINCTRL_PIN(5, "XLSIOS_MCLK4"),
	PINCTRL_PIN(6, "XLSIOS_MCLK5"),
	PINCTRL_PIN(7, "XLSIOS_MCLK6"),
	PINCTRL_PIN(8, "XLSIOS_MCLK7"),
	PINCTRL_PIN(9, "XLSIOS_I23C0_SCL"),
	PINCTRL_PIN(10, "XLSIOS_I23C0_SDA"),
	PINCTRL_PIN(11, "XLSIOS_I23C1_SCL"),
	PINCTRL_PIN(12, "XLSIOS_I23C1_SDA"),
	PINCTRL_PIN(13, "XLSIOS_I23C2_SCL"),
	PINCTRL_PIN(14, "XLSIOS_I23C2_SDA"),
	PINCTRL_PIN(15, "XLSIOS_GPIO0"),
	PINCTRL_PIN(16, "XLSIOS_GPIO1"),
	PINCTRL_PIN(17, "XLSIOS_SPIU0_SCLK_RTSn"),
	PINCTRL_PIN(18, "XLSIOS_SPIU0_MOSI_TXD"),
	PINCTRL_PIN(19, "XLSIOS_SPIU0_MISO_RXD"),
	PINCTRL_PIN(20, "XLSIOS_SPIU0_CSn_CTSn"),
	PINCTRL_PIN(21, "XLSIOS_I23C3_SCL"),
	PINCTRL_PIN(22, "XLSIOS_I23C3_SDA"),
	PINCTRL_PIN(23, "XLSIOS_GPIO2"),
	PINCTRL_PIN(24, "XLSIOS_GPIO3"),
	PINCTRL_PIN(25, "XLSIOS_PWM_0"),
	PINCTRL_PIN(26, "XLSIOS_PWM_1"),
	PINCTRL_PIN(27, "XLSIOS_VSYNC1"),
	PINCTRL_PIN(28, "XLSIOS_VSYNC2"),
	PINCTRL_PIN(29, "XLSIOS_VSYNC3"),
	PINCTRL_PIN(30, "XLSIOS_VSYNC5"),
	PINCTRL_PIN(31, "XLSIOS_VSYNC6"),
	PINCTRL_PIN(32, "XLSIOS_VSYNC7"),
	PINCTRL_PIN(33, "XLSIOS_PWM_2"),
	PINCTRL_PIN(34, "XLSIOS_GPIO4"),
	PINCTRL_PIN(35, "XLSIOS_GPIO5"),
	PINCTRL_PIN(36, "XLSIOS_GPIO6"),
	PINCTRL_PIN(37, "XLSIOS_GPIO7"),
	PINCTRL_PIN(38, "XLSIOS_GPIO8"),
	PINCTRL_PIN(39, "XLSIOS_GPIO9"),
	PINCTRL_PIN(40, "XLSIOS_GPIO10"),
	PINCTRL_PIN(41, "XLSIOS_GPIO11"),
	PINCTRL_PIN(42, "XLSIOS_MCLK0"),
	PINCTRL_PIN(43, "XLSIOS_GPIO12"),
	PINCTRL_PIN(44, "XLSIOS_GPIO13"),
	PINCTRL_PIN(45, "XLSIOS_GPIO14"),
	PINCTRL_PIN(46, "XLSIOS_GPIO15"),
	PINCTRL_PIN(47, "XLSIOS_VSYNC0"),
	PINCTRL_PIN(48, "XLSIOS_VSYNC4"),
	PINCTRL_PIN(49, "XLSIOS_GPIO17"),
	PINCTRL_PIN(50, "XLSIOS_GPIO18"),
	PINCTRL_PIN(51, "XLSIOS_CAMERA_MUTE_N"),
	PINCTRL_PIN(52, "XLSIOS_PRE_OCP_GPU"),
	PINCTRL_PIN(53, "XLSIOS_SOFT_PRE_OCP_GPU"),
	PINCTRL_PIN(54, "XLSIOS_I23C4_SCL"),
	PINCTRL_PIN(55, "XLSIOS_I23C4_SDA"),
	PINCTRL_PIN(56, "XLSIOS_SPIU1_SCLK_RTSn"),
	PINCTRL_PIN(57, "XLSIOS_SPIU1_MOSI_TXD"),
	PINCTRL_PIN(58, "XLSIOS_SPIU1_MISO_RXD"),
	PINCTRL_PIN(59, "XLSIOS_SPIU1_CSn_CTSn"),
	PINCTRL_PIN(60, "XLSIOS_SPIU2_SCLK_RTSn"),
	PINCTRL_PIN(61, "XLSIOS_SPIU2_MOSI_TXD"),
	PINCTRL_PIN(62, "XLSIOS_SPIU2_MISO_RXD"),
	PINCTRL_PIN(63, "XLSIOS_SPIU2_CSn_CTSn"),
	PINCTRL_PIN(64, "XLSIOS_SPIU3_SCLK_RTSn"),
	PINCTRL_PIN(65, "XLSIOS_SPIU3_MOSI_TXD"),
	PINCTRL_PIN(66, "XLSIOS_SPIU3_MISO_RXD"),
	PINCTRL_PIN(67, "XLSIOS_SPIU3_CSn_CTSn"),
};

enum google_mbu_pinmux_lsios_functions {
	google_pinmux_lsios_gpio,
	google_pinmux_lsios_dpu,
	google_pinmux_lsios_mclk,
	google_pinmux_lsios_debug_mux,
	google_pinmux_lsios_qspi0,
	google_pinmux_lsios_i2c0,
	google_pinmux_lsios_i3c0,
	google_pinmux_lsios_i2c1,
	google_pinmux_lsios_i3c1,
	google_pinmux_lsios_i2c2,
	google_pinmux_lsios_i3c2,
	google_pinmux_lsios_pwm,
	google_pinmux_lsios_spi0,
	google_pinmux_lsios_uart0,
	google_pinmux_lsios_i2c3,
	google_pinmux_lsios_i3c3,
	google_pinmux_lsios_vsync,
	google_pinmux_lsios_camera_mute,
	google_pinmux_lsios_pre_ocp_gpu,
	google_pinmux_lsios_soft_pre_ocp_gpu,
	google_pinmux_lsios_i2c4,
	google_pinmux_lsios_i3c4,
	google_pinmux_lsios_spi1,
	google_pinmux_lsios_uart1,
	google_pinmux_lsios_spi2,
	google_pinmux_lsios_uart2,
	google_pinmux_lsios_spi3,
	google_pinmux_lsios_uart3,
};

FUNCTION_GROUPS(lsios_gpio, "XLSIOS_DPU_TE0", "XLSIOS_DPU_TE1", "XLSIOS_MCLK1", "XLSIOS_MCLK2",
		"XLSIOS_MCLK3", "XLSIOS_MCLK4", "XLSIOS_MCLK5", "XLSIOS_MCLK6", "XLSIOS_MCLK7",
		"XLSIOS_I23C0_SCL", "XLSIOS_I23C0_SDA", "XLSIOS_I23C1_SCL", "XLSIOS_I23C1_SDA",
		"XLSIOS_I23C2_SCL", "XLSIOS_I23C2_SDA", "XLSIOS_GPIO0", "XLSIOS_GPIO1",
		"XLSIOS_SPIU0_SCLK_RTSn", "XLSIOS_SPIU0_MOSI_TXD", "XLSIOS_SPIU0_MISO_RXD",
		"XLSIOS_SPIU0_CSn_CTSn", "XLSIOS_I23C3_SCL", "XLSIOS_I23C3_SDA", "XLSIOS_GPIO2",
		"XLSIOS_GPIO3", "XLSIOS_PWM_0", "XLSIOS_PWM_1", "XLSIOS_VSYNC1", "XLSIOS_VSYNC2",
		"XLSIOS_VSYNC3", "XLSIOS_VSYNC5", "XLSIOS_VSYNC6", "XLSIOS_VSYNC7", "XLSIOS_PWM_2",
		"XLSIOS_GPIO4", "XLSIOS_GPIO5", "XLSIOS_GPIO6", "XLSIOS_GPIO7", "XLSIOS_GPIO8",
		"XLSIOS_GPIO9", "XLSIOS_GPIO10", "XLSIOS_GPIO11", "XLSIOS_MCLK0", "XLSIOS_GPIO12",
		"XLSIOS_GPIO13", "XLSIOS_GPIO14", "XLSIOS_GPIO15", "XLSIOS_VSYNC0", "XLSIOS_VSYNC4",
		"XLSIOS_GPIO17", "XLSIOS_GPIO18", "XLSIOS_PRE_OCP_GPU", "XLSIOS_SOFT_PRE_OCP_GPU",
		"XLSIOS_I23C4_SCL", "XLSIOS_I23C4_SDA", "XLSIOS_SPIU1_SCLK_RTSn",
		"XLSIOS_SPIU1_MOSI_TXD", "XLSIOS_SPIU1_MISO_RXD", "XLSIOS_SPIU1_CSn_CTSn",
		"XLSIOS_SPIU2_SCLK_RTSn", "XLSIOS_SPIU2_MOSI_TXD", "XLSIOS_SPIU2_MISO_RXD",
		"XLSIOS_SPIU2_CSn_CTSn", "XLSIOS_SPIU3_SCLK_RTSn", "XLSIOS_SPIU3_MOSI_TXD",
		"XLSIOS_SPIU3_MISO_RXD", "XLSIOS_SPIU3_CSn_CTSn");
FUNCTION_GROUPS(lsios_dpu, "XLSIOS_DPU_TE0", "XLSIOS_DPU_TE1");
FUNCTION_GROUPS(lsios_mclk, "XLSIOS_MCLK1", "XLSIOS_MCLK2", "XLSIOS_MCLK3", "XLSIOS_MCLK4",
		"XLSIOS_MCLK5", "XLSIOS_MCLK6", "XLSIOS_MCLK7", "XLSIOS_MCLK0");
FUNCTION_GROUPS(lsios_debug_mux, "XLSIOS_MCLK2", "XLSIOS_MCLK3", "XLSIOS_MCLK4", "XLSIOS_MCLK5",
		"XLSIOS_MCLK6", "XLSIOS_MCLK7", "XLSIOS_GPIO0", "XLSIOS_GPIO1",
		"XLSIOS_SPIU0_SCLK_RTSn", "XLSIOS_SPIU0_MOSI_TXD", "XLSIOS_SPIU0_MISO_RXD",
		"XLSIOS_SPIU0_CSn_CTSn", "XLSIOS_I23C3_SCL", "XLSIOS_I23C3_SDA", "XLSIOS_GPIO2",
		"XLSIOS_GPIO3", "XLSIOS_PWM_1", "XLSIOS_VSYNC1", "XLSIOS_VSYNC2", "XLSIOS_VSYNC3",
		"XLSIOS_VSYNC6", "XLSIOS_VSYNC7", "XLSIOS_PWM_2", "XLSIOS_GPIO4", "XLSIOS_GPIO5",
		"XLSIOS_GPIO6", "XLSIOS_GPIO12", "XLSIOS_GPIO13", "XLSIOS_GPIO14", "XLSIOS_GPIO15",
		"XLSIOS_I23C4_SCL", "XLSIOS_I23C4_SDA");
FUNCTION_GROUPS(lsios_qspi0, "XLSIOS_MCLK4", "XLSIOS_MCLK5", "XLSIOS_MCLK6", "XLSIOS_MCLK7",
		"XLSIOS_VSYNC1", "XLSIOS_VSYNC2");
FUNCTION_GROUPS(lsios_i2c0, "XLSIOS_I23C0_SCL", "XLSIOS_I23C0_SDA");
FUNCTION_GROUPS(lsios_i3c0, "XLSIOS_I23C0_SCL", "XLSIOS_I23C0_SDA");
FUNCTION_GROUPS(lsios_i2c1, "XLSIOS_I23C1_SCL", "XLSIOS_I23C1_SDA");
FUNCTION_GROUPS(lsios_i3c1, "XLSIOS_I23C1_SCL", "XLSIOS_I23C1_SDA");
FUNCTION_GROUPS(lsios_i2c2, "XLSIOS_I23C2_SCL", "XLSIOS_I23C2_SDA");
FUNCTION_GROUPS(lsios_i3c2, "XLSIOS_I23C2_SCL", "XLSIOS_I23C2_SDA");
FUNCTION_GROUPS(lsios_pwm, "XLSIOS_GPIO0", "XLSIOS_PWM_0", "XLSIOS_PWM_1", "XLSIOS_PWM_2");
FUNCTION_GROUPS(lsios_spi0, "XLSIOS_SPIU0_SCLK_RTSn", "XLSIOS_SPIU0_MOSI_TXD",
		"XLSIOS_SPIU0_MISO_RXD", "XLSIOS_SPIU0_CSn_CTSn");
FUNCTION_GROUPS(lsios_uart0, "XLSIOS_SPIU0_SCLK_RTSn", "XLSIOS_SPIU0_MOSI_TXD",
		"XLSIOS_SPIU0_MISO_RXD", "XLSIOS_SPIU0_CSn_CTSn");
FUNCTION_GROUPS(lsios_i2c3, "XLSIOS_I23C3_SCL", "XLSIOS_I23C3_SDA");
FUNCTION_GROUPS(lsios_i3c3, "XLSIOS_I23C3_SCL", "XLSIOS_I23C3_SDA");
FUNCTION_GROUPS(lsios_vsync, "XLSIOS_VSYNC1", "XLSIOS_VSYNC2", "XLSIOS_VSYNC3", "XLSIOS_VSYNC5",
		"XLSIOS_VSYNC6", "XLSIOS_VSYNC7", "XLSIOS_VSYNC0", "XLSIOS_VSYNC4");
FUNCTION_GROUPS(lsios_camera_mute, "XLSIOS_CAMERA_MUTE_N");
FUNCTION_GROUPS(lsios_pre_ocp_gpu, "XLSIOS_PRE_OCP_GPU");
FUNCTION_GROUPS(lsios_soft_pre_ocp_gpu, "XLSIOS_SOFT_PRE_OCP_GPU");
FUNCTION_GROUPS(lsios_i2c4, "XLSIOS_I23C4_SCL", "XLSIOS_I23C4_SDA");
FUNCTION_GROUPS(lsios_i3c4, "XLSIOS_I23C4_SCL", "XLSIOS_I23C4_SDA");
FUNCTION_GROUPS(lsios_spi1, "XLSIOS_SPIU1_SCLK_RTSn", "XLSIOS_SPIU1_MOSI_TXD",
		"XLSIOS_SPIU1_MISO_RXD", "XLSIOS_SPIU1_CSn_CTSn");
FUNCTION_GROUPS(lsios_uart1, "XLSIOS_SPIU1_SCLK_RTSn", "XLSIOS_SPIU1_MOSI_TXD",
		"XLSIOS_SPIU1_MISO_RXD", "XLSIOS_SPIU1_CSn_CTSn");
FUNCTION_GROUPS(lsios_spi2, "XLSIOS_SPIU2_SCLK_RTSn", "XLSIOS_SPIU2_MOSI_TXD",
		"XLSIOS_SPIU2_MISO_RXD", "XLSIOS_SPIU2_CSn_CTSn");
FUNCTION_GROUPS(lsios_uart2, "XLSIOS_SPIU2_SCLK_RTSn", "XLSIOS_SPIU2_MOSI_TXD",
		"XLSIOS_SPIU2_MISO_RXD", "XLSIOS_SPIU2_CSn_CTSn");
FUNCTION_GROUPS(lsios_spi3, "XLSIOS_SPIU3_SCLK_RTSn", "XLSIOS_SPIU3_MOSI_TXD",
		"XLSIOS_SPIU3_MISO_RXD", "XLSIOS_SPIU3_CSn_CTSn");
FUNCTION_GROUPS(lsios_uart3, "XLSIOS_SPIU3_SCLK_RTSn", "XLSIOS_SPIU3_MOSI_TXD",
		"XLSIOS_SPIU3_MISO_RXD", "XLSIOS_SPIU3_CSn_CTSn");

static const struct google_pingroup google_mbu_lsios_groups[] = {
	PIN_GROUP(0, "XLSIOS_DPU_TE0", lsios_gpio, lsios_dpu, _, _, _, _, _, _, _),
	PIN_GROUP(1, "XLSIOS_DPU_TE1", lsios_gpio, lsios_dpu, _, _, _, _, _, _, _),
	PIN_GROUP(2, "XLSIOS_MCLK1", lsios_gpio, lsios_mclk, _, _, _, _, _, _, _),
	PIN_GROUP(3, "XLSIOS_MCLK2", lsios_gpio, lsios_mclk, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(4, "XLSIOS_MCLK3", lsios_gpio, lsios_mclk, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(5, "XLSIOS_MCLK4", lsios_gpio, lsios_mclk, _, lsios_qspi0, lsios_debug_mux, _, _,
		  _, _),
	PIN_GROUP(6, "XLSIOS_MCLK5", lsios_gpio, lsios_mclk, _, lsios_qspi0, lsios_debug_mux, _, _,
		  _, _),
	PIN_GROUP(7, "XLSIOS_MCLK6", lsios_gpio, lsios_mclk, _, lsios_qspi0, lsios_debug_mux, _, _,
		  _, _),
	PIN_GROUP(8, "XLSIOS_MCLK7", lsios_gpio, lsios_mclk, _, lsios_qspi0, lsios_debug_mux, _, _,
		  _, _),
	PIN_GROUP(9, "XLSIOS_I23C0_SCL", lsios_gpio, lsios_i2c0, lsios_i3c0, _, _, _, _, _, _),
	PIN_GROUP(10, "XLSIOS_I23C0_SDA", lsios_gpio, lsios_i2c0, lsios_i3c0, _, _, _, _, _, _),
	PIN_GROUP(11, "XLSIOS_I23C1_SCL", lsios_gpio, lsios_i2c1, lsios_i3c1, _, _, _, _, _, _),
	PIN_GROUP(12, "XLSIOS_I23C1_SDA", lsios_gpio, lsios_i2c1, lsios_i3c1, _, _, _, _, _, _),
	PIN_GROUP(13, "XLSIOS_I23C2_SCL", lsios_gpio, lsios_i2c2, lsios_i3c2, _, _, _, _, _, _),
	PIN_GROUP(14, "XLSIOS_I23C2_SDA", lsios_gpio, lsios_i2c2, lsios_i3c2, _, _, _, _, _, _),
	PIN_GROUP(15, "XLSIOS_GPIO0", lsios_gpio, _, _, lsios_pwm, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(16, "XLSIOS_GPIO1", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(17, "XLSIOS_SPIU0_SCLK_RTSn", lsios_gpio, lsios_spi0, lsios_uart0, _,
		  lsios_debug_mux, _, _, _, _),
	PIN_GROUP(18, "XLSIOS_SPIU0_MOSI_TXD", lsios_gpio, lsios_spi0, lsios_uart0, _,
		  lsios_debug_mux, _, _, _, _),
	PIN_GROUP(19, "XLSIOS_SPIU0_MISO_RXD", lsios_gpio, lsios_spi0, lsios_uart0, _,
		  lsios_debug_mux, _, _, _, _),
	PIN_GROUP(20, "XLSIOS_SPIU0_CSn_CTSn", lsios_gpio, lsios_spi0, lsios_uart0, _,
		  lsios_debug_mux, _, _, _, _),
	PIN_GROUP(21, "XLSIOS_I23C3_SCL", lsios_gpio, lsios_i2c3, lsios_i3c3, _, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(22, "XLSIOS_I23C3_SDA", lsios_gpio, lsios_i2c3, lsios_i3c3, _, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(23, "XLSIOS_GPIO2", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(24, "XLSIOS_GPIO3", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(25, "XLSIOS_PWM_0", lsios_gpio, lsios_pwm, _, _, _, _, _, _, _),
	PIN_GROUP(26, "XLSIOS_PWM_1", lsios_gpio, lsios_pwm, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(27, "XLSIOS_VSYNC1", lsios_gpio, lsios_vsync, _, lsios_qspi0, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(28, "XLSIOS_VSYNC2", lsios_gpio, lsios_vsync, _, lsios_qspi0, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(29, "XLSIOS_VSYNC3", lsios_gpio, lsios_vsync, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(30, "XLSIOS_VSYNC5", lsios_gpio, lsios_vsync, _, _, _, _, _, _, _),
	PIN_GROUP(31, "XLSIOS_VSYNC6", lsios_gpio, lsios_vsync, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(32, "XLSIOS_VSYNC7", lsios_gpio, lsios_vsync, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(33, "XLSIOS_PWM_2", lsios_gpio, lsios_pwm, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(34, "XLSIOS_GPIO4", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(35, "XLSIOS_GPIO5", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(36, "XLSIOS_GPIO6", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(37, "XLSIOS_GPIO7", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(38, "XLSIOS_GPIO8", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(39, "XLSIOS_GPIO9", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(40, "XLSIOS_GPIO10", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(41, "XLSIOS_GPIO11", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(42, "XLSIOS_MCLK0", lsios_gpio, lsios_mclk, _, _, _, _, _, _, _),
	PIN_GROUP(43, "XLSIOS_GPIO12", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(44, "XLSIOS_GPIO13", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(45, "XLSIOS_GPIO14", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(46, "XLSIOS_GPIO15", lsios_gpio, _, _, _, lsios_debug_mux, _, _, _, _),
	PIN_GROUP(47, "XLSIOS_VSYNC0", lsios_gpio, lsios_vsync, _, _, _, _, _, _, _),
	PIN_GROUP(48, "XLSIOS_VSYNC4", lsios_gpio, lsios_vsync, _, _, _, _, _, _, _),
	PIN_GROUP(49, "XLSIOS_GPIO17", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(50, "XLSIOS_GPIO18", lsios_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(51, "XLSIOS_CAMERA_MUTE_N", _, lsios_camera_mute, _, _, _, _, _, _, _),
	PIN_GROUP(52, "XLSIOS_PRE_OCP_GPU", lsios_gpio, lsios_pre_ocp_gpu, _, _, _, _, _, _, _),
	PIN_GROUP(53, "XLSIOS_SOFT_PRE_OCP_GPU", lsios_gpio, lsios_soft_pre_ocp_gpu, _, _, _, _, _,
		  _, _),
	PIN_GROUP(54, "XLSIOS_I23C4_SCL", lsios_gpio, lsios_i2c4, lsios_i3c4, _, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(55, "XLSIOS_I23C4_SDA", lsios_gpio, lsios_i2c4, lsios_i3c4, _, lsios_debug_mux, _,
		  _, _, _),
	PIN_GROUP(56, "XLSIOS_SPIU1_SCLK_RTSn", lsios_gpio, lsios_spi1, lsios_uart1, _, _, _, _, _,
		  _),
	PIN_GROUP(57, "XLSIOS_SPIU1_MOSI_TXD", lsios_gpio, lsios_spi1, lsios_uart1, _, _, _, _, _,
		  _),
	PIN_GROUP(58, "XLSIOS_SPIU1_MISO_RXD", lsios_gpio, lsios_spi1, lsios_uart1, _, _, _, _, _,
		  _),
	PIN_GROUP(59, "XLSIOS_SPIU1_CSn_CTSn", lsios_gpio, lsios_spi1, lsios_uart1, _, _, _, _, _,
		  _),
	PIN_GROUP(60, "XLSIOS_SPIU2_SCLK_RTSn", lsios_gpio, lsios_spi2, lsios_uart2, _, _, _, _, _,
		  _),
	PIN_GROUP(61, "XLSIOS_SPIU2_MOSI_TXD", lsios_gpio, lsios_spi2, lsios_uart2, _, _, _, _, _,
		  _),
	PIN_GROUP(62, "XLSIOS_SPIU2_MISO_RXD", lsios_gpio, lsios_spi2, lsios_uart2, _, _, _, _, _,
		  _),
	PIN_GROUP(63, "XLSIOS_SPIU2_CSn_CTSn", lsios_gpio, lsios_spi2, lsios_uart2, _, _, _, _, _,
		  _),
	PIN_GROUP(64, "XLSIOS_SPIU3_SCLK_RTSn", lsios_gpio, lsios_spi3, lsios_uart3, _, _, _, _, _,
		  _),
	PIN_GROUP(65, "XLSIOS_SPIU3_MOSI_TXD", lsios_gpio, lsios_spi3, lsios_uart3, _, _, _, _, _,
		  _),
	PIN_GROUP(66, "XLSIOS_SPIU3_MISO_RXD", lsios_gpio, lsios_spi3, lsios_uart3, _, _, _, _, _,
		  _),
	PIN_GROUP(67, "XLSIOS_SPIU3_CSn_CTSn", lsios_gpio, lsios_spi3, lsios_uart3, _, _, _, _, _,
		  _),
};

static const struct google_pin_function google_mbu_lsios_functions[] = {
	FUNCTION(lsios_gpio),
	FUNCTION(lsios_dpu),
	FUNCTION(lsios_mclk),
	FUNCTION(lsios_debug_mux),
	FUNCTION(lsios_qspi0),
	FUNCTION(lsios_i2c0),
	FUNCTION(lsios_i3c0),
	FUNCTION(lsios_i2c1),
	FUNCTION(lsios_i3c1),
	FUNCTION(lsios_i2c2),
	FUNCTION(lsios_i3c2),
	FUNCTION(lsios_pwm),
	FUNCTION(lsios_spi0),
	FUNCTION(lsios_uart0),
	FUNCTION(lsios_i2c3),
	FUNCTION(lsios_i3c3),
	FUNCTION(lsios_vsync),
	FUNCTION(lsios_camera_mute),
	FUNCTION(lsios_pre_ocp_gpu),
	FUNCTION(lsios_soft_pre_ocp_gpu),
	FUNCTION(lsios_i2c4),
	FUNCTION(lsios_i3c4),
	FUNCTION(lsios_spi1),
	FUNCTION(lsios_uart1),
	FUNCTION(lsios_spi2),
	FUNCTION(lsios_uart2),
	FUNCTION(lsios_spi3),
	FUNCTION(lsios_uart3),
};

#define MAX_NR_GPIO_LSIOS 68

static const struct google_pinctrl_soc_data mbu_lsios_data = {
	.pins = google_mbu_lsios,
	.npins = ARRAY_SIZE(google_mbu_lsios),
	.groups = google_mbu_lsios_groups,
	.ngroups = ARRAY_SIZE(google_mbu_lsios_groups),
	.funcs = google_mbu_lsios_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_lsios_functions),
	.ngpios = MAX_NR_GPIO_LSIOS,
	.regs = &mbu_regs,
};

static const struct pinctrl_pin_desc google_mbu_lsioe[] = {
	PINCTRL_PIN(0, "XLSIOE_I23C5_SCL"),
	PINCTRL_PIN(1, "XLSIOE_I23C5_SDA"),
	PINCTRL_PIN(2, "XLSIOE_I23C6_SCL"),
	PINCTRL_PIN(3, "XLSIOE_I23C6_SDA"),
	PINCTRL_PIN(4, "XLSIOE_SPIU4_SCLK_RTSn"),
	PINCTRL_PIN(5, "XLSIOE_SPIU4_MOSI_TXD"),
	PINCTRL_PIN(6, "XLSIOE_SPIU4_MISO_RXD"),
	PINCTRL_PIN(7, "XLSIOE_SPIU4_CSn_CTSn"),
	PINCTRL_PIN(8, "XLSIOE_I23C7_SCL"),
	PINCTRL_PIN(9, "XLSIOE_I23C7_SDA"),
	PINCTRL_PIN(10, "XLSIOE_GPIO19"),
	PINCTRL_PIN(11, "XLSIOE_GPIO20"),
	PINCTRL_PIN(12, "XLSIOE_GPIO21"),
	PINCTRL_PIN(13, "XLSIOE_GPIO22"),
	PINCTRL_PIN(14, "XLSIOE_GPIO23"),
	PINCTRL_PIN(15, "XLSIOE_GPIO24"),
	PINCTRL_PIN(16, "XLSIOE_GPIO25"),
	PINCTRL_PIN(17, "XLSIOE_GPIO26"),
	PINCTRL_PIN(18, "XLSIOE_GPIO27"),
	PINCTRL_PIN(19, "XLSIOE_GPIO28"),
	PINCTRL_PIN(20, "XLSIOE_GPIO29"),
	PINCTRL_PIN(21, "XLSIOE_GPIO30"),
	PINCTRL_PIN(22, "XLSIOE_GPIO31"),
	PINCTRL_PIN(23, "XLSIOE_GPIO32"),
	PINCTRL_PIN(24, "XLSIOE_GPIO33"),
	PINCTRL_PIN(25, "XLSIOE_I23C8_SCL"),
	PINCTRL_PIN(26, "XLSIOE_I23C8_SDA"),
	PINCTRL_PIN(27, "XLSIOE_GPIO34"),
	PINCTRL_PIN(28, "XLSIOE_I23C9_SCL"),
	PINCTRL_PIN(29, "XLSIOE_I23C9_SDA"),
	PINCTRL_PIN(30, "XLSIOE_SPIU5_SCLK_RTSn"),
	PINCTRL_PIN(31, "XLSIOE_SPIU5_MOSI_TXD"),
	PINCTRL_PIN(32, "XLSIOE_SPIU5_MISO_RXD"),
	PINCTRL_PIN(33, "XLSIOE_SPIU5_CSn_CTSn"),
	PINCTRL_PIN(34, "XLSIOE_GPIO35"),
	PINCTRL_PIN(35, "XLSIOE_GPIO36"),
	PINCTRL_PIN(36, "XLSIOE_GPIO37"),
};

enum google_mbu_pinmux_lsioe_functions {
	google_pinmux_lsioe_gpio,
	google_pinmux_lsioe_i2c,
	google_pinmux_lsioe_i3c,
	google_pinmux_lsioe_spi4,
	google_pinmux_lsioe_uart4,
	google_pinmux_lsioe_spi5,
	google_pinmux_lsioe_uart5,
};

FUNCTION_GROUPS(lsioe_gpio, "XLSIOE_I23C5_SCL", "XLSIOE_I23C5_SDA", "XLSIOE_I23C6_SCL",
		"XLSIOE_I23C6_SDA", "XLSIOE_SPIU4_SCLK_RTSn", "XLSIOE_SPIU4_MOSI_TXD",
		"XLSIOE_SPIU4_MISO_RXD", "XLSIOE_SPIU4_CSn_CTSn", "XLSIOE_I23C7_SCL",
		"XLSIOE_I23C7_SDA", "XLSIOE_GPIO19", "XLSIOE_GPIO20", "XLSIOE_GPIO21",
		"XLSIOE_GPIO22", "XLSIOE_GPIO23", "XLSIOE_GPIO24", "XLSIOE_GPIO25", "XLSIOE_GPIO26",
		"XLSIOE_GPIO27", "XLSIOE_GPIO28", "XLSIOE_GPIO29", "XLSIOE_GPIO30", "XLSIOE_GPIO31",
		"XLSIOE_GPIO32", "XLSIOE_GPIO33", "XLSIOE_I23C8_SCL", "XLSIOE_I23C8_SDA",
		"XLSIOE_GPIO34", "XLSIOE_I23C9_SCL", "XLSIOE_I23C9_SDA", "XLSIOE_SPIU5_SCLK_RTSn",
		"XLSIOE_SPIU5_MOSI_TXD", "XLSIOE_SPIU5_MISO_RXD", "XLSIOE_SPIU5_CSn_CTSn",
		"XLSIOE_GPIO35", "XLSIOE_GPIO36", "XLSIOE_GPIO37");
FUNCTION_GROUPS(lsioe_i2c, "XLSIOE_I23C5_SCL", "XLSIOE_I23C5_SDA", "XLSIOE_I23C6_SCL",
		"XLSIOE_I23C6_SDA", "XLSIOE_I23C7_SCL", "XLSIOE_I23C7_SDA", "XLSIOE_I23C8_SCL",
		"XLSIOE_I23C8_SDA", "XLSIOE_I23C9_SCL", "XLSIOE_I23C9_SDA");
FUNCTION_GROUPS(lsioe_i3c, "XLSIOE_I23C5_SCL", "XLSIOE_I23C5_SDA", "XLSIOE_I23C6_SCL",
		"XLSIOE_I23C6_SDA", "XLSIOE_I23C7_SCL", "XLSIOE_I23C7_SDA", "XLSIOE_I23C8_SCL",
		"XLSIOE_I23C8_SDA", "XLSIOE_I23C9_SCL", "XLSIOE_I23C9_SDA");
FUNCTION_GROUPS(lsioe_spi4, "XLSIOE_SPIU4_SCLK_RTSn", "XLSIOE_SPIU4_MOSI_TXD",
		"XLSIOE_SPIU4_MISO_RXD", "XLSIOE_SPIU4_CSn_CTSn");
FUNCTION_GROUPS(lsioe_uart4, "XLSIOE_SPIU4_SCLK_RTSn", "XLSIOE_SPIU4_MOSI_TXD",
		"XLSIOE_SPIU4_MISO_RXD", "XLSIOE_SPIU4_CSn_CTSn");
FUNCTION_GROUPS(lsioe_spi5, "XLSIOE_SPIU5_SCLK_RTSn", "XLSIOE_SPIU5_MOSI_TXD",
		"XLSIOE_SPIU5_MISO_RXD", "XLSIOE_SPIU5_CSn_CTSn");
FUNCTION_GROUPS(lsioe_uart5, "XLSIOE_SPIU5_SCLK_RTSn", "XLSIOE_SPIU5_MOSI_TXD",
		"XLSIOE_SPIU5_MISO_RXD", "XLSIOE_SPIU5_CSn_CTSn");

static const struct google_pingroup google_mbu_lsioe_groups[] = {
	PIN_GROUP(0, "XLSIOE_I23C5_SCL", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(1, "XLSIOE_I23C5_SDA", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(2, "XLSIOE_I23C6_SCL", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(3, "XLSIOE_I23C6_SDA", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(4, "XLSIOE_SPIU4_SCLK_RTSn", lsioe_gpio, lsioe_spi4, lsioe_uart4, _, _, _, _, _,
		  _),
	PIN_GROUP(5, "XLSIOE_SPIU4_MOSI_TXD", lsioe_gpio, lsioe_spi4, lsioe_uart4, _, _, _, _, _,
		  _),
	PIN_GROUP(6, "XLSIOE_SPIU4_MISO_RXD", lsioe_gpio, lsioe_spi4, lsioe_uart4, _, _, _, _, _,
		  _),
	PIN_GROUP(7, "XLSIOE_SPIU4_CSn_CTSn", lsioe_gpio, lsioe_spi4, lsioe_uart4, _, _, _, _, _,
		  _),
	PIN_GROUP(8, "XLSIOE_I23C7_SCL", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(9, "XLSIOE_I23C7_SDA", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(10, "XLSIOE_GPIO19", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(11, "XLSIOE_GPIO20", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(12, "XLSIOE_GPIO21", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(13, "XLSIOE_GPIO22", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(14, "XLSIOE_GPIO23", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(15, "XLSIOE_GPIO24", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(16, "XLSIOE_GPIO25", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(17, "XLSIOE_GPIO26", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(18, "XLSIOE_GPIO27", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(19, "XLSIOE_GPIO28", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(20, "XLSIOE_GPIO29", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(21, "XLSIOE_GPIO30", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(22, "XLSIOE_GPIO31", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(23, "XLSIOE_GPIO32", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(24, "XLSIOE_GPIO33", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(25, "XLSIOE_I23C8_SCL", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(26, "XLSIOE_I23C8_SDA", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(27, "XLSIOE_GPIO34", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(28, "XLSIOE_I23C9_SCL", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(29, "XLSIOE_I23C9_SDA", lsioe_gpio, lsioe_i2c, lsioe_i3c, _, _, _, _, _, _),
	PIN_GROUP(30, "XLSIOE_SPIU5_SCLK_RTSn", lsioe_gpio, lsioe_spi5, lsioe_uart5, _, _, _, _, _,
		  _),
	PIN_GROUP(31, "XLSIOE_SPIU5_MOSI_TXD", lsioe_gpio, lsioe_spi5, lsioe_uart5, _, _, _, _, _,
		  _),
	PIN_GROUP(32, "XLSIOE_SPIU5_MISO_RXD", lsioe_gpio, lsioe_spi5, lsioe_uart5, _, _, _, _, _,
		  _),
	PIN_GROUP(33, "XLSIOE_SPIU5_CSn_CTSn", lsioe_gpio, lsioe_spi5, lsioe_uart5, _, _, _, _, _,
		  _),
	PIN_GROUP(34, "XLSIOE_GPIO35", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(35, "XLSIOE_GPIO36", lsioe_gpio, _, _, _, _, _, _, _, _),
	PIN_GROUP(36, "XLSIOE_GPIO37", lsioe_gpio, _, _, _, _, _, _, _, _),
};

static const struct google_pin_function google_mbu_lsioe_functions[] = {
	FUNCTION(lsioe_gpio),
	FUNCTION(lsioe_i2c),
	FUNCTION(lsioe_i3c),
	FUNCTION(lsioe_spi4),
	FUNCTION(lsioe_uart4),
	FUNCTION(lsioe_spi5),
	FUNCTION(lsioe_uart5),
};

#define MAX_NR_GPIO_LSIOE 37

static const struct google_pinctrl_soc_data mbu_lsioe_data = {
	.pins = google_mbu_lsioe,
	.npins = ARRAY_SIZE(google_mbu_lsioe),
	.groups = google_mbu_lsioe_groups,
	.ngroups = ARRAY_SIZE(google_mbu_lsioe_groups),
	.funcs = google_mbu_lsioe_functions,
	.nfuncs = ARRAY_SIZE(google_mbu_lsioe_functions),
	.ngpios = MAX_NR_GPIO_LSIOE,
	.regs = &mbu_regs,
};

static const struct of_device_id google_mbu_pinctrl_of_match[] = {
	{ .compatible = "google,mbu-pcie-pinctrl", .data = &mbu_pcie_data },
	{ .compatible = "google,mbu-hsios-stby-pinctrl", .data = &mbu_hsios_stby_data },
	{ .compatible = "google,mbu-hsios-pinctrl", .data = &mbu_hsios_data },
	{ .compatible = "google,mbu-aoss-audio-pinctrl", .data = &mbu_aoss_audio_data },
	{ .compatible = "google,mbu-aoss-pinctrl", .data = &mbu_aoss_data },
	{ .compatible = "google,mbu-gdmc-pinctrl", .data = &mbu_gdmc_data },
	{ .compatible = "google,mbu-lsios-pinctrl", .data = &mbu_lsios_data },
	{ .compatible = "google,mbu-lsioe-pinctrl", .data = &mbu_lsioe_data },
	{ }
};
MODULE_DEVICE_TABLE(of, google_mbu_pinctrl_of_match);

static struct platform_driver google_mbu_pinctrl_driver = {
	.probe = google_pinctrl_probe,
	.driver = {
		.name = "google-mbu-pinctrl",
		.of_match_table = google_mbu_pinctrl_of_match,
		.suppress_bind_attrs = true,
	},
};

static int __init google_mbu_pinctrl_init(void)
{
	return platform_driver_register(&google_mbu_pinctrl_driver);
}
arch_initcall(google_mbu_pinctrl_init);

MODULE_DESCRIPTION("Google Tensor G6 (malibu) pin controller driver");
MODULE_LICENSE("GPL");
