INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/APBMaster.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APBMaster
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/BTN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/BTN_APB_SLAVE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTN_APB_SLAVE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/Basic_computer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_computer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/Control_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/PWM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/PWM_APB_SLAVE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_APB_SLAVE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/RALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/OneDrive/Desktop/Facultate/anu3/SED/proiect/ALU.srcs/sim_1/new/TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
