$date
	Sun Oct 23 00:41:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1034983
b101 !
1"
#1034986
b101 &
b101 %
1$
#1034987
0"
#1034990
b10000 &
b10000 %
#1034994
b1000 &
b1000 %
#1034998
b100 &
b100 %
#1035002
b10 &
b10 %
#1035006
b1 &
1#
b1 %
#1035010
b0 &
b0 %
0#
0$
#2033080
b1010 !
1"
#2033082
b1010 &
b1010 %
1$
#2033083
0"
#2033086
b101 &
b101 %
#2033090
b10000 &
b10000 %
#2033094
b1000 &
b1000 %
#2033098
b100 &
b100 %
#2033102
b10 &
b10 %
#2033106
b1 &
b1 %
1#
#2033110
b0 &
0#
b0 %
0$
#3045599
b111 !
1"
#3045602
b111 &
b111 %
1$
#3045603
0"
#3045606
b10110 &
b10110 %
#3045610
b1011 &
b1011 %
#3045614
b100010 &
b100010 %
#3045618
b10001 &
b10001 %
#3045622
b110100 &
b110100 %
#3045626
b11010 &
b11010 %
#3045630
b1101 &
b1101 %
#3045634
b101000 &
b101000 %
#3045638
b10100 &
b10100 %
#3045642
b1010 &
b1010 %
#3045646
b101 &
b101 %
#3045650
b10000 &
b10000 %
#3045654
b1000 &
b1000 %
#3045658
b100 &
b100 %
#3045662
b10 &
b10 %
#3045666
b1 &
b1 %
1#
#3045670
b0 &
0#
b0 %
0$
#4500012
