sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/buf8b.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/buf8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/alu.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/alu.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/mux8x1x8e.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/mux8x1x8e.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/or2x8b.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/or2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/ssd4d0ftb.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/ssd4d0ftb.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/lshift.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/lshift.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/edetect.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/edetect.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/xor2x8b.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/xor2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/and2x8b.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/and2x8b.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/clkdiv20k.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/clkdiv20k.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/split8x4x4.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/super-simple-cpu/split8x4x4.sch
