scons: Reading SConscript files ...
Mkdir("/home/ubuntu/My_GEM5_Project/gem5/build/X86/gem5.build")
Checking for linker -Wl,--as-needed support... yes
Checking for compiler -gz support... yes
Checking for linker -gz support... yes
Info: Using Python config: python3-config
Checking for C header file Python.h... yes
Checking Python version... 3.10.12
Checking for accept(0,0,0) in C++ library None... yes
Checking for zlibVersion() in C++ library z... yes
Checking for C library tcmalloc_minimal... yes
Building in /home/ubuntu/My_GEM5_Project/gem5/build/X86
Variables file(s) /home/ubuntu/My_GEM5_Project/gem5/build/X86/gem5.build/variables or /home/ubuntu/My_GEM5_Project/gem5/build/variables/X86 not found,
  using defaults in /home/ubuntu/My_GEM5_Project/gem5/build_opts/X86
Checking size of struct kvm_xsave ... yes
Checking for backtrace_symbols_fd((void *)1, 0, 0) in C library None... yes
Checking for C header file linux/kvm.h... yes
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... yes
Checking for member exclude_host in struct perf_event_attr...yes
Checking for C header file linux/if_tun.h... yes
Checking for C header file fenv.h... yes
Checking for C header file png.h... no
Warning: Header file <png.h> not found.
         This host has no libpng library.
         Disabling support for PNG framebuffers.
Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... yes
Checking for C header file valgrind/valgrind.h... no
Checking for H5Fcreate("", 0, 0, 0) in C library hdf5... no
Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support.
Warning: While checking protoc version: [Errno 2] No such file or directory:
         'protoc'
Warning: Protocol buffer compiler (protoc) not found.
         Please install protobuf-compiler for tracing support.
Checking for shm_open("/test", 0, 0) in C library None... yes
Checking whether __i386__ is declared... no
Checking whether __x86_64__ is declared... yes
Generating LALR tables
WARNING: 4 shift/reduce conflicts
WARNING: 1 reduce/reduce conflict
WARNING: reduce/reduce conflict in state 98 resolved using rule (params -> empty)
WARNING: rejected rule (types -> empty) in state 98
Checking for compiler -Wno-self-assign-overloaded support... yes
Checking for linker -Wno-free-nonheap-object support... yes
scons: done reading SConscript files.
scons: Building targets ...
 [     CXX] src/python/gem5py.cc -> X86/python/gem5py.pyo
 [     CXX] src/python/embedded.cc -> X86/python/embedded.pyo
 [EMBED BLOB] src/python/importer.py, m5ImporterCode -> X86/python/m5ImporterCode.cc, X86/python/m5ImporterCode.hh
 [   SLICC] src/mem/ruby/protocol/MESI_Two_Level.slicc -> X86/mem/ruby/protocol/AccessPermission.cc, X86/mem/ruby/protocol/AccessPermission.hh, X86/mem/ruby/protocol/AccessType.cc, X86/mem/ruby/protocol/AccessType.hh, X86/mem/ruby/protocol/CacheRequestType.cc, X86/mem/ruby/protocol/CacheRequestType.hh, X86/mem/ruby/protocol/CacheResourceType.cc, X86/mem/ruby/protocol/CacheResourceType.hh, X86/mem/ruby/protocol/CoherenceRequestType.cc, X86/mem/ruby/protocol/CoherenceRequestType.hh, X86/mem/ruby/protocol/CoherenceResponseType.cc, X86/mem/ruby/protocol/CoherenceResponseType.hh, X86/mem/ruby/protocol/DMASequencerRequestType.cc, X86/mem/ruby/protocol/DMASequencerRequestType.hh, X86/mem/ruby/protocol/DMA_Controller.cc, X86/mem/ruby/protocol/DMA_Controller.hh, X86/mem/ruby/protocol/DMA_Controller.py, X86/mem/ruby/protocol/DMA_Event.cc, X86/mem/ruby/protocol/DMA_Event.hh, X86/mem/ruby/protocol/DMA_State.cc, X86/mem/ruby/protocol/DMA_State.hh, X86/mem/ruby/protocol/DMA_TBE.cc, X86/mem/ruby/protocol/DMA_TBE.hh, X86/mem/ruby/protocol/DMA_Transitions.cc, X86/mem/ruby/protocol/DMA_Wakeup.cc, X86/mem/ruby/protocol/DirectoryRequestType.cc, X86/mem/ruby/protocol/DirectoryRequestType.hh, X86/mem/ruby/protocol/Directory_Controller.cc, X86/mem/ruby/protocol/Directory_Controller.hh, X86/mem/ruby/protocol/Directory_Controller.py, X86/mem/ruby/protocol/Directory_Entry.cc, X86/mem/ruby/protocol/Directory_Entry.hh, X86/mem/ruby/protocol/Directory_Event.cc, X86/mem/ruby/protocol/Directory_Event.hh, X86/mem/ruby/protocol/Directory_State.cc, X86/mem/ruby/protocol/Directory_State.hh, X86/mem/ruby/protocol/Directory_TBE.cc, X86/mem/ruby/protocol/Directory_TBE.hh, X86/mem/ruby/protocol/Directory_Transitions.cc, X86/mem/ruby/protocol/Directory_Wakeup.cc, X86/mem/ruby/protocol/HtmCallbackMode.cc, X86/mem/ruby/protocol/HtmCallbackMode.hh, X86/mem/ruby/protocol/HtmFailedInCacheReason.cc, X86/mem/ruby/protocol/HtmFailedInCacheReason.hh, X86/mem/ruby/protocol/InvalidateGeneratorStatus.cc, X86/mem/ruby/protocol/InvalidateGeneratorStatus.hh, X86/mem/ruby/protocol/L1Cache_Controller.cc, X86/mem/ruby/protocol/L1Cache_Controller.hh, X86/mem/ruby/protocol/L1Cache_Controller.py, X86/mem/ruby/protocol/L1Cache_Entry.cc, X86/mem/ruby/protocol/L1Cache_Entry.hh, X86/mem/ruby/protocol/L1Cache_Event.cc, X86/mem/ruby/protocol/L1Cache_Event.hh, X86/mem/ruby/protocol/L1Cache_State.cc, X86/mem/ruby/protocol/L1Cache_State.hh, X86/mem/ruby/protocol/L1Cache_TBE.cc, X86/mem/ruby/protocol/L1Cache_TBE.hh, X86/mem/ruby/protocol/L1Cache_Transitions.cc, X86/mem/ruby/protocol/L1Cache_Wakeup.cc, X86/mem/ruby/protocol/L2Cache_Controller.cc, X86/mem/ruby/protocol/L2Cache_Controller.hh, X86/mem/ruby/protocol/L2Cache_Controller.py, X86/mem/ruby/protocol/L2Cache_Entry.cc, X86/mem/ruby/protocol/L2Cache_Entry.hh, X86/mem/ruby/protocol/L2Cache_Event.cc, X86/mem/ruby/protocol/L2Cache_Event.hh, X86/mem/ruby/protocol/L2Cache_State.cc, X86/mem/ruby/protocol/L2Cache_State.hh, X86/mem/ruby/protocol/L2Cache_TBE.cc, X86/mem/ruby/protocol/L2Cache_TBE.hh, X86/mem/ruby/protocol/L2Cache_Transitions.cc, X86/mem/ruby/protocol/L2Cache_Wakeup.cc, X86/mem/ruby/protocol/LinkDirection.cc, X86/mem/ruby/protocol/LinkDirection.hh, X86/mem/ruby/protocol/LockStatus.cc, X86/mem/ruby/protocol/LockStatus.hh, X86/mem/ruby/protocol/MachineType.cc, X86/mem/ruby/protocol/MachineType.hh, X86/mem/ruby/protocol/MaskPredictorIndex.cc, X86/mem/ruby/protocol/MaskPredictorIndex.hh, X86/mem/ruby/protocol/MaskPredictorTraining.cc, X86/mem/ruby/protocol/MaskPredictorTraining.hh, X86/mem/ruby/protocol/MaskPredictorType.cc, X86/mem/ruby/protocol/MaskPredictorType.hh, X86/mem/ruby/protocol/MemoryControlRequestType.cc, X86/mem/ruby/protocol/MemoryControlRequestType.hh, X86/mem/ruby/protocol/MemoryMsg.cc, X86/mem/ruby/protocol/MemoryMsg.hh, X86/mem/ruby/protocol/MemoryRequestType.cc, X86/mem/ruby/protocol/MemoryRequestType.hh, X86/mem/ruby/protocol/MessageSizeType.cc, X86/mem/ruby/protocol/MessageSizeType.hh, X86/mem/ruby/protocol/PrefetchBit.cc, X86/mem/ruby/protocol/PrefetchBit.hh, X86/mem/ruby/protocol/RequestMsg.cc, X86/mem/ruby/protocol/RequestMsg.hh, X86/mem/ruby/protocol/RequestStatus.cc, X86/mem/ruby/protocol/RequestStatus.hh, X86/mem/ruby/protocol/ResponseMsg.cc, X86/mem/ruby/protocol/ResponseMsg.hh, X86/mem/ruby/protocol/RubyAccessMode.cc, X86/mem/ruby/protocol/RubyAccessMode.hh, X86/mem/ruby/protocol/RubyRequestType.cc, X86/mem/ruby/protocol/RubyRequestType.hh, X86/mem/ruby/protocol/SequencerMsg.cc, X86/mem/ruby/protocol/SequencerMsg.hh, X86/mem/ruby/protocol/SequencerRequestType.cc, X86/mem/ruby/protocol/SequencerRequestType.hh, X86/mem/ruby/protocol/SequencerStatus.cc, X86/mem/ruby/protocol/SequencerStatus.hh, X86/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc, X86/mem/ruby/protocol/SeriesRequestGeneratorStatus.hh, X86/mem/ruby/protocol/TesterStatus.cc, X86/mem/ruby/protocol/TesterStatus.hh, X86/mem/ruby/protocol/TransitionResult.cc, X86/mem/ruby/protocol/TransitionResult.hh, X86/mem/ruby/protocol/Types.hh
MESI_Two_Level-L1cache.sm:246: Warning: Non-void return ignored, return type is 'bool'
MESI_Two_Level-L1cache.sm:248: Warning: Non-void return ignored, return type is 'bool'
MESI_Two_Level-L1cache.sm:887: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-L1cache.sm:999: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-L1cache.sm:740: Warning: Unused action: e_sendAckToRequestor, send invalidate ack to requestor (could be L2 or L1)
MESI_Two_Level-L2cache.sm:235: Warning: Non-void return ignored, return type is 'bool'
MESI_Two_Level-L2cache.sm:237: Warning: Non-void return ignored, return type is 'bool'
MESI_Two_Level-L2cache.sm:594: Warning: Unused action: fw_sendFwdInvToSharers, invalidate sharers for request
MESI_Two_Level-L2cache.sm:764: Warning: Unused action: kk_removeRequestSharer, Remove L1 Request sharer from list
MESI_Two_Level-L2cache.sm:780: Warning: Unused action: mm_markExclusive, set the exclusive owner
MESI_Two_Level-dir.sm:160: Warning: Non-void return ignored, return type is 'bool'
MESI_Two_Level-dir.sm:294: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-dir.sm:298: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-dir.sm:302: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-dir.sm:348: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-dir.sm:351: Warning: Unused action: p_popIncomingDMARequestQueue, Pop incoming DMA queue
MESI_Two_Level-dma.sm:189: Warning: Non-void return ignored, return type is 'Tick'
MESI_Two_Level-dma.sm:193: Warning: Non-void return ignored, return type is 'Tick'
 [ DEFINES]  -> X86/python/m5/defines.py
 [CONFIG H] HAVE_DEPRECATED_NAMESPACE, 1 -> X86/config/have_deprecated_namespace.hh
 [ISA DESC] src/arch/x86/isa/main.isa -> X86/arch/x86/generated/decoder-g.cc.inc, X86/arch/x86/generated/decoder-ns.cc.inc, X86/arch/x86/generated/decode-method.cc.inc, X86/arch/x86/generated/decoder.hh, X86/arch/x86/generated/decoder-g.hh.inc, X86/arch/x86/generated/decoder-ns.hh.inc, X86/arch/x86/generated/exec-g.cc.inc, X86/arch/x86/generated/exec-ns.cc.inc, X86/arch/x86/generated/decoder.cc, X86/arch/x86/generated/inst-constrs.cc, X86/arch/x86/generated/generic_cpu_exec.cc
Generating LALR tables
 [CONFIG H] HAVE_PERF_ATTR_EXCLUDE_HOST, 1 -> X86/config/have_perf_attr_exclude_host.hh
 [     CXX] src/arch/generic/htm.cc -> X86/arch/generic/htm.o
 [     CXX] src/sim/async.cc -> X86/sim/async.o
 [     CXX] src/sim/backtrace_glibc.cc -> X86/sim/backtrace_glibc.o
 [     CXX] src/sim/cur_tick.cc -> X86/sim/cur_tick.o
 [VER TAGS]  -> X86/sim/tags.cc
 [     CXX] src/sim/py_interact.cc -> X86/sim/py_interact.o
 [     CXX] src/sim/init.cc -> X86/sim/init.o
 [     CXX] src/sim/main.cc -> X86/sim/main.o
 [     CXX] src/sim/python.cc -> X86/sim/python.o
 [     CXX] src/sim/se_signal.cc -> X86/sim/se_signal.o
 [     CXX] src/sim/linear_solver.cc -> X86/sim/linear_solver.o
 [     CXX] src/python/embedded.cc -> X86/python/embedded.o
 [CONFIG H] HAVE_HDF5, 0 -> X86/config/have_hdf5.hh
 [CONFIG H] HAVE_PROTOBUF, 0 -> X86/config/have_protobuf.hh
Generating LALR tables
 [CONFIG H] HAVE_TUNTAP, 1 -> X86/config/have_tuntap.hh
 [     CXX] src/base/atomicio.cc -> X86/base/atomicio.o
 [     CXX] src/base/bitfield.cc -> X86/base/bitfield.o
 [CONFIG H] HAVE_PNG, 0 -> X86/config/have_png.hh
 [CONFIG H] HAVE_FENV, 1 -> X86/config/have_fenv.hh
 [CONFIG H] HAVE_VALGRIND, 0 -> X86/config/have_valgrind.hh
 [CONFIG H] USE_POSIX_CLOCK, 1 -> X86/config/use_posix_clock.hh
 [     CXX] src/base/version.cc -> X86/base/version.o
 [     CXX] src/base/temperature.cc -> X86/base/temperature.o
 [     CXX] src/base/types.cc -> X86/base/types.o
 [     CXX] src/mem/htm.cc -> X86/mem/htm.o
 [     CXX] src/mem/ruby/common/BoolVec.cc -> X86/mem/ruby/common/BoolVec.o
 [     CXX] src/mem/ruby/common/IntVec.cc -> X86/mem/ruby/common/IntVec.o
 [CONFIG H] BUILD_GPU, 0 -> X86/config/build_gpu.hh
 [     CXX] src/base/time.cc -> X86/base/time.o
 [     CXX] src/base/fiber.cc -> X86/base/fiber.o
 [     CXX] src/base/fenv.cc -> X86/base/fenv.o
 [    LINK]  -> X86/gem5py
 [     CXX] src/python/pybind11/stats.cc -> X86/python/pybind11/stats.o
 [     CXX] X86/sim/tags.cc -> .o
 [     CXX] src/cpu/kvm/perfevent.cc -> X86/cpu/kvm/perfevent.o
 [     CXX] X86/mem/ruby/protocol/LinkDirection.cc -> .o
 [     CXX] X86/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc -> .o
 [MAKE INC] src/mem/ruby/structures/TBETable.hh -> X86/mem/ruby/protocol/TBETable.hh
 [MAKE INC] src/mem/ruby/common/BoolVec.hh -> X86/mem/ruby/protocol/BoolVec.hh
 [MAKE INC] src/mem/ruby/common/MachineID.hh -> X86/mem/ruby/protocol/MachineID.hh
 [MAKE INC] src/mem/ruby/common/NetDest.hh -> X86/mem/ruby/protocol/NetDest.hh
 [MAKE INC] src/mem/ruby/common/Set.hh -> X86/mem/ruby/protocol/Set.hh
 [     CXX] X86/mem/ruby/protocol/PrefetchBit.cc -> .o
 [     CXX] X86/mem/ruby/protocol/AccessPermission.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Event.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_Event.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MaskPredictorTraining.cc -> .o
 [     CXX] X86/mem/ruby/protocol/HtmFailedInCacheReason.cc -> .o
 [     CXX] X86/mem/ruby/protocol/CoherenceRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/InvalidateGeneratorStatus.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MessageSizeType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/RubyRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_Event.cc -> .o
 [     CXX] src/mem/ruby/profiler/AccessTraceForAddress.cc -> X86/mem/ruby/profiler/AccessTraceForAddress.o
 [     CXX] X86/mem/ruby/protocol/MaskPredictorIndex.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMASequencerRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/HtmCallbackMode.cc -> .o
 [ TRACING]  -> X86/debug/LocalApic.cc
 [ TRACING]  -> X86/debug/GDBAcc.cc
 [ TRACING]  -> X86/debug/VIO.hh
 [ TRACING]  -> X86/debug/EthernetDMA.cc
 [ TRACING]  -> X86/debug/I8254.hh
 [ TRACING]  -> X86/debug/PciDevice.cc
 [ TRACING]  -> X86/debug/DRAMSim2.cc
 [EMBED PY] src/arch/x86/X86ISA.py -> X86/arch/x86/X86ISA.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc
 [ TRACING]  -> X86/debug/CMOS.cc
 [ TRACING]  -> X86/debug/Uart.hh
 [     CXX] X86/arch/x86/X86ISA.py.cc -> .o
 [     CXX] X86/arch/x86/X86ISA.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DRAMSim2.hh
 [ TRACING]  -> X86/debug/EthernetDMA.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/__init__.py -> X86/python/gem5/components/cachehierarchies/chi/__init__.py.cc
 [ TRACING]  -> X86/debug/RubyHitMiss.cc
 [ TRACING]  -> X86/debug/RubyCache.cc
 [ TRACING]  -> X86/debug/LupioIPI.cc
 [EMBED PY] src/python/m5/internal/params.py -> X86/python/m5/internal/params.py.cc
 [     CXX] X86/debug/DRAMSim2.cc -> .o
 [     CXX] X86/debug/EthernetDMA.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/LupioIPI.hh
 [ TRACING]  -> X86/debug/RubyCache.hh
 [     CXX] X86/python/m5/internal/params.py.cc -> .o
 [ TRACING]  -> X86/debug/RubyHitMiss.hh
 [     CXX] X86/debug/LupioIPI.cc -> .o
 [     CXX] X86/debug/RubyCache.cc -> .o
 [     CXX] X86/python/m5/internal/params.py.cc -> .pyo
 [     CXX] X86/debug/RubyHitMiss.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/multi_channel.py -> X86/python/gem5/components/memory/multi_channel.py.cc
 [ TRACING]  -> X86/debug/LocalApic.hh
 [EMBED PY] src/cpu/simple/BaseAtomicSimpleCPU.py -> X86/cpu/simple/BaseAtomicSimpleCPU.py.cc
 [     CXX] X86/python/gem5/components/memory/multi_channel.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/multi_channel.py.cc -> .o
 [     CXX] X86/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .o
 [     CXX] X86/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .pyo
 [     CXX] X86/debug/LocalApic.cc -> .o
 [EMBED PY] X86/mem/ruby/protocol/Directory_Controller.py -> .cc
 [ TRACING]  -> X86/debug/LSQ.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/__init__.py -> X86/python/gem5/components/cachehierarchies/classic/__init__.py.cc
 [     CXX] X86/mem/ruby/protocol/Directory_Controller.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .pyo
 [     CXX] X86/mem/ruby/protocol/Directory_Controller.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr3.py -> X86/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc
 [EMBED PY] src/python/gem5/resources/client_api/client_wrapper.py -> X86/python/gem5/resources/client_api/client_wrapper.py.cc
 [ TRACING]  -> X86/debug/SyscallAll.cc
 [ TRACING]  -> X86/debug/CxxConfig.cc
 [ TRACING]  -> X86/debug/StatEvents.cc
 [ TRACING]  -> X86/debug/PciDevice.hh
 [EMBED PY] src/python/gem5/resources/looppoint.py -> X86/python/gem5/resources/looppoint.py.cc
 [ TRACING]  -> X86/debug/QemuFwCfgVerbose.cc
 [     CXX] X86/python/gem5/resources/client_api/client_wrapper.py.cc -> .o
 [     CXX] X86/python/gem5/resources/client_api/client_wrapper.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .pyo
 [ TRACING]  -> X86/debug/StatEvents.hh
 [ TRACING]  -> X86/debug/SyscallAll.hh
 [ TRACING]  -> X86/debug/CMOS.hh
 [EMBED PY] src/cpu/simple/AtomicSimpleCPU.py -> X86/cpu/simple/AtomicSimpleCPU.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc
 [ TRACING]  -> X86/debug/CacheVerbose.hh
 [EMBED PY] src/cpu/testers/traffic_gen/GUPSGen.py -> X86/cpu/testers/traffic_gen/GUPSGen.py.cc
 [ TRACING]  -> X86/debug/DiskImageWrite.cc
 [     CXX] X86/debug/PciDevice.cc -> .o
 [     CXX] X86/python/gem5/resources/looppoint.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/looppoint.py.cc -> .o
 [     CXX] X86/cpu/simple/AtomicSimpleCPU.py.cc -> .o
 [     CXX] X86/debug/StatEvents.cc -> .o
 [     CXX] X86/cpu/simple/AtomicSimpleCPU.py.cc -> .pyo
 [     CXX] X86/cpu/testers/traffic_gen/GUPSGen.py.cc -> .o
 [     CXX] X86/cpu/testers/traffic_gen/GUPSGen.py.cc -> .pyo
 [     CXX] X86/debug/CMOS.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi.py.cc -> .pyo
 [ TRACING]  -> X86/debug/MemTest.cc
 [ TRACING]  -> X86/debug/ClockDomain.cc
 [ TRACING]  -> X86/debug/GDBAcc.hh
 [EMBED PY] src/python/gem5/components/boards/experimental/lupv_board.py -> X86/python/gem5/components/boards/experimental/lupv_board.py.cc
 [     CXX] X86/debug/GDBAcc.cc -> .o
 [     CXX] X86/python/gem5/components/boards/experimental/lupv_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/experimental/lupv_board.py.cc -> .o
 [ TRACING]  -> X86/debug/O3CPU.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc
 [ TRACING]  -> X86/debug/ExecSymbol.cc
 [ TRACING]  -> X86/debug/I8042.cc
 [ TRACING]  -> X86/debug/MemTest.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ExecSymbol.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .o
 [     CXX] X86/debug/MemTest.cc -> .o
 [     CXX] X86/debug/ExecSymbol.cc -> .o
 [ TRACING]  -> X86/debug/Stack.cc
 [EMBED PY] src/arch/x86/X86CPU.py -> X86/arch/x86/X86CPU.py.cc
 [     CXX] X86/arch/x86/X86CPU.py.cc -> .pyo
 [     CXX] X86/arch/x86/X86CPU.py.cc -> .o
 [ TRACING]  -> X86/debug/LSQ.hh
 [     CXX] X86/debug/LSQ.cc -> .o
 [ TRACING]  -> X86/debug/NoncoherentXBar.cc
 [ TRACING]  -> X86/debug/KvmContext.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .o
 [EMBED PY] src/mem/MemChecker.py -> X86/mem/MemChecker.py.cc
 [     CXX] X86/mem/MemChecker.py.cc -> .pyo
 [     CXX] X86/mem/MemChecker.py.cc -> .o
 [ TRACING]  -> X86/debug/CCRegs.cc
 [EMBED PY] src/python/gem5/resources/client.py -> X86/python/gem5/resources/client.py.cc
 [     CXX] X86/python/gem5/resources/client.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/client.py.cc -> .o
 [ TRACING]  -> X86/debug/VecPredRegs.cc
 [ TRACING]  -> X86/debug/QemuFwCfgVerbose.hh
 [ TRACING]  -> X86/debug/ThermalDomain.cc
 [ TRACING]  -> X86/debug/RubyNetwork.cc
 [     CXX] X86/debug/QemuFwCfgVerbose.cc -> .o
 [ TRACING]  -> X86/debug/DiskImageWrite.hh
 [ TRACING]  -> X86/debug/RubyNetwork.hh
 [EMBED PY] src/mem/SimpleMemory.py -> X86/mem/SimpleMemory.py.cc
 [ TRACING]  -> X86/debug/I8042.hh
 [     CXX] X86/debug/DiskImageWrite.cc -> .o
 [     CXX] X86/debug/RubyNetwork.cc -> .o
 [     CXX] X86/mem/SimpleMemory.py.cc -> .pyo
 [     CXX] X86/mem/SimpleMemory.py.cc -> .o
 [     CXX] X86/debug/I8042.cc -> .o
 [ TRACING]  -> X86/debug/ClockDomain.hh
 [EMBED PY] src/mem/ThreadBridge.py -> X86/mem/ThreadBridge.py.cc
 [EMBED PY] src/python/gem5/components/processors/simple_core.py -> X86/python/gem5/components/processors/simple_core.py.cc
 [     CXX] X86/debug/ClockDomain.cc -> .o
 [     CXX] X86/mem/ThreadBridge.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/simple_core.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/simple_core.py.cc -> .pyo
 [     CXX] X86/mem/ThreadBridge.py.cc -> .pyo
 [ TRACING]  -> X86/debug/MinorTiming.cc
 [ TRACING]  -> X86/debug/HtmCpu.cc
 [ TRACING]  -> X86/debug/O3CPU.hh
 [EMBED PY] src/python/gem5/utils/multiprocessing/_command_line.py -> X86/python/gem5/utils/multiprocessing/_command_line.py.cc
 [ TRACING]  -> X86/debug/TerminalVerbose.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc
 [     CXX] X86/debug/O3CPU.cc -> .o
 [     CXX] X86/python/gem5/utils/multiprocessing/_command_line.py.cc -> .o
 [     CXX] X86/python/gem5/utils/multiprocessing/_command_line.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/test_board.py -> X86/python/gem5/components/boards/test_board.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/test_board.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/test_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/directory.py.cc -> .pyo
 [EMBED PY] src/dev/qemu/QemuFwCfg.py -> X86/dev/qemu/QemuFwCfg.py.cc
 [     CXX] X86/dev/qemu/QemuFwCfg.py.cc -> .pyo
 [     CXX] X86/dev/qemu/QemuFwCfg.py.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/complex_generator.py -> X86/python/gem5/components/processors/complex_generator.py.cc
 [     CXX] X86/python/gem5/components/processors/complex_generator.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/complex_generator.py.cc -> .o
 [EMBED PY] src/python/m5/options.py -> X86/python/m5/options.py.cc
 [     CXX] X86/python/m5/options.py.cc -> .o
 [     CXX] X86/python/m5/options.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ThermalDomain.hh
 [ TRACING]  -> X86/debug/ExternalPort.cc
 [     CXX] X86/debug/ThermalDomain.cc -> .o
 [ TRACING]  -> X86/debug/LupioBLK.cc
 [EMBED PY] src/python/m5/internal/__init__.py -> X86/python/m5/internal/__init__.py.cc
 [EMBED PY] src/python/gem5/prebuilt/__init__.py -> X86/python/gem5/prebuilt/__init__.py.cc
 [ TRACING]  -> X86/debug/LupioBLK.hh
 [     CXX] X86/python/gem5/prebuilt/__init__.py.cc -> .pyo
 [     CXX] X86/python/m5/internal/__init__.py.cc -> .o
 [     CXX] X86/debug/LupioBLK.cc -> .o
 [     CXX] X86/python/m5/internal/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/__init__.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/simple.py -> X86/python/gem5/components/memory/simple.py.cc
 [     CXX] X86/python/gem5/components/memory/simple.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/simple.py.cc -> .pyo
 [EMBED PY] src/cpu/minor/BaseMinorCPU.py -> X86/cpu/minor/BaseMinorCPU.py.cc
 [ TRACING]  -> X86/debug/Stack.hh
 [     CXX] X86/cpu/minor/BaseMinorCPU.py.cc -> .o
 [     CXX] X86/debug/Stack.cc -> .o
 [     CXX] X86/cpu/minor/BaseMinorCPU.py.cc -> .pyo
 [EMBED PY] src/python/gem5/simulate/exit_event_generators.py -> X86/python/gem5/simulate/exit_event_generators.py.cc
 [ TRACING]  -> X86/debug/NoncoherentXBar.hh
 [     CXX] X86/python/gem5/simulate/exit_event_generators.py.cc -> .pyo
 [     CXX] X86/debug/NoncoherentXBar.cc -> .o
 [     CXX] X86/python/gem5/simulate/exit_event_generators.py.cc -> .o
 [ TRACING]  -> X86/debug/KvmContext.hh
 [EMBED PY] src/mem/ExternalSlave.py -> X86/mem/ExternalSlave.py.cc
 [     CXX] X86/debug/KvmContext.cc -> .o
 [EMBED PY] src/cpu/BaseCPU.py -> X86/cpu/BaseCPU.py.cc
 [ TRACING]  -> X86/debug/CCRegs.hh
 [     CXX] X86/mem/ExternalSlave.py.cc -> .o
 [     CXX] X86/mem/ExternalSlave.py.cc -> .pyo
 [     CXX] X86/cpu/BaseCPU.py.cc -> .o
 [     CXX] X86/debug/CCRegs.cc -> .o
 [     CXX] X86/cpu/BaseCPU.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VecPredRegs.hh
 [     CXX] X86/debug/VecPredRegs.cc -> .o
 [ TRACING]  -> X86/debug/CacheTags.cc
 [ TRACING]  -> X86/debug/QemuFwCfg.cc
 [EMBED PY] src/python/m5/stats/gem5stats.py -> X86/python/m5/stats/gem5stats.py.cc
 [EMBED PY] src/arch/generic/BaseTLB.py -> X86/arch/generic/BaseTLB.py.cc
 [EMBED PY] src/sim/System.py -> X86/sim/System.py.cc
 [     CXX] X86/python/m5/stats/gem5stats.py.cc -> .o
 [     CXX] X86/python/m5/stats/gem5stats.py.cc -> .pyo
 [     CXX] X86/arch/generic/BaseTLB.py.cc -> .o
 [     CXX] X86/sim/System.py.cc -> .pyo
 [     CXX] X86/sim/System.py.cc -> .o
 [     CXX] X86/arch/generic/BaseTLB.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DiskImageRead.cc
 [ TRACING]  -> X86/debug/AnnotateVerbose.cc
 [EMBED PY] src/cpu/DummyChecker.py -> X86/cpu/DummyChecker.py.cc
 [ TRACING]  -> X86/debug/AnnotateVerbose.hh
 [     CXX] X86/cpu/DummyChecker.py.cc -> .o
 [     CXX] X86/debug/AnnotateVerbose.cc -> .o
 [     CXX] X86/cpu/DummyChecker.py.cc -> .pyo
 [ TRACING]  -> X86/debug/EthernetCksum.cc
 [ TRACING]  -> X86/debug/EthernetCksum.hh
 [     CXX] X86/debug/EthernetCksum.cc -> .o
 [ TRACING]  -> X86/debug/MinorTiming.hh
 [     CXX] X86/debug/MinorTiming.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr2.py -> X86/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc
 [EMBED PY] src/python/gem5/resources/client_api/atlasclient.py -> X86/python/gem5/resources/client_api/atlasclient.py.cc
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .o
 [     CXX] X86/python/gem5/resources/client_api/atlasclient.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/client_api/atlasclient.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HtmCpu.hh
 [     CXX] X86/debug/HtmCpu.cc -> .o
 [EMBED PY] src/python/gem5/resources/md5_utils.py -> X86/python/gem5/resources/md5_utils.py.cc
 [     CXX] X86/python/gem5/resources/md5_utils.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/md5_utils.py.cc -> .o
 [ TRACING]  -> X86/debug/StackDist.cc
 [ TRACING]  -> X86/debug/MemDepUnit.cc
 [EMBED PY] src/sim/power/PowerModel.py -> X86/sim/power/PowerModel.py.cc
 [ TRACING]  -> X86/debug/TerminalVerbose.hh
 [ TRACING]  -> X86/debug/QemuFwCfg.hh
 [     CXX] X86/sim/power/PowerModel.py.cc -> .pyo
 [     CXX] X86/debug/QemuFwCfg.cc -> .o
 [     CXX] X86/debug/TerminalVerbose.cc -> .o
 [     CXX] X86/sim/power/PowerModel.py.cc -> .o
 [ TRACING]  -> X86/debug/RubyTest.cc
 [EMBED PY] src/base/Graphics.py -> X86/base/Graphics.py.cc
 [ TRACING]  -> X86/debug/RubyProtocol.cc
 [ TRACING]  -> X86/debug/ExternalPort.hh
 [     CXX] X86/base/Graphics.py.cc -> .pyo
 [     CXX] X86/base/Graphics.py.cc -> .o
 [ TRACING]  -> X86/debug/DiskImageRead.hh
 [     CXX] X86/debug/ExternalPort.cc -> .o
 [     CXX] X86/debug/DiskImageRead.cc -> .o
 [EMBED PY] src/mem/CommMonitor.py -> X86/mem/CommMonitor.py.cc
 [ TRACING]  -> X86/debug/GUPSGen.cc
 [EMBED PY] src/python/m5/ext/pystats/simstat.py -> X86/python/m5/ext/pystats/simstat.py.cc
 [EMBED PY] src/python/gem5/components/boards/experimental/__init__.py -> X86/python/gem5/components/boards/experimental/__init__.py.cc
 [     CXX] X86/mem/CommMonitor.py.cc -> .o
 [     CXX] X86/mem/CommMonitor.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/simstat.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/simstat.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/experimental/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/experimental/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/PowerDomain.cc
 [ TRACING]  -> X86/debug/Stats.cc
 [ TRACING]  -> X86/debug/RubyTest.hh
 [ TRACING]  -> X86/debug/CacheTags.hh
 [ TRACING]  -> X86/debug/WorkItems.cc
 [     CXX] X86/debug/RubyTest.cc -> .o
 [     CXX] X86/debug/CacheTags.cc -> .o
 [ TRACING]  -> X86/debug/GUPSGen.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .o
 [     CXX] X86/debug/GUPSGen.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .o
 [ TRACING]  -> X86/debug/StackDist.hh
 [     CXX] src/mem/stack_dist_calc.cc -> X86/mem/stack_dist_calc.o
 [     CXX] X86/debug/StackDist.cc -> .o
 [ TRACING]  -> X86/debug/ExecResult.cc
 [ TRACING]  -> X86/debug/ExecResult.hh
 [EMBED PY] src/python/gem5/resources/__init__.py -> X86/python/gem5/resources/__init__.py.cc
 [     CXX] X86/debug/ExecResult.cc -> .o
 [     CXX] X86/python/gem5/resources/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/resources/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyProtocol.hh
 [EMBED PY] src/dev/serial/Uart.py -> X86/dev/serial/Uart.py.cc
 [     CXX] X86/debug/RubyProtocol.cc -> .o
 [     CXX] X86/dev/serial/Uart.py.cc -> .pyo
 [     CXX] X86/dev/serial/Uart.py.cc -> .o
 [EMBED PY] src/systemc/tlm_bridge/TlmBridge.py -> X86/systemc/tlm_bridge/TlmBridge.py.cc
 [ TRACING]  -> X86/debug/TageSCL.cc
 [     CXX] X86/systemc/tlm_bridge/TlmBridge.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Context.hh
 [ TRACING]  -> X86/debug/PseudoInst.cc
 [EMBED PY] src/mem/cache/Cache.py -> X86/mem/cache/Cache.py.cc
 [EMBED PY] src/mem/qos/QoSTurnaround.py -> X86/mem/qos/QoSTurnaround.py.cc
 [     CXX] X86/mem/cache/Cache.py.cc -> .o
 [     CXX] X86/mem/cache/Cache.py.cc -> .pyo
 [     CXX] X86/mem/qos/QoSTurnaround.py.cc -> .pyo
 [ TRACING]  -> X86/debug/CFI.cc
 [ TRACING]  -> X86/debug/Kvm.cc
 [EMBED PY] src/python/gem5/components/processors/random_generator.py -> X86/python/gem5/components/processors/random_generator.py.cc
 [ TRACING]  -> X86/debug/TLB.cc
 [ TRACING]  -> X86/debug/PowerDomain.hh
 [     CXX] X86/python/gem5/components/processors/random_generator.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/random_generator.py.cc -> .pyo
 [     CXX] X86/debug/PowerDomain.cc -> .o
 [EMBED PY] src/sim/power/MathExprPowerModel.py -> X86/sim/power/MathExprPowerModel.py.cc
 [     CXX] X86/sim/power/MathExprPowerModel.py.cc -> .o
 [     CXX] X86/sim/power/MathExprPowerModel.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multiprocessing/__init__.py -> X86/python/gem5/utils/multiprocessing/__init__.py.cc
 [ TRACING]  -> X86/debug/Stats.hh
 [     CXX] X86/python/gem5/utils/multiprocessing/__init__.py.cc -> .o
 [     CXX] src/base/stats/group.cc -> X86/base/stats/group.o
 [     CXX] X86/debug/Stats.cc -> .o
 [     CXX] X86/python/gem5/utils/multiprocessing/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyGenerated.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc
 [EMBED PY] src/python/gem5/components/boards/simple_board.py -> X86/python/gem5/components/boards/simple_board.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc
 [EMBED PY] src/python/gem5/components/processors/complex_generator_core.py -> X86/python/gem5/components/processors/complex_generator_core.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/simple_board.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/complex_generator_core.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/complex_generator_core.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/ruby_network_components.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/simple_board.py.cc -> .pyo
 [EMBED PY] src/python/m5/main.py -> X86/python/m5/main.py.cc
 [     CXX] X86/python/m5/main.py.cc -> .pyo
 [     CXX] X86/python/m5/main.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_three_level_cache_hierarchy.py.cc -> .pyo
 [ TRACING]  -> X86/debug/WorkItems.hh
 [     CXX] X86/debug/WorkItems.cc -> .o
 [EMBED PY] src/dev/BadDevice.py -> X86/dev/BadDevice.py.cc
 [     CXX] X86/dev/BadDevice.py.cc -> .o
 [     CXX] X86/dev/BadDevice.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dramsim_3.py -> X86/python/gem5/components/memory/dramsim_3.py.cc
 [     CXX] X86/python/gem5/components/memory/dramsim_3.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/dramsim_3.py.cc -> .o
 [ TRACING]  -> X86/debug/MinorTrace.cc
 [ TRACING]  -> X86/debug/Fetch.cc
 [EMBED PY] src/mem/DRAMInterface.py -> X86/mem/DRAMInterface.py.cc
 [     CXX] X86/mem/DRAMInterface.py.cc -> .o
 [     CXX] X86/mem/DRAMInterface.py.cc -> .pyo
 [ TRACING]  -> X86/debug/FloatRegs.hh
 [EMBED PY] src/python/gem5/simulate/exit_event.py -> X86/python/gem5/simulate/exit_event.py.cc
 [ TRACING]  -> X86/debug/VecRegs.cc
 [     CXX] X86/python/gem5/simulate/exit_event.py.cc -> .o
 [     CXX] X86/python/gem5/simulate/exit_event.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Terminal.cc
 [ TRACING]  -> X86/debug/NVM.cc
 [EMBED PY] src/python/m5/ext/pystats/jsonloader.py -> X86/python/m5/ext/pystats/jsonloader.py.cc
 [     CXX] X86/python/m5/ext/pystats/jsonloader.py.cc -> .o
 [     CXX] X86/python/m5/ext/pystats/jsonloader.py.cc -> .pyo
 [EMBED PY] src/arch/x86/bios/E820.py -> X86/arch/x86/bios/E820.py.cc
 [ TRACING]  -> X86/debug/TageSCL.hh
 [     CXX] X86/arch/x86/bios/E820.py.cc -> .pyo
 [     CXX] X86/debug/TageSCL.cc -> .o
 [     CXX] X86/arch/x86/bios/E820.py.cc -> .o
 [EMBED PY] src/dev/virtio/VirtIO9P.py -> X86/dev/virtio/VirtIO9P.py.cc
 [EMBED PY] src/cpu/o3/BaseO3CPU.py -> X86/cpu/o3/BaseO3CPU.py.cc
 [     CXX] X86/dev/virtio/VirtIO9P.py.cc -> .pyo
 [     CXX] X86/cpu/o3/BaseO3CPU.py.cc -> .pyo
 [     CXX] X86/cpu/o3/BaseO3CPU.py.cc -> .o
 [     CXX] X86/dev/virtio/VirtIO9P.py.cc -> .o
 [ TRACING]  -> X86/debug/PseudoInst.hh
 [EMBED PY] src/python/m5/util/__init__.py -> X86/python/m5/util/__init__.py.cc
 [ TRACING]  -> X86/debug/CFI.hh
 [     CXX] X86/debug/PseudoInst.cc -> .o
 [     CXX] X86/python/m5/util/__init__.py.cc -> .o
 [     CXX] X86/debug/CFI.cc -> .o
 [     CXX] X86/python/m5/util/__init__.py.cc -> .pyo
 [EMBED PY] src/cpu/minor/MinorCPU.py -> X86/cpu/minor/MinorCPU.py.cc
 [     CXX] X86/cpu/minor/MinorCPU.py.cc -> .o
 [     CXX] X86/cpu/minor/MinorCPU.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/hmc.py -> X86/python/gem5/components/memory/dram_interfaces/hmc.py.cc
 [EMBED PY] src/python/gem5/resources/client_api/jsonclient.py -> X86/python/gem5/resources/client_api/jsonclient.py.cc
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/client_api/jsonclient.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/client_api/jsonclient.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .o
 [EMBED PY] src/mem/ruby/network/simple/SimpleNetwork.py -> X86/mem/ruby/network/simple/SimpleNetwork.py.cc
 [     CXX] X86/mem/ruby/network/simple/SimpleNetwork.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l1icache.py -> X86/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .o
 [EMBED PY] src/sim/ClockDomain.py -> X86/sim/ClockDomain.py.cc
 [     CXX] X86/sim/ClockDomain.py.cc -> .pyo
 [     CXX] X86/sim/ClockDomain.py.cc -> .o
 [ TRACING]  -> X86/debug/CacheRepl.cc
 [EMBED PY] src/mem/ruby/network/simple/SimpleLink.py -> X86/mem/ruby/network/simple/SimpleLink.py.cc
 [     CXX] X86/mem/ruby/network/simple/SimpleLink.py.cc -> .pyo
 [EMBED PY] src/dev/net/Ethernet.py -> X86/dev/net/Ethernet.py.cc
 [     CXX] X86/dev/net/Ethernet.py.cc -> .pyo
 [     CXX] X86/dev/net/Ethernet.py.cc -> .o
 [ TRACING]  -> X86/debug/RubyGenerated.hh
 [ TRACING]  -> X86/debug/AnnotateQ.cc
 [EMBED PY] src/dev/virtio/VirtIO.py -> X86/dev/virtio/VirtIO.py.cc
 [     CXX] X86/debug/RubyGenerated.cc -> .o
 [ TRACING]  -> X86/debug/AnnotateQ.hh
 [     CXX] X86/dev/virtio/VirtIO.py.cc -> .o
 [     CXX] X86/debug/AnnotateQ.cc -> .o
 [     CXX] X86/dev/virtio/VirtIO.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/traffic_generator.py -> X86/python/gem5/components/processors/traffic_generator.py.cc
 [     CXX] X86/python/gem5/components/processors/traffic_generator.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/traffic_generator.py.cc -> .o
 [ TRACING]  -> X86/debug/Ethernet.cc
 [ TRACING]  -> X86/debug/MinorTrace.hh
 [ TRACING]  -> X86/debug/Fetch.hh
 [     CXX] src/cpu/minor/activity.cc -> X86/cpu/minor/activity.o
 [     CXX] X86/debug/Fetch.cc -> .o
 [     CXX] src/cpu/pred/btb.cc -> X86/cpu/pred/btb.o
 [     CXX] X86/debug/MinorTrace.cc -> .o
 [EMBED PY] src/dev/virtio/VirtIOConsole.py -> X86/dev/virtio/VirtIOConsole.py.cc
 [ TRACING]  -> X86/debug/ResponsePort.cc
 [     CXX] X86/dev/virtio/VirtIOConsole.py.cc -> .o
 [     CXX] X86/dev/virtio/VirtIOConsole.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VecRegs.hh
 [     CXX] X86/debug/VecRegs.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/SimpleCache.cc
 [ TRACING]  -> X86/debug/TraceCPUInst.cc
 [EMBED PY] src/dev/IntPin.py -> X86/dev/IntPin.py.cc
 [ TRACING]  -> X86/debug/Terminal.hh
 [ TRACING]  -> X86/debug/TraceCPUInst.hh
 [     CXX] X86/dev/IntPin.py.cc -> .o
 [     CXX] X86/debug/Terminal.cc -> .o
 [     CXX] X86/debug/TraceCPUInst.cc -> .o
 [     CXX] X86/dev/IntPin.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyResourceStalls.cc
 [ TRACING]  -> X86/debug/Checkpoint.cc
 [ TRACING]  -> X86/debug/RubyResourceStalls.hh
 [ TRACING]  -> X86/debug/NVM.hh
 [     CXX] X86/debug/RubyResourceStalls.cc -> .o
 [     CXX] X86/debug/NVM.cc -> .o
 [ TRACING]  -> X86/debug/Commit.cc
 [EMBED PY] src/sim/Process.py -> X86/sim/Process.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc
 [ TRACING]  -> X86/debug/PcSpeaker.cc
 [     CXX] X86/sim/Process.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .pyo
 [     CXX] X86/sim/Process.py.cc -> .o
 [ TRACING]  -> X86/debug/SQL.cc
 [ TRACING]  -> X86/debug/SQL.hh
 [     CXX] X86/debug/SQL.cc -> .o
 [ TRACING]  -> X86/debug/CacheRepl.hh
 [EMBED PY] src/mem/ruby/structures/DirectoryMemory.py -> X86/mem/ruby/structures/DirectoryMemory.py.cc
 [ TRACING]  -> X86/debug/ExecAll.cc
 [     CXX] X86/debug/CacheRepl.cc -> .o
 [ TRACING]  -> X86/debug/Checkpoint.hh
 [     CXX] X86/mem/ruby/structures/DirectoryMemory.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VtoPhys.cc
 [     CXX] X86/debug/Checkpoint.cc -> .o
 [ TRACING]  -> X86/debug/VtoPhys.hh
 [     CXX] X86/debug/VtoPhys.cc -> .o
 [     CXX] src/sim/serialize.cc -> X86/sim/serialize.o
 [ TRACING]  -> X86/debug/QOS.cc
 [ TRACING]  -> X86/debug/TLB.hh
 [ TRACING]  -> X86/debug/Ethernet.hh
 [EMBED PY] src/learning_gem5/part2/SimpleMemobj.py -> X86/learning_gem5/part2/SimpleMemobj.py.cc
 [EMBED PY] src/dev/pci/CopyEngine.py -> X86/dev/pci/CopyEngine.py.cc
 [     CXX] X86/debug/TLB.cc -> .o
 [     CXX] X86/learning_gem5/part2/SimpleMemobj.py.cc -> .o
 [     CXX] X86/debug/Ethernet.cc -> .o
 [     CXX] X86/learning_gem5/part2/SimpleMemobj.py.cc -> .pyo
 [     CXX] X86/dev/pci/CopyEngine.py.cc -> .o
 [     CXX] X86/dev/pci/CopyEngine.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/system/Sequencer.py -> X86/mem/ruby/system/Sequencer.py.cc
 [     CXX] X86/mem/ruby/system/Sequencer.py.cc -> .pyo
 [EMBED PY] src/python/m5/ext/pystats/group.py -> X86/python/m5/ext/pystats/group.py.cc
 [EMBED PY] src/python/gem5/components/processors/random_generator_core.py -> X86/python/gem5/components/processors/random_generator_core.py.cc
 [     CXX] X86/python/gem5/components/processors/random_generator_core.py.cc -> .o
 [     CXX] X86/python/m5/ext/pystats/group.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/group.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/random_generator_core.py.cc -> .pyo
 [ TRACING]  -> X86/debug/IntRegs.cc
 [EMBED PY] src/python/gem5/components/boards/riscv_board.py -> X86/python/gem5/components/boards/riscv_board.py.cc
 [     CXX] X86/python/gem5/components/boards/riscv_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/riscv_board.py.cc -> .o
 [ TRACING]  -> X86/debug/ResponsePort.hh
 [     CXX] X86/debug/ResponsePort.cc -> .o
 [ TRACING]  -> X86/debug/PcSpeaker.hh
 [     CXX] X86/debug/PcSpeaker.cc -> .o
 [ TRACING]  -> X86/debug/FloatRegs.cc
 [ TRACING]  -> X86/debug/SimpleCache.hh
 [     CXX] X86/debug/FloatRegs.cc -> .o
 [ TRACING]  -> X86/debug/ExecRegDelta.cc
 [     CXX] X86/debug/SimpleCache.cc -> .o
 [ TRACING]  -> X86/debug/LTage.cc
 [EMBED PY] src/mem/qos/QoSMemSinkCtrl.py -> X86/mem/qos/QoSMemSinkCtrl.py.cc
 [EMBED PY] src/python/gem5/components/processors/abstract_processor.py -> X86/python/gem5/components/processors/abstract_processor.py.cc
 [EMBED PY] src/python/m5/event.py -> X86/python/m5/event.py.cc
 [     CXX] X86/mem/qos/QoSMemSinkCtrl.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/abstract_processor.py.cc -> .o
 [     CXX] X86/python/m5/event.py.cc -> .pyo
 [     CXX] X86/python/m5/event.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/abstract_processor.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/terminal_formatter.py -> X86/python/m5/util/terminal_formatter.py.cc
 [ TRACING]  -> X86/debug/ProtocolTrace.hh
 [     CXX] X86/python/m5/util/terminal_formatter.py.cc -> .o
 [     CXX] X86/python/m5/util/terminal_formatter.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Loader.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc
 [EMBED PY] src/mem/AbstractMemory.py -> X86/mem/AbstractMemory.py.cc
 [ TRACING]  -> X86/debug/TimeSync.hh
 [EMBED PY] src/python/gem5/components/memory/abstract_memory_system.py -> X86/python/gem5/components/memory/abstract_memory_system.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/mem/AbstractMemory.py.cc -> .o
 [     CXX] X86/mem/AbstractMemory.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/abstract_memory_system.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/abstract_memory_system.py.cc -> .o
 [ TRACING]  -> X86/debug/CoherentXBar.cc
 [EMBED PY] src/python/gem5/simulate/simulator.py -> X86/python/gem5/simulate/simulator.py.cc
 [     CXX] X86/python/gem5/simulate/simulator.py.cc -> .pyo
 [     CXX] X86/python/gem5/simulate/simulator.py.cc -> .o
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py -> X86/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc
 [ TRACING]  -> X86/debug/ExecAll.hh
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ExecAsid.hh
 [ TRACING]  -> X86/debug/ExecCPSeq.hh
 [ TRACING]  -> X86/debug/ExecEffAddr.hh
 [ TRACING]  -> X86/debug/ExecFetchSeq.hh
 [ TRACING]  -> X86/debug/ExecFlags.hh
 [ TRACING]  -> X86/debug/ExecKernel.hh
 [ TRACING]  -> X86/debug/ExecMacro.hh
 [ TRACING]  -> X86/debug/ExecMicro.hh
 [ TRACING]  -> X86/debug/ExecOpClass.hh
 [ TRACING]  -> X86/debug/ExecThread.hh
 [ TRACING]  -> X86/debug/ExecUser.hh
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_core.py.cc -> .o
 [EMBED PY] src/cpu/o3/BaseO3Checker.py -> X86/cpu/o3/BaseO3Checker.py.cc
 [ TRACING]  -> X86/debug/Thread.hh
 [ TRACING]  -> X86/debug/QOS.hh
 [ TRACING]  -> X86/debug/Annotate.cc
 [     CXX] X86/cpu/o3/BaseO3Checker.py.cc -> .o
 [     CXX] X86/cpu/o3/BaseO3Checker.py.cc -> .pyo
 [     CXX] X86/debug/QOS.cc -> .o
 [ TRACING]  -> X86/debug/Annotate.hh
 [EMBED PY] src/cpu/testers/traffic_gen/PyTrafficGen.py -> X86/cpu/testers/traffic_gen/PyTrafficGen.py.cc
 [     CXX] X86/debug/Annotate.cc -> .o
 [     CXX] X86/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .pyo
 [     CXX] X86/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .o
 [ TRACING]  -> X86/debug/MinorScoreboard.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc
 [ TRACING]  -> X86/debug/ExecFlags.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc -> .pyo
 [     CXX] X86/debug/ExecFlags.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/octopi_network.py.cc -> .o
 [EMBED PY] src/arch/x86/X86MMU.py -> X86/arch/x86/X86MMU.py.cc
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/hbm.py -> X86/python/gem5/components/memory/dram_interfaces/hbm.py.cc
 [     CXX] X86/arch/x86/X86MMU.py.cc -> .pyo
 [     CXX] X86/arch/x86/X86MMU.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/client_api/__init__.py -> X86/python/gem5/resources/client_api/__init__.py.cc
 [     CXX] X86/python/gem5/resources/client_api/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/resources/client_api/__init__.py.cc -> .pyo
 [EMBED PY] src/arch/x86/bios/SMBios.py -> X86/arch/x86/bios/SMBios.py.cc
 [ TRACING]  -> X86/debug/ExecRegDelta.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py -> X86/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc
 [     CXX] X86/arch/x86/bios/SMBios.py.cc -> .pyo
 [     CXX] X86/debug/ExecRegDelta.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .pyo
 [     CXX] X86/arch/x86/bios/SMBios.py.cc -> .o
 [EMBED PY] src/cpu/o3/probe/SimpleTrace.py -> X86/cpu/o3/probe/SimpleTrace.py.cc
 [EMBED PY] src/sst/OutgoingRequestBridge.py -> X86/sst/OutgoingRequestBridge.py.cc
 [     CXX] X86/cpu/o3/probe/SimpleTrace.py.cc -> .o
 [     CXX] X86/sst/OutgoingRequestBridge.py.cc -> .o
 [     CXX] X86/sst/OutgoingRequestBridge.py.cc -> .pyo
 [     CXX] X86/cpu/o3/probe/SimpleTrace.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/requires.py -> X86/python/gem5/utils/requires.py.cc
 [     CXX] X86/python/gem5/utils/requires.py.cc -> .o
 [     CXX] X86/python/gem5/utils/requires.py.cc -> .pyo
 [ TRACING]  -> X86/debug/TraceCPUData.cc
 [ TRACING]  -> X86/debug/DRAMState.cc
 [ TRACING]  -> X86/debug/TraceCPUData.hh
 [ TRACING]  -> X86/debug/LTage.hh
 [     CXX] X86/debug/TraceCPUData.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc
 [     CXX] X86/debug/LTage.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .o
 [    INFO] COPYING, LICENSE, README.md -> X86/python/m5/info.py
 [ TRACING]  -> X86/debug/Loader.hh
 [EMBED PY] X86/python/m5/info.py -> .cc
 [     CXX] X86/debug/Loader.cc -> .o
 [     CXX] X86/python/m5/info.py.cc -> .pyo
 [EMBED PY] src/python/gem5/resources/workload.py -> X86/python/gem5/resources/workload.py.cc
 [EMBED PY] src/python/gem5/components/processors/traffic_generator_core.py -> X86/python/gem5/components/processors/traffic_generator_core.py.cc
 [     CXX] X86/python/gem5/resources/workload.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/traffic_generator_core.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/traffic_generator_core.py.cc -> .o
 [     CXX] X86/python/gem5/resources/workload.py.cc -> .o
 [ TRACING]  -> X86/debug/CoherentXBar.hh
 [     CXX] X86/debug/CoherentXBar.cc -> .o
 [ TRACING]  -> X86/debug/Minor.cc
 [EMBED PY] src/mem/ruby/network/garnet/GarnetNetwork.py -> X86/mem/ruby/network/garnet/GarnetNetwork.py.cc
 [ TRACING]  -> X86/debug/Minor.hh
 [     CXX] X86/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .pyo
 [ TRACING]  -> X86/debug/CachePort.cc
 [ TRACING]  -> X86/debug/PageTableWalker.cc
 [ TRACING]  -> X86/debug/MinorScoreboard.hh
 [ TRACING]  -> X86/debug/PciHost.cc
 [EMBED PY] src/python/m5/stats/__init__.py -> X86/python/m5/stats/__init__.py.cc
 [ TRACING]  -> X86/debug/PortTrace.cc
 [     CXX] X86/debug/MinorScoreboard.cc -> .o
 [ TRACING]  -> X86/debug/SimpleMemobj.cc
 [     CXX] X86/python/m5/stats/__init__.py.cc -> .o
 [     CXX] X86/python/m5/stats/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyStats.cc
 [ TRACING]  -> X86/debug/RubyStats.hh
 [EMBED PY] src/sim/SubSystem.py -> X86/sim/SubSystem.py.cc
 [ TRACING]  -> X86/debug/DRAMState.hh
 [     CXX] X86/debug/RubyStats.cc -> .o
 [     CXX] X86/sim/SubSystem.py.cc -> .o
 [     CXX] X86/debug/DRAMState.cc -> .o
 [     CXX] X86/sim/SubSystem.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SyscallVerbose.cc
 [EMBED PY] src/dev/x86/X86QemuFwCfg.py -> X86/dev/x86/X86QemuFwCfg.py.cc
 [ TRACING]  -> X86/debug/PciHost.hh
 [     CXX] X86/dev/x86/X86QemuFwCfg.py.cc -> .o
 [     CXX] X86/debug/PciHost.cc -> .o
 [     CXX] X86/dev/x86/X86QemuFwCfg.py.cc -> .pyo
 [EMBED PY] src/dev/storage/DiskImage.py -> X86/dev/storage/DiskImage.py.cc
 [EMBED PY] src/python/m5/ext/pystats/abstract_stat.py -> X86/python/m5/ext/pystats/abstract_stat.py.cc
 [     CXX] X86/dev/storage/DiskImage.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/abstract_stat.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/abstract_stat.py.cc -> .o
 [     CXX] X86/dev/storage/DiskImage.py.cc -> .o
 [EMBED PY] src/cpu/simple/BaseNonCachingSimpleCPU.py -> X86/cpu/simple/BaseNonCachingSimpleCPU.py.cc
 [     CXX] X86/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .pyo
 [     CXX] X86/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/linear_generator.py -> X86/python/gem5/components/processors/linear_generator.py.cc
 [ TRACING]  -> X86/debug/GDBWrite.cc
 [     CXX] X86/python/gem5/components/processors/linear_generator.py.cc -> .o
 [ TRACING]  -> X86/debug/GDBWrite.hh
 [     CXX] X86/python/gem5/components/processors/linear_generator.py.cc -> .pyo
 [EMBED PY] src/cpu/testers/directedtest/RubyDirectedTester.py -> X86/cpu/testers/directedtest/RubyDirectedTester.py.cc
 [     CXX] X86/debug/GDBWrite.cc -> .o
 [     CXX] X86/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o
 [     CXX] X86/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .pyo
 [EMBED PY] src/arch/x86/X86Decoder.py -> X86/arch/x86/X86Decoder.py.cc
 [ TRACING]  -> X86/debug/CachePort.hh
 [ TRACING]  -> X86/debug/Mwait.cc
 [     CXX] X86/arch/x86/X86Decoder.py.cc -> .o
 [     CXX] X86/arch/x86/X86Decoder.py.cc -> .pyo
 [     CXX] X86/debug/CachePort.cc -> .o
 [ TRACING]  -> X86/debug/Timer.cc
 [ TRACING]  -> X86/debug/Timer.hh
 [     CXX] X86/debug/Timer.cc -> .o
 [ TRACING]  -> X86/debug/MemCheckerMonitor.cc
 [EMBED PY] src/python/m5/util/terminal.py -> X86/python/m5/util/terminal.py.cc
 [EMBED PY] src/mem/AddrMapper.py -> X86/mem/AddrMapper.py.cc
 [EMBED PY] src/dev/x86/I8254.py -> X86/dev/x86/I8254.py.cc
 [     CXX] X86/python/m5/util/terminal.py.cc -> .o
 [     CXX] X86/python/m5/util/terminal.py.cc -> .pyo
 [     CXX] X86/mem/AddrMapper.py.cc -> .pyo
 [     CXX] X86/dev/x86/I8254.py.cc -> .o
 [     CXX] X86/dev/x86/I8254.py.cc -> .pyo
 [     CXX] X86/mem/AddrMapper.py.cc -> .o
 [EMBED PY] src/mem/MemCtrl.py -> X86/mem/MemCtrl.py.cc
 [     CXX] X86/mem/MemCtrl.py.cc -> .o
 [     CXX] X86/mem/MemCtrl.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/__init__.py -> X86/python/gem5/components/memory/__init__.py.cc
 [ TRACING]  -> X86/debug/PortTrace.hh
 [     CXX] X86/python/gem5/components/memory/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/__init__.py.cc -> .o
 [     CXX] X86/debug/PortTrace.cc -> .o
 [ TRACING]  -> X86/debug/LupioSYS.cc
 [ TRACING]  -> X86/debug/LupioSYS.hh
 [ TRACING]  -> X86/debug/VIO9PData.cc
 [     CXX] X86/debug/LupioSYS.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .o
 [EMBED PY] src/python/gem5/simulate/__init__.py -> X86/python/gem5/simulate/__init__.py.cc
 [ TRACING]  -> X86/debug/SimpleMemobj.hh
 [     CXX] X86/python/gem5/simulate/__init__.py.cc -> .pyo
 [     CXX] X86/debug/SimpleMemobj.cc -> .o
 [     CXX] X86/python/gem5/simulate/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/ExecOpClass.cc
 [     CXX] X86/debug/ExecOpClass.cc -> .o
 [ TRACING]  -> X86/debug/Decode.hh
 [ TRACING]  -> X86/debug/KvmAll.cc
 [ TRACING]  -> X86/debug/KvmAll.hh
 [ TRACING]  -> X86/debug/Tage.cc
 [ TRACING]  -> X86/debug/PageTableWalker.hh
 [ TRACING]  -> X86/debug/Interrupt.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc
 [ TRACING]  -> X86/debug/SyscallVerbose.hh
 [     CXX] X86/debug/PageTableWalker.cc -> .o
 [ TRACING]  -> X86/debug/BaseXBar.cc
 [ TRACING]  -> X86/debug/Interrupt.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/debug/SyscallVerbose.cc -> .o
 [ TRACING]  -> X86/debug/BaseXBar.hh
 [     CXX] X86/debug/Interrupt.cc -> .o
 [     CXX] X86/debug/BaseXBar.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/prebuilt/octopi_cache/core_complex.py.cc -> .o
 [EMBED PY] src/mem/qos/QoSPolicy.py -> X86/mem/qos/QoSPolicy.py.cc
 [EMBED PY] src/dev/x86/Cmos.py -> X86/dev/x86/Cmos.py.cc
 [     CXX] X86/mem/qos/QoSPolicy.py.cc -> .pyo
 [     CXX] X86/dev/x86/Cmos.py.cc -> .o
 [     CXX] X86/dev/x86/Cmos.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/BaseSimpleCPU.py -> X86/cpu/simple/BaseSimpleCPU.py.cc
 [     CXX] X86/cpu/simple/BaseSimpleCPU.py.cc -> .pyo
 [     CXX] X86/cpu/simple/BaseSimpleCPU.py.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/mem_mode.py -> X86/python/gem5/components/boards/mem_mode.py.cc
 [     CXX] X86/python/gem5/components/boards/mem_mode.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/mem_mode.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/gddr.py -> X86/python/gem5/components/memory/dram_interfaces/gddr.py.cc
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .pyo
 [EMBED PY] src/mem/SharedMemoryServer.py -> X86/mem/SharedMemoryServer.py.cc
 [     CXX] X86/mem/SharedMemoryServer.py.cc -> .o
 [     CXX] X86/mem/SharedMemoryServer.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/__init__.py -> X86/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .pyo
 [EMBED PY] src/dev/x86/I8042.py -> X86/dev/x86/I8042.py.cc
 [     CXX] X86/dev/x86/I8042.py.cc -> .pyo
 [     CXX] X86/dev/x86/I8042.py.cc -> .o
 [ TRACING]  -> X86/debug/Mwait.hh
 [     CXX] X86/debug/Mwait.cc -> .o
 [EMBED PY] src/python/gem5/utils/progress_bar.py -> X86/python/gem5/utils/progress_bar.py.cc
 [     CXX] X86/python/gem5/utils/progress_bar.py.cc -> .pyo
 [     CXX] X86/python/gem5/utils/progress_bar.py.cc -> .o
 [ TRACING]  -> X86/debug/O3CPUAll.cc
 [EMBED PY] src/mem/ruby/slicc_interface/Controller.py -> X86/mem/ruby/slicc_interface/Controller.py.cc
 [EMBED PY] src/python/gem5/components/processors/abstract_generator.py -> X86/python/gem5/components/processors/abstract_generator.py.cc
 [ TRACING]  -> X86/debug/O3CPUAll.hh
 [     CXX] X86/mem/ruby/slicc_interface/Controller.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/abstract_generator.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/abstract_generator.py.cc -> .pyo
 [EMBED PY] src/python/m5/debug.py -> X86/python/m5/debug.py.cc
 [ TRACING]  -> X86/debug/MemCheckerMonitor.hh
 [     CXX] X86/python/m5/debug.py.cc -> .pyo
 [     CXX] X86/python/m5/debug.py.cc -> .o
 [     CXX] X86/debug/MemCheckerMonitor.cc -> .o
 [ TRACING]  -> X86/debug/MinorMem.cc
 [EMBED PY] X86/mem/ruby/protocol/DMA_Controller.py -> .cc
 [ TRACING]  -> X86/debug/TLBVerbose.cc
 [ TRACING]  -> X86/debug/ExecAsid.cc
 [     CXX] X86/mem/ruby/protocol/DMA_Controller.py.cc -> .pyo
 [ TRACING]  -> X86/debug/TLBVerbose.hh
 [     CXX] X86/debug/ExecAsid.cc -> .o
 [     CXX] X86/debug/TLBVerbose.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_Controller.py.cc -> .o
 [EMBED PY] src/mem/cache/replacement_policies/ReplacementPolicies.py -> X86/mem/cache/replacement_policies/ReplacementPolicies.py.cc
 [     CXX] X86/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .pyo
 [     CXX] X86/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .o
 [EMBED PY] src/python/gem5/resources/resource.py -> X86/python/gem5/resources/resource.py.cc
 [     CXX] X86/python/gem5/resources/resource.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/resource.py.cc -> .o
 [EMBED PY] src/python/gem5/utils/simpoint.py -> X86/python/gem5/utils/simpoint.py.cc
 [     CXX] X86/python/gem5/utils/simpoint.py.cc -> .pyo
 [     CXX] X86/python/gem5/utils/simpoint.py.cc -> .o
 [ TRACING]  -> X86/debug/VIO9PData.hh
 [EMBED PY] src/base/vnc/Vnc.py -> X86/base/vnc/Vnc.py.cc
 [     CXX] X86/base/vnc/Vnc.py.cc -> .o
 [     CXX] X86/debug/VIO9PData.cc -> .o
 [     CXX] X86/base/vnc/Vnc.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HelloExample.cc
 [EMBED PY] src/cpu/testers/rubytest/RubyTester.py -> X86/cpu/testers/rubytest/RubyTester.py.cc
 [     CXX] X86/cpu/testers/rubytest/RubyTester.py.cc -> .pyo
 [     CXX] X86/cpu/testers/rubytest/RubyTester.py.cc -> .o
 [EMBED PY] src/dev/storage/Ide.py -> X86/dev/storage/Ide.py.cc
 [ TRACING]  -> X86/debug/DRAMPower.cc
 [     CXX] X86/dev/storage/Ide.py.cc -> .pyo
 [     CXX] X86/dev/storage/Ide.py.cc -> .o
 [ TRACING]  -> X86/debug/Tage.hh
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py -> X86/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc -> .pyo
 [     CXX] X86/debug/Tage.cc -> .o
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_processor.py.cc -> .o
 [EMBED PY] X86/python/m5/defines.py -> .cc
 [     CXX] X86/python/m5/defines.py.cc -> .pyo
 [EMBED PY] src/cpu/kvm/KvmVM.py -> X86/cpu/kvm/KvmVM.py.cc
 [     CXX] X86/cpu/kvm/KvmVM.py.cc -> .o
 [     CXX] X86/cpu/kvm/KvmVM.py.cc -> .pyo
 [EMBED PY] src/mem/ExternalMaster.py -> X86/mem/ExternalMaster.py.cc
 [     CXX] X86/mem/ExternalMaster.py.cc -> .o
 [     CXX] X86/mem/ExternalMaster.py.cc -> .pyo
 [EMBED PY] src/cpu/CheckerCPU.py -> X86/cpu/CheckerCPU.py.cc
 [     CXX] X86/cpu/CheckerCPU.py.cc -> .pyo
 [     CXX] X86/cpu/CheckerCPU.py.cc -> .o
 [ TRACING]  -> X86/debug/I82094AA.cc
 [EMBED PY] src/sim/power/PowerModelState.py -> X86/sim/power/PowerModelState.py.cc
 [     CXX] X86/sim/power/PowerModelState.py.cc -> .o
 [     CXX] X86/sim/power/PowerModelState.py.cc -> .pyo
 [ TRACING]  -> X86/debug/CacheComp.cc
 [EMBED PY] src/python/gem5/resources/elfie.py -> X86/python/gem5/resources/elfie.py.cc
 [ TRACING]  -> X86/debug/HelloExample.hh
 [     CXX] X86/python/gem5/resources/elfie.py.cc -> .o
 [     CXX] X86/debug/HelloExample.cc -> .o
 [     CXX] X86/python/gem5/resources/elfie.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/FUPool.py -> X86/cpu/o3/FUPool.py.cc
 [     CXX] X86/cpu/o3/FUPool.py.cc -> .o
 [     CXX] X86/cpu/o3/FUPool.py.cc -> .pyo
 [EMBED PY] src/sim/VoltageDomain.py -> X86/sim/VoltageDomain.py.cc
 [     CXX] X86/sim/VoltageDomain.py.cc -> .pyo
 [     CXX] X86/sim/VoltageDomain.py.cc -> .o
 [EMBED PY] src/mem/qos/QoSMemCtrl.py -> X86/mem/qos/QoSMemCtrl.py.cc
 [     CXX] X86/mem/qos/QoSMemCtrl.py.cc -> .pyo
 [EMBED PY] src/learning_gem5/part2/SimpleObject.py -> X86/learning_gem5/part2/SimpleObject.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc
 [ TRACING]  -> X86/debug/SysBridge.cc
 [     CXX] X86/learning_gem5/part2/SimpleObject.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .pyo
 [     CXX] X86/learning_gem5/part2/SimpleObject.py.cc -> .o
 [ TRACING]  -> X86/debug/I8259.cc
 [ TRACING]  -> X86/debug/MinorMem.hh
 [     CXX] X86/debug/MinorMem.cc -> .o
 [ TRACING]  -> X86/debug/DirectedTest.cc
 [EMBED PY] src/arch/x86/X86FsWorkload.py -> X86/arch/x86/X86FsWorkload.py.cc
 [     CXX] X86/arch/x86/X86FsWorkload.py.cc -> .o
 [     CXX] X86/arch/x86/X86FsWorkload.py.cc -> .pyo
 [ TRACING]  -> X86/debug/I82094AA.hh
 [ TRACING]  -> X86/debug/PacketQueue.cc
 [     CXX] X86/debug/I82094AA.cc -> .o
 [EMBED PY] src/python/m5/ext/pystats/serializable_stat.py -> X86/python/m5/ext/pystats/serializable_stat.py.cc
 [EMBED PY] src/arch/x86/bios/IntelMP.py -> X86/arch/x86/bios/IntelMP.py.cc
 [     CXX] X86/python/m5/ext/pystats/serializable_stat.py.cc -> .o
 [     CXX] X86/arch/x86/bios/IntelMP.py.cc -> .o
 [     CXX] X86/arch/x86/bios/IntelMP.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/serializable_stat.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/linear_generator_core.py -> X86/python/gem5/components/processors/linear_generator_core.py.cc
 [ TRACING]  -> X86/debug/Context.cc
 [     CXX] X86/python/gem5/components/processors/linear_generator_core.py.cc -> .pyo
 [     CXX] X86/debug/Context.cc -> .o
 [     CXX] X86/python/gem5/components/processors/linear_generator_core.py.cc -> .o
 [ TRACING]  -> X86/debug/RubyTester.cc
 [ TRACING]  -> X86/debug/RubyTester.hh
 [     CXX] X86/debug/RubyTester.cc -> .o
 [ TRACING]  -> X86/debug/DRAMPower.hh
 [     CXX] X86/debug/DRAMPower.cc -> .o
 [EMBED PY] src/learning_gem5/part2/HelloObject.py -> X86/learning_gem5/part2/HelloObject.py.cc
 [     CXX] X86/learning_gem5/part2/HelloObject.py.cc -> .o
 [     CXX] X86/learning_gem5/part2/HelloObject.py.cc -> .pyo
 [ TRACING]  -> X86/debug/AddrRanges.cc
 [ TRACING]  -> X86/debug/I8259.hh
 [EMBED PY] X86/mem/ruby/protocol/L2Cache_Controller.py -> .cc
 [     CXX] X86/debug/I8259.cc -> .o
 [EMBED PY] src/python/m5/util/pybind.py -> X86/python/m5/util/pybind.py.cc
 [EMBED PY] src/cpu/CPUTracers.py -> X86/cpu/CPUTracers.py.cc
 [     CXX] X86/mem/ruby/protocol/L2Cache_Controller.py.cc -> .o
 [     CXX] X86/cpu/CPUTracers.py.cc -> .pyo
 [     CXX] X86/python/m5/util/pybind.py.cc -> .o
 [     CXX] X86/python/m5/util/pybind.py.cc -> .pyo
 [     CXX] X86/cpu/CPUTracers.py.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L2Cache_Controller.py.cc -> .pyo
 [EMBED PY] src/arch/generic/BaseMMU.py -> X86/arch/generic/BaseMMU.py.cc
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/__init__.py -> X86/python/gem5/prebuilt/riscvmatched/__init__.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/__init__.py -> X86/python/gem5/components/cachehierarchies/__init__.py.cc
 [     CXX] X86/arch/generic/BaseMMU.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/__init__.py.cc -> .o
 [     CXX] X86/arch/generic/BaseMMU.py.cc -> .o
 [ TRACING]  -> X86/debug/DirectedTest.hh
 [     CXX] X86/debug/DirectedTest.cc -> .o
 [ TRACING]  -> X86/debug/IdeDisk.cc
 [ TRACING]  -> X86/debug/GDBSend.cc
 [ TRACING]  -> X86/debug/GDBSend.hh
 [EMBED PY] src/python/m5/objects/__init__.py -> X86/python/m5/objects/__init__.py.cc
 [     CXX] X86/debug/GDBSend.cc -> .o
 [     CXX] X86/python/m5/objects/__init__.py.cc -> .o
 [     CXX] X86/python/m5/objects/__init__.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/directory.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc
 [ TRACING]  -> X86/debug/CacheComp.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .o
 [     CXX] X86/debug/CacheComp.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .pyo
 [ TRACING]  -> X86/debug/EthernetPIO.cc
 [ TRACING]  -> X86/debug/EthernetPIO.hh
 [ TRACING]  -> X86/debug/Quiesce.cc
 [     CXX] X86/debug/EthernetPIO.cc -> .o
 [ TRACING]  -> X86/debug/MemChecker.cc
 [ TRACING]  -> X86/debug/DistEthernetCmd.hh
 [EMBED PY] src/python/gem5/components/processors/simple_switchable_processor.py -> X86/python/gem5/components/processors/simple_switchable_processor.py.cc
 [EMBED PY] src/sim/power/ThermalModel.py -> X86/sim/power/ThermalModel.py.cc
 [     CXX] X86/python/gem5/components/processors/simple_switchable_processor.py.cc -> .o
 [     CXX] X86/sim/power/ThermalModel.py.cc -> .pyo
 [     CXX] X86/sim/power/ThermalModel.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/simple_switchable_processor.py.cc -> .pyo
 [ TRACING]  -> X86/debug/AddrRanges.hh
 [     CXX] X86/debug/AddrRanges.cc -> .o
 [ TRACING]  -> X86/debug/LupioTTY.cc
 [ TRACING]  -> X86/debug/PacketQueue.hh
 [ TRACING]  -> X86/debug/LupioTTY.hh
 [     CXX] X86/debug/PacketQueue.cc -> .o
 [     CXX] X86/debug/LupioTTY.cc -> .o
 [ TRACING]  -> X86/debug/VIO9P.cc
 [EMBED PY] src/arch/x86/kvm/X86KvmCPU.py -> X86/arch/x86/kvm/X86KvmCPU.py.cc
 [ TRACING]  -> X86/debug/ExecFetchSeq.cc
 [     CXX] X86/arch/x86/kvm/X86KvmCPU.py.cc -> .pyo
 [     CXX] X86/debug/ExecFetchSeq.cc -> .o
 [     CXX] X86/arch/x86/kvm/X86KvmCPU.py.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/abstract_system_board.py -> X86/python/gem5/components/boards/abstract_system_board.py.cc
 [ TRACING]  -> X86/debug/Branch.cc
 [     CXX] X86/python/gem5/components/boards/abstract_system_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/abstract_system_board.py.cc -> .o
 [ TRACING]  -> X86/debug/IPR.cc
 [EMBED PY] src/python/gem5/components/processors/abstract_generator_core.py -> X86/python/gem5/components/processors/abstract_generator_core.py.cc
 [EMBED PY] src/python/m5/core.py -> X86/python/m5/core.py.cc
 [EMBED PY] src/mem/ruby/network/fault_model/FaultModel.py -> X86/mem/ruby/network/fault_model/FaultModel.py.cc
 [ TRACING]  -> X86/debug/IPR.hh
 [     CXX] X86/python/m5/core.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/abstract_generator_core.py.cc -> .pyo
 [     CXX] X86/debug/IPR.cc -> .o
 [     CXX] X86/mem/ruby/network/fault_model/FaultModel.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/abstract_generator_core.py.cc -> .o
 [     CXX] X86/python/m5/core.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SysBridge.hh
 [     CXX] X86/debug/SysBridge.cc -> .o
 [EMBED PY] src/mem/cache/tags/indexing_policies/IndexingPolicies.py -> X86/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc
 [     CXX] X86/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .o
 [     CXX] X86/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Printf.cc
 [ TRACING]  -> X86/debug/Printf.hh
 [     CXX] X86/debug/Printf.cc -> .o
 [ TRACING]  -> X86/debug/IdeDisk.hh
 [     CXX] X86/debug/IdeDisk.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py -> X86/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .o
 [ TRACING]  -> X86/debug/SimpleCPU.cc
 [ TRACING]  -> X86/debug/ProbeVerbose.cc
 [EMBED PY] src/dev/Device.py -> X86/dev/Device.py.cc
 [EMBED PY] src/cpu/testers/memtest/MemTest.py -> X86/cpu/testers/memtest/MemTest.py.cc
 [     CXX] X86/dev/Device.py.cc -> .o
 [     CXX] X86/cpu/testers/memtest/MemTest.py.cc -> .o
 [     CXX] X86/cpu/testers/memtest/MemTest.py.cc -> .pyo
 [     CXX] X86/dev/Device.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Checker.cc
 [ TRACING]  -> X86/debug/Quiesce.hh
 [ TRACING]  -> X86/debug/Writeback.cc
 [     CXX] X86/debug/Quiesce.cc -> .o
 [ TRACING]  -> X86/debug/Kvm.hh
 [     CXX] X86/debug/Kvm.cc -> .o
 [ TRACING]  -> X86/debug/MemChecker.hh
 [     CXX] X86/debug/MemChecker.cc -> .o
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py -> X86/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_cache.py.cc -> .o
 [ TRACING]  -> X86/debug/MinorInterrupt.cc
 [ TRACING]  -> X86/debug/ExecKernel.cc
 [ TRACING]  -> X86/debug/IQ.cc
 [     CXX] X86/debug/ExecKernel.cc -> .o
 [EMBED PY] src/mem/CfiMemory.py -> X86/mem/CfiMemory.py.cc
 [ TRACING]  -> X86/debug/VIO9P.hh
 [     CXX] X86/mem/CfiMemory.py.cc -> .o
 [     CXX] X86/debug/VIO9P.cc -> .o
 [     CXX] X86/mem/CfiMemory.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SimpleCPU.hh
 [     CXX] X86/debug/SimpleCPU.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr5.py -> X86/python/gem5/components/memory/dram_interfaces/ddr5.py.cc
 [ TRACING]  -> X86/debug/ProbeVerbose.hh
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr5.py.cc -> .o
 [     CXX] X86/debug/ProbeVerbose.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr5.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DRAM.cc
 [ TRACING]  -> X86/debug/Branch.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc
 [     CXX] X86/debug/Branch.cc -> .o
 [EMBED PY] src/python/gem5/utils/override.py -> X86/python/gem5/utils/override.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_shared_l2_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/python/gem5/utils/override.py.cc -> .o
 [     CXX] X86/python/gem5/utils/override.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .pyo
 [ TRACING]  -> X86/debug/IdeCtrl.cc
 [EMBED PY] src/python/gem5/components/processors/switchable_processor.py -> X86/python/gem5/components/processors/switchable_processor.py.cc
 [ TRACING]  -> X86/debug/Cache.cc
 [     CXX] X86/python/gem5/components/processors/switchable_processor.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/switchable_processor.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Indirect.cc
 [ TRACING]  -> X86/debug/I8237.cc
 [ TRACING]  -> X86/debug/I8237.hh
 [     CXX] X86/debug/I8237.cc -> .o
 [EMBED PY] src/python/m5/ext/pystats/__init__.py -> X86/python/m5/ext/pystats/__init__.py.cc
 [     CXX] X86/python/m5/ext/pystats/__init__.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/__init__.py.cc -> .o
 [EMBED PY] src/python/gem5/runtime.py -> X86/python/gem5/runtime.py.cc
 [EMBED PY] src/python/gem5/components/processors/gups_generator_par.py -> X86/python/gem5/components/processors/gups_generator_par.py.cc
 [     CXX] X86/python/gem5/runtime.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/gups_generator_par.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/gups_generator_par.py.cc -> .pyo
 [     CXX] X86/python/gem5/runtime.py.cc -> .o
 [EMBED PY] src/mem/ruby/network/garnet/GarnetLink.py -> X86/mem/ruby/network/garnet/GarnetLink.py.cc
 [     CXX] X86/mem/ruby/network/garnet/GarnetLink.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Faults.cc
 [ TRACING]  -> X86/debug/Writeback.hh
 [     CXX] X86/debug/Writeback.cc -> .o
 [ TRACING]  -> X86/debug/DistEthernetPkt.cc
 [ TRACING]  -> X86/debug/FmtTicksOff.cc
 [EMBED PY] src/dev/ps2/PS2.py -> X86/dev/ps2/PS2.py.cc
 [EMBED PY] src/python/gem5/components/processors/gups_generator.py -> X86/python/gem5/components/processors/gups_generator.py.cc
 [     CXX] X86/dev/ps2/PS2.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/gups_generator.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/gups_generator.py.cc -> .pyo
 [     CXX] X86/dev/ps2/PS2.py.cc -> .o
 [ TRACING]  -> X86/debug/MinorInterrupt.hh
 [     CXX] X86/debug/MinorInterrupt.cc -> .o
 [EMBED PY] src/cpu/pred/BranchPredictor.py -> X86/cpu/pred/BranchPredictor.py.cc
 [     CXX] X86/cpu/pred/BranchPredictor.py.cc -> .o
 [     CXX] X86/cpu/pred/BranchPredictor.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/multidict.py -> X86/python/m5/util/multidict.py.cc
 [     CXX] X86/python/m5/util/multidict.py.cc -> .o
 [     CXX] X86/python/m5/util/multidict.py.cc -> .pyo
 [ TRACING]  -> X86/debug/MemoryAccess.cc
 [ TRACING]  -> X86/debug/IQ.hh
 [ TRACING]  -> X86/debug/IdeCtrl.hh
 [EMBED PY] src/mem/probes/MemFootprintProbe.py -> X86/mem/probes/MemFootprintProbe.py.cc
 [     CXX] X86/debug/IQ.cc -> .o
 [ TRACING]  -> X86/debug/RubySystem.cc
 [     CXX] X86/mem/probes/MemFootprintProbe.py.cc -> .pyo
 [     CXX] X86/debug/IdeCtrl.cc -> .o
 [ TRACING]  -> X86/debug/Thread.cc
 [ TRACING]  -> X86/debug/RubySystem.hh
 [     CXX] X86/debug/Thread.cc -> .o
 [     CXX] X86/debug/RubySystem.cc -> .o
 [EMBED PY] src/dev/virtio/VirtIORng.py -> X86/dev/virtio/VirtIORng.py.cc
 [     CXX] X86/dev/virtio/VirtIORng.py.cc -> .o
 [     CXX] X86/dev/virtio/VirtIORng.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DRAM.hh
 [ TRACING]  -> X86/debug/FreeList.cc
 [     CXX] X86/debug/DRAM.cc -> .o
 [EMBED PY] src/dev/x86/I82094AA.py -> X86/dev/x86/I82094AA.py.cc
 [ TRACING]  -> X86/debug/GarnetSyntheticTraffic.cc
 [     CXX] X86/dev/x86/I82094AA.py.cc -> .pyo
 [     CXX] X86/dev/x86/I82094AA.py.cc -> .o
 [ TRACING]  -> X86/debug/CacheAll.cc
 [ TRACING]  -> X86/debug/CacheAll.hh
 [EMBED PY] src/sim/Root.py -> X86/sim/Root.py.cc
 [     CXX] X86/sim/Root.py.cc -> .o
 [     CXX] X86/sim/Root.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/se_binary_workload.py -> X86/python/gem5/components/boards/se_binary_workload.py.cc
 [     CXX] X86/python/gem5/components/boards/se_binary_workload.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/se_binary_workload.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DebugPrintf.cc
 [ TRACING]  -> X86/debug/GDBRecv.cc
 [ TRACING]  -> X86/debug/Cache.hh
 [ TRACING]  -> X86/debug/EthernetIntr.cc
 [ TRACING]  -> X86/debug/GDBRecv.hh
 [     CXX] X86/debug/Cache.cc -> .o
 [EMBED PY] src/mem/ruby/network/MessageBuffer.py -> X86/mem/ruby/network/MessageBuffer.py.cc
 [     CXX] X86/debug/GDBRecv.cc -> .o
 [ TRACING]  -> X86/debug/PCEvent.cc
 [     CXX] X86/mem/ruby/network/MessageBuffer.py.cc -> .pyo
 [EMBED PY] src/base/filters/BloomFilters.py -> X86/base/filters/BloomFilters.py.cc
 [ TRACING]  -> X86/debug/Faults.hh
 [     CXX] X86/base/filters/BloomFilters.py.cc -> .o
 [     CXX] X86/debug/Faults.cc -> .o
 [     CXX] X86/base/filters/BloomFilters.py.cc -> .pyo
 [ TRACING]  -> X86/debug/FreeList.hh
 [EMBED PY] src/dev/Platform.py -> X86/dev/Platform.py.cc
 [ TRACING]  -> X86/debug/TokenPort.cc
 [     CXX] X86/debug/FreeList.cc -> .o
 [     CXX] X86/dev/Platform.py.cc -> .pyo
 [     CXX] X86/dev/Platform.py.cc -> .o
 [ TRACING]  -> X86/debug/DistEthernetPkt.hh
 [ TRACING]  -> X86/debug/FmtTicksOff.hh
 [     CXX] X86/debug/DistEthernetPkt.cc -> .o
 [     CXX] X86/debug/FmtTicksOff.cc -> .o
 [ TRACING]  -> X86/debug/GarnetSyntheticTraffic.hh
 [     CXX] X86/debug/GarnetSyntheticTraffic.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/abstract_core.py -> X86/python/gem5/components/processors/abstract_core.py.cc
 [     CXX] X86/python/gem5/components/processors/abstract_core.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/abstract_core.py.cc -> .pyo
 [EMBED PY] src/python/m5/SimObject.py -> X86/python/m5/SimObject.py.cc
 [EMBED PY] src/systemc/Tlm.py -> X86/systemc/Tlm.py.cc
 [EMBED PY] src/dev/x86/PcSpeaker.py -> X86/dev/x86/PcSpeaker.py.cc
 [     CXX] X86/python/m5/SimObject.py.cc -> .pyo
 [     CXX] X86/systemc/Tlm.py.cc -> .pyo
 [     CXX] X86/dev/x86/PcSpeaker.py.cc -> .pyo
 [     CXX] X86/dev/x86/PcSpeaker.py.cc -> .o
 [     CXX] X86/python/m5/SimObject.py.cc -> .o
 [ TRACING]  -> X86/debug/MemoryAccess.hh
 [     CXX] X86/debug/MemoryAccess.cc -> .o
 [ TRACING]  -> X86/debug/LupioTMR.cc
 [ TRACING]  -> X86/debug/LupioTMR.hh
 [     CXX] X86/debug/LupioTMR.cc -> .o
 [EMBED PY] src/python/gem5/prebuilt/demo/x86_demo_board.py -> X86/python/gem5/prebuilt/demo/x86_demo_board.py.cc
 [     CXX] X86/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .o
 [ TRACING]  -> X86/debug/VIOBlock.cc
 [EMBED PY] src/dev/virtio/VirtIOBlock.py -> X86/dev/virtio/VirtIOBlock.py.cc
 [     CXX] X86/dev/virtio/VirtIOBlock.py.cc -> .o
 [     CXX] X86/dev/virtio/VirtIOBlock.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DebugPrintf.hh
 [     CXX] X86/debug/DebugPrintf.cc -> .o
 [ TRACING]  -> X86/debug/Indirect.hh
 [     CXX] X86/debug/Indirect.cc -> .o
 [ TRACING]  -> X86/debug/ExecFaulting.cc
 [ TRACING]  -> X86/debug/PS2.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc
 [ TRACING]  -> X86/debug/MC146818.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .o
 [EMBED PY] src/mem/Bridge.py -> X86/mem/Bridge.py.cc
 [     CXX] X86/mem/Bridge.py.cc -> .o
 [     CXX] X86/mem/Bridge.py.cc -> .pyo
 [EMBED PY] src/python/m5/trace.py -> X86/python/m5/trace.py.cc
 [EMBED PY] src/cpu/testers/traffic_gen/BaseTrafficGen.py -> X86/cpu/testers/traffic_gen/BaseTrafficGen.py.cc
 [ TRACING]  -> X86/debug/IPI.cc
 [     CXX] X86/python/m5/trace.py.cc -> .o
 [     CXX] X86/python/m5/trace.py.cc -> .pyo
 [     CXX] X86/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .o
 [ TRACING]  -> X86/debug/IPI.hh
 [     CXX] X86/debug/IPI.cc -> .o
 [     CXX] X86/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ProtocolTrace.cc
 [     CXX] X86/debug/ProtocolTrace.cc -> .o
 [EMBED PY] src/mem/ruby/system/RubySystem.py -> X86/mem/ruby/system/RubySystem.py.cc
 [EMBED PY] src/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py -> X86/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc
 [     CXX] X86/mem/ruby/system/RubySystem.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py.cc -> .o
 [ TRACING]  -> X86/debug/IdeAll.cc
 [ TRACING]  -> X86/debug/IdeAll.hh
 [     CXX] X86/debug/IdeAll.cc -> .o
 [ TRACING]  -> X86/debug/PcCountTracker.cc
 [EMBED PY] src/arch/generic/BaseInterrupts.py -> X86/arch/generic/BaseInterrupts.py.cc
 [     CXX] X86/arch/generic/BaseInterrupts.py.cc -> .pyo
 [     CXX] X86/arch/generic/BaseInterrupts.py.cc -> .o
 [EMBED PY] src/python/m5/objects/SimObject.py -> X86/python/m5/objects/SimObject.py.cc
 [EMBED PY] src/dev/serial/Terminal.py -> X86/dev/serial/Terminal.py.cc
 [     CXX] X86/python/m5/objects/SimObject.py.cc -> .o
 [     CXX] X86/python/m5/objects/SimObject.py.cc -> .pyo
 [EMBED PY] src/mem/ruby/structures/WireBuffer.py -> X86/mem/ruby/structures/WireBuffer.py.cc
 [     CXX] X86/dev/serial/Terminal.py.cc -> .pyo
 [     CXX] X86/dev/serial/Terminal.py.cc -> .o
 [     CXX] X86/mem/ruby/structures/WireBuffer.py.cc -> .pyo
 [ TRACING]  -> X86/debug/PS2.hh
 [     CXX] X86/debug/PS2.cc -> .o
 [ TRACING]  -> X86/debug/EthernetIntr.hh
 [ TRACING]  -> X86/debug/MC146818.hh
 [ TRACING]  -> X86/debug/PCEvent.hh
 [     CXX] X86/debug/EthernetIntr.cc -> .o
 [     CXX] X86/debug/MC146818.cc -> .o
 [     CXX] X86/debug/PCEvent.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/gups_generator_ep.py -> X86/python/gem5/components/processors/gups_generator_ep.py.cc
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr4.py -> X86/python/gem5/components/memory/dram_interfaces/ddr4.py.cc
 [     CXX] X86/python/gem5/components/processors/gups_generator_ep.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/gups_generator_ep.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/memory.py -> X86/python/gem5/components/memory/memory.py.cc
 [EMBED PY] src/sim/InstTracer.py -> X86/sim/InstTracer.py.cc
 [     CXX] X86/python/gem5/components/memory/memory.py.cc -> .o
 [     CXX] X86/sim/InstTracer.py.cc -> .o
 [     CXX] X86/sim/InstTracer.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/memory.py.cc -> .pyo
 [ TRACING]  -> X86/debug/StoreSet.cc
 [ TRACING]  -> X86/debug/TokenPort.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc
 [     CXX] X86/debug/TokenPort.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/python/gem5/utils/filelock.py -> X86/python/gem5/utils/filelock.py.cc
 [ TRACING]  -> X86/debug/MinorExecute.cc
 [     CXX] X86/python/gem5/utils/filelock.py.cc -> .o
 [     CXX] X86/python/gem5/utils/filelock.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ExecUser.cc
 [     CXX] X86/debug/ExecUser.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .o
 [ TRACING]  -> X86/debug/PcCountTracker.hh
 [     CXX] X86/debug/PcCountTracker.cc -> .o
 [ TRACING]  -> X86/debug/IEW.cc
 [ TRACING]  -> X86/debug/VIOBlock.hh
 [ TRACING]  -> X86/debug/ExecFaulting.hh
 [     CXX] X86/debug/VIOBlock.cc -> .o
 [     CXX] X86/debug/ExecFaulting.cc -> .o
 [ TRACING]  -> X86/debug/Commit.hh
 [EMBED PY] src/sim/Workload.py -> X86/sim/Workload.py.cc
 [ TRACING]  -> X86/debug/CommMonitor.cc
 [     CXX] X86/debug/Commit.cc -> .o
 [     CXX] X86/sim/Workload.py.cc -> .pyo
 [     CXX] X86/sim/Workload.py.cc -> .o
 [ TRACING]  -> X86/debug/KvmTimer.cc
 [EMBED PY] src/python/gem5/isas.py -> X86/python/gem5/isas.py.cc
 [EMBED PY] src/python/gem5/components/processors/gups_generator_core.py -> X86/python/gem5/components/processors/gups_generator_core.py.cc
 [EMBED PY] src/python/m5/util/fdthelper.py -> X86/python/m5/util/fdthelper.py.cc
 [     CXX] X86/python/gem5/isas.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/gups_generator_core.py.cc -> .o
 [     CXX] X86/python/m5/util/fdthelper.py.cc -> .o
 [     CXX] X86/python/m5/util/fdthelper.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/gups_generator_core.py.cc -> .pyo
 [     CXX] X86/python/gem5/isas.py.cc -> .pyo
 [ TRACING]  -> X86/debug/EthernetNoData.cc
 [ TRACING]  -> X86/debug/EthernetNoData.hh
 [ TRACING]  -> X86/debug/EthernetSM.hh
 [EMBED PY] src/cpu/TimingExpr.py -> X86/cpu/TimingExpr.py.cc
 [     CXX] X86/cpu/TimingExpr.py.cc -> .o
 [     CXX] X86/cpu/TimingExpr.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/boards/kernel_disk_workload.py -> X86/python/gem5/components/boards/kernel_disk_workload.py.cc
 [     CXX] X86/python/gem5/components/boards/kernel_disk_workload.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/kernel_disk_workload.py.cc -> .o
 [ TRACING]  -> X86/debug/Intel8254Timer.cc
 [EMBED PY] src/arch/generic/InstDecoder.py -> X86/arch/generic/InstDecoder.py.cc
 [EMBED PY] src/mem/MemInterface.py -> X86/mem/MemInterface.py.cc
 [EMBED PY] src/sim/ClockedObject.py -> X86/sim/ClockedObject.py.cc
 [     CXX] X86/arch/generic/InstDecoder.py.cc -> .o
 [     CXX] X86/mem/MemInterface.py.cc -> .o
 [     CXX] X86/mem/MemInterface.py.cc -> .pyo
 [     CXX] X86/sim/ClockedObject.py.cc -> .pyo
 [     CXX] X86/sim/ClockedObject.py.cc -> .o
 [     CXX] X86/arch/generic/InstDecoder.py.cc -> .pyo
 [ TRACING]  -> X86/debug/StoreSet.hh
 [     CXX] X86/debug/StoreSet.cc -> .o
 [     CXX] src/cpu/o3/store_set.cc -> X86/cpu/o3/store_set.o
 [ TRACING]  -> X86/debug/DistEthernet.cc
 [ TRACING]  -> X86/debug/FmtStackTrace.cc
 [EMBED PY] src/python/gem5/resources/downloader.py -> X86/python/gem5/resources/downloader.py.cc
 [     CXX] X86/python/gem5/resources/downloader.py.cc -> .pyo
 [     CXX] X86/python/gem5/resources/downloader.py.cc -> .o
 [EMBED PY] src/arch/x86/X86TLB.py -> X86/arch/x86/X86TLB.py.cc
 [     CXX] X86/arch/x86/X86TLB.py.cc -> .o
 [     CXX] X86/arch/x86/X86TLB.py.cc -> .pyo
 [ TRACING]  -> X86/debug/MinorExecute.hh
 [EMBED PY] src/mem/SerialLink.py -> X86/mem/SerialLink.py.cc
 [     CXX] X86/debug/MinorExecute.cc -> .o
 [ TRACING]  -> X86/debug/MMU.cc
 [     CXX] X86/mem/SerialLink.py.cc -> .pyo
 [     CXX] X86/mem/SerialLink.py.cc -> .o
 [ TRACING]  -> X86/debug/IEW.hh
 [     CXX] X86/debug/IEW.cc -> .o
 [ TRACING]  -> X86/debug/RubySlicc.cc
 [EMBED PY] src/sim/DVFSHandler.py -> X86/sim/DVFSHandler.py.cc
 [ TRACING]  -> X86/debug/CommMonitor.hh
 [     CXX] X86/sim/DVFSHandler.py.cc -> .o
 [     CXX] X86/debug/CommMonitor.cc -> .o
 [     CXX] X86/sim/DVFSHandler.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Intel8254Timer.hh
 [ TRACING]  -> X86/debug/SimpleTrace.cc
 [     CXX] X86/debug/Intel8254Timer.cc -> .o
 [ TRACING]  -> X86/debug/Activity.cc
 [EMBED PY] src/sim/PowerState.py -> X86/sim/PowerState.py.cc
 [ TRACING]  -> X86/debug/KvmTimer.hh
 [ TRACING]  -> X86/debug/Decoder.cc
 [EMBED PY] src/python/m5/ext/pyfdt/__init__.py -> X86/python/m5/ext/pyfdt/__init__.py.cc
 [     CXX] X86/sim/PowerState.py.cc -> .o
 [     CXX] X86/sim/PowerState.py.cc -> .pyo
 [     CXX] X86/debug/KvmTimer.cc -> .o
 [     CXX] X86/python/m5/ext/pyfdt/__init__.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pyfdt/__init__.py.cc -> .o
 [     CXX] src/cpu/kvm/timer.cc -> X86/cpu/kvm/timer.o
 [EMBED PY] src/python/m5/ticks.py -> X86/python/m5/ticks.py.cc
 [     CXX] X86/python/m5/ticks.py.cc -> .o
 [     CXX] X86/python/m5/ticks.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Registers.cc
 [ TRACING]  -> X86/debug/HWPrefetchQueue.cc
 [EMBED PY] src/python/gem5/components/processors/__init__.py -> X86/python/gem5/components/processors/__init__.py.cc
 [ TRACING]  -> X86/debug/Registers.hh
 [EMBED PY] src/python/m5/__init__.py -> X86/python/m5/__init__.py.cc
 [     CXX] X86/python/gem5/components/processors/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/__init__.py.cc -> .pyo
 [     CXX] X86/python/m5/__init__.py.cc -> .o
 [     CXX] X86/python/m5/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/GDBRead.cc
 [ TRACING]  -> X86/debug/GDBRead.hh
 [     CXX] X86/debug/GDBRead.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc
 [ TRACING]  -> X86/debug/EthernetEEPROM.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l3_cache.py.cc -> .o
 [ TRACING]  -> X86/debug/EthernetEEPROM.hh
 [ TRACING]  -> X86/debug/SimpleTrace.hh
 [     CXX] X86/debug/SimpleTrace.cc -> .o
 [     CXX] X86/debug/EthernetEEPROM.cc -> .o
 [ TRACING]  -> X86/debug/O3PipeView.cc
 [ TRACING]  -> X86/debug/Activity.hh
 [EMBED PY] src/python/m5/ext/pystats/timeconversion.py -> X86/python/m5/ext/pystats/timeconversion.py.cc
 [     CXX] src/cpu/activity.cc -> X86/cpu/activity.o
 [     CXX] X86/debug/Activity.cc -> .o
 [ TRACING]  -> X86/debug/DMA.cc
 [     CXX] X86/python/m5/ext/pystats/timeconversion.py.cc -> .o
 [     CXX] X86/python/m5/ext/pystats/timeconversion.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SerialLink.cc
 [ TRACING]  -> X86/debug/DistEthernet.hh
 [ TRACING]  -> X86/debug/FmtStackTrace.hh
 [     CXX] X86/debug/DistEthernet.cc -> .o
 [     CXX] X86/debug/FmtStackTrace.cc -> .o
 [EMBED PY] src/arch/x86/X86LocalApic.py -> X86/arch/x86/X86LocalApic.py.cc
 [EMBED PY] src/mem/PortTerminator.py -> X86/mem/PortTerminator.py.cc
 [     CXX] X86/arch/x86/X86LocalApic.py.cc -> .pyo
 [     CXX] X86/mem/PortTerminator.py.cc -> .o
 [     CXX] X86/mem/PortTerminator.py.cc -> .pyo
 [     CXX] X86/arch/x86/X86LocalApic.py.cc -> .o
 [EMBED PY] src/cpu/simple/probes/SimPoint.py -> X86/cpu/simple/probes/SimPoint.py.cc
 [     CXX] X86/cpu/simple/probes/SimPoint.py.cc -> .o
 [     CXX] X86/cpu/simple/probes/SimPoint.py.cc -> .pyo
 [ TRACING]  -> X86/debug/LupioRTC.cc
 [ TRACING]  -> X86/debug/MMU.hh
 [EMBED PY] src/mem/HBMCtrl.py -> X86/mem/HBMCtrl.py.cc
 [ TRACING]  -> X86/debug/VIOConsole.cc
 [ TRACING]  -> X86/debug/LupioRTC.hh
 [     CXX] X86/debug/MMU.cc -> .o
 [     CXX] X86/mem/HBMCtrl.py.cc -> .pyo
 [     CXX] X86/mem/HBMCtrl.py.cc -> .o
 [     CXX] X86/debug/LupioRTC.cc -> .o
 [     CXX] src/mem/page_table.cc -> X86/mem/page_table.o
 [ TRACING]  -> X86/debug/CommitRate.cc
 [EMBED PY] src/python/m5/util/dot_writer.py -> X86/python/m5/util/dot_writer.py.cc
 [ TRACING]  -> X86/debug/ExecEffAddr.cc
 [EMBED PY] src/sim/probe/Probe.py -> X86/sim/probe/Probe.py.cc
 [ TRACING]  -> X86/debug/RubySlicc.hh
 [     CXX] X86/python/m5/util/dot_writer.py.cc -> .o
 [     CXX] X86/debug/ExecEffAddr.cc -> .o
 [     CXX] X86/sim/probe/Probe.py.cc -> .o
 [     CXX] X86/debug/RubySlicc.cc -> .o
 [     CXX] X86/sim/probe/Probe.py.cc -> .pyo
 [     CXX] X86/python/m5/util/dot_writer.py.cc -> .pyo
 [EMBED PY] src/mem/HMCController.py -> X86/mem/HMCController.py.cc
 [     CXX] X86/mem/HMCController.py.cc -> .o
 [     CXX] X86/mem/HMCController.py.cc -> .pyo
 [EMBED PY] src/dev/pci/PciDevice.py -> X86/dev/pci/PciDevice.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .o
 [     CXX] X86/dev/pci/PciDevice.py.cc -> .o
 [     CXX] X86/dev/pci/PciDevice.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .pyo
 [ TRACING]  -> X86/debug/TrafficGen.cc
 [ TRACING]  -> X86/debug/Decoder.hh
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/ddr3.py -> X86/python/gem5/components/memory/dram_interfaces/ddr3.py.cc
 [     CXX] X86/debug/Decoder.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Flow.cc
 [ TRACING]  -> X86/debug/Flow.hh
 [     CXX] X86/debug/Flow.cc -> .o
 [EMBED PY] src/python/gem5/utils/__init__.py -> X86/python/gem5/utils/__init__.py.cc
 [EMBED PY] src/python/gem5/coherence_protocol.py -> X86/python/gem5/coherence_protocol.py.cc
 [ TRACING]  -> X86/debug/HWPrefetchQueue.hh
 [     CXX] X86/python/gem5/utils/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/coherence_protocol.py.cc -> .o
 [     CXX] X86/debug/HWPrefetchQueue.cc -> .o
 [     CXX] X86/python/gem5/coherence_protocol.py.cc -> .pyo
 [     CXX] X86/python/gem5/utils/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DiskImageAll.cc
 [ TRACING]  -> X86/debug/DiskImageAll.hh
 [     CXX] X86/debug/DiskImageAll.cc -> .o
 [EMBED PY] src/mem/XBar.py -> X86/mem/XBar.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc
 [     CXX] X86/mem/XBar.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .o
 [     CXX] X86/mem/XBar.py.cc -> .pyo
 [ TRACING]  -> X86/debug/TimeSync.cc
 [ TRACING]  -> X86/debug/CommitRate.hh
 [     CXX] X86/debug/TimeSync.cc -> .o
 [     CXX] X86/debug/CommitRate.cc -> .o
 [ TRACING]  -> X86/debug/Vma.cc
 [ TRACING]  -> X86/debug/O3PipeView.hh
 [EMBED PY] src/sim/PowerDomain.py -> X86/sim/PowerDomain.py.cc
 [ TRACING]  -> X86/debug/Scoreboard.cc
 [     CXX] X86/debug/O3PipeView.cc -> .o
 [     CXX] X86/sim/PowerDomain.py.cc -> .o
 [     CXX] X86/sim/PowerDomain.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SerialLink.hh
 [ TRACING]  -> X86/debug/ACPI.cc
 [     CXX] X86/debug/SerialLink.cc -> .o
 [ TRACING]  -> X86/debug/DMA.hh
 [EMBED PY] src/mem/cache/tags/Tags.py -> X86/mem/cache/tags/Tags.py.cc
 [     CXX] X86/mem/cache/tags/Tags.py.cc -> .pyo
 [     CXX] X86/debug/DMA.cc -> .o
 [     CXX] X86/mem/cache/tags/Tags.py.cc -> .o
 [ TRACING]  -> X86/debug/MinorCPU.cc
 [ TRACING]  -> X86/debug/ExecMacro.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc
 [ TRACING]  -> X86/debug/VIOConsole.hh
 [     CXX] X86/debug/ExecMacro.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/debug/VIOConsole.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .o
 [EMBED PY] src/python/m5/util/dot_writer_ruby.py -> X86/python/m5/util/dot_writer_ruby.py.cc
 [EMBED PY] src/mem/cache/prefetch/Prefetcher.py -> X86/mem/cache/prefetch/Prefetcher.py.cc
 [     CXX] X86/python/m5/util/dot_writer_ruby.py.cc -> .o
 [     CXX] X86/mem/cache/prefetch/Prefetcher.py.cc -> .o
 [     CXX] X86/mem/cache/prefetch/Prefetcher.py.cc -> .pyo
 [     CXX] X86/python/m5/util/dot_writer_ruby.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Bridge.cc
 [ TRACING]  -> X86/debug/KvmRun.cc
 [EMBED PY] src/systemc/python/tlm.py -> X86/systemc/python/tlm.py.cc
 [ TRACING]  -> X86/debug/TrafficGen.hh
 [     CXX] X86/systemc/python/tlm.py.cc -> .pyo
 [     CXX] X86/debug/TrafficGen.cc -> .o
 [EMBED PY] src/mem/NVMInterface.py -> X86/mem/NVMInterface.py.cc
 [     CXX] X86/mem/NVMInterface.py.cc -> .pyo
 [     CXX] X86/mem/NVMInterface.py.cc -> .o
 [EMBED PY] src/mem/SysBridge.py -> X86/mem/SysBridge.py.cc
 [EMBED PY] src/python/gem5/components/boards/abstract_board.py -> X86/python/gem5/components/boards/abstract_board.py.cc
 [     CXX] X86/mem/SysBridge.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/abstract_board.py.cc -> .o
 [     CXX] X86/python/gem5/components/boards/abstract_board.py.cc -> .pyo
 [     CXX] X86/mem/SysBridge.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc
 [ TRACING]  -> X86/debug/RubyQueue.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .pyo
 [ TRACING]  -> X86/debug/EthernetAll.cc
 [EMBED PY] src/dev/x86/SouthBridge.py -> X86/dev/x86/SouthBridge.py.cc
 [ TRACING]  -> X86/debug/Vma.hh
 [ TRACING]  -> X86/debug/ExecEnable.cc
 [     CXX] X86/dev/x86/SouthBridge.py.cc -> .pyo
 [     CXX] X86/debug/Vma.cc -> .o
 [     CXX] X86/dev/x86/SouthBridge.py.cc -> .o
 [EMBED PY] src/cpu/FuncUnit.py -> X86/cpu/FuncUnit.py.cc
 [     CXX] X86/cpu/FuncUnit.py.cc -> .o
 [     CXX] X86/cpu/FuncUnit.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VNC.cc
 [ TRACING]  -> X86/debug/InvalidReg.cc
 [ TRACING]  -> X86/debug/Scoreboard.hh
 [ TRACING]  -> X86/debug/FmtFlag.cc
 [     CXX] X86/debug/Scoreboard.cc -> .o
 [EMBED PY] src/python/m5/ext/pyfdt/pyfdt.py -> X86/python/m5/ext/pyfdt/pyfdt.py.cc
 [ TRACING]  -> X86/debug/ACPI.hh
 [ TRACING]  -> X86/debug/MinorCPU.hh
 [     CXX] X86/python/m5/ext/pyfdt/pyfdt.py.cc -> .o
 [     CXX] X86/debug/ACPI.cc -> .o
 [     CXX] X86/debug/Minor.cc -> .o
 [     CXX] X86/debug/MinorCPU.cc -> .o
 [     CXX] X86/python/m5/ext/pyfdt/pyfdt.py.cc -> .pyo
 [EMBED PY] src/cpu/o3/O3Checker.py -> X86/cpu/o3/O3Checker.py.cc
 [     CXX] X86/cpu/o3/O3Checker.py.cc -> .pyo
 [     CXX] X86/cpu/o3/O3Checker.py.cc -> .o
 [ TRACING]  -> X86/debug/MemCtrl.cc
 [ TRACING]  -> X86/debug/RubySequencer.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc
 [ TRACING]  -> X86/debug/Bridge.hh
 [ TRACING]  -> X86/debug/KvmRun.hh
 [ TRACING]  -> X86/debug/VNC.hh
 [ TRACING]  -> X86/debug/RubySequencer.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc -> .pyo
 [     CXX] X86/debug/Bridge.cc -> .o
 [     CXX] X86/debug/VNC.cc -> .o
 [     CXX] X86/debug/RubySequencer.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l2_cache.py.cc -> .o
 [     CXX] X86/debug/KvmRun.cc -> .o
 [EMBED PY] src/python/m5/ext/pystats/storagetype.py -> X86/python/m5/ext/pystats/storagetype.py.cc
 [     CXX] X86/python/m5/ext/pystats/storagetype.py.cc -> .pyo
 [     CXX] X86/python/m5/ext/pystats/storagetype.py.cc -> .o
 [EMBED PY] src/arch/x86/X86SeWorkload.py -> X86/arch/x86/X86SeWorkload.py.cc
 [EMBED PY] src/arch/generic/BaseISA.py -> X86/arch/generic/BaseISA.py.cc
 [EMBED PY] src/cpu/CpuCluster.py -> X86/cpu/CpuCluster.py.cc
 [ TRACING]  -> X86/debug/MSHR.cc
 [     CXX] X86/arch/x86/X86SeWorkload.py.cc -> .pyo
 [     CXX] X86/arch/x86/X86SeWorkload.py.cc -> .o
 [     CXX] X86/arch/generic/BaseISA.py.cc -> .o
 [     CXX] X86/cpu/CpuCluster.py.cc -> .o
 [     CXX] X86/cpu/CpuCluster.py.cc -> .pyo
 [     CXX] X86/arch/generic/BaseISA.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyQueue.hh
 [     CXX] X86/debug/RubyQueue.cc -> .o
 [EMBED PY] src/python/gem5/__init__.py -> X86/python/gem5/__init__.py.cc
 [     CXX] X86/python/gem5/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/EthernetAll.hh
 [ TRACING]  -> X86/debug/GDBMisc.cc
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/wideio.py -> X86/python/gem5/components/memory/dram_interfaces/wideio.py.cc
 [ TRACING]  -> X86/debug/ExecEnable.hh
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .o
 [     CXX] X86/debug/ExecEnable.cc -> .o
 [     CXX] X86/debug/ExecAll.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .pyo
 [EMBED PY] src/python/m5/util/convert.py -> X86/python/m5/util/convert.py.cc
 [ TRACING]  -> X86/debug/EthernetDesc.cc
 [EMBED PY] src/mem/cache/compressors/Compressors.py -> X86/mem/cache/compressors/Compressors.py.cc
 [     CXX] X86/python/m5/util/convert.py.cc -> .o
 [     CXX] X86/python/m5/util/convert.py.cc -> .pyo
 [     CXX] X86/mem/cache/compressors/Compressors.py.cc -> .pyo
 [     CXX] X86/mem/cache/compressors/Compressors.py.cc -> .o
 [EMBED PY] src/systemc/python/systemc.py -> X86/systemc/python/systemc.py.cc
 [     CXX] X86/systemc/python/systemc.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HMCController.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/nodes/__init__.py -> X86/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/IsaFake.cc
 [ TRACING]  -> X86/debug/CxxConfig.hh
 [ TRACING]  -> X86/debug/FmtFlag.hh
 [     CXX] X86/debug/CxxConfig.cc -> .o
 [     CXX] src/base/trace.cc -> X86/base/trace.o
 [     CXX] X86/debug/FmtFlag.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/__init__.py -> X86/python/gem5/components/memory/dram_interfaces/__init__.py.cc
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ExecNoTicks.cc
 [EMBED PY] src/python/gem5/components/memory/single_channel.py -> X86/python/gem5/components/memory/single_channel.py.cc
 [EMBED PY] src/python/gem5/components/processors/base_cpu_processor.py -> X86/python/gem5/components/processors/base_cpu_processor.py.cc
 [ TRACING]  -> X86/debug/ExecNoTicks.hh
 [     CXX] X86/python/gem5/components/memory/single_channel.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/single_channel.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/base_cpu_processor.py.cc -> .o
 [ TRACING]  -> X86/debug/Exec.hh
 [     CXX] X86/debug/ExecNoTicks.cc -> .o
 [     CXX] X86/python/gem5/components/processors/base_cpu_processor.py.cc -> .pyo
 [EMBED PY] src/python/gem5_default_config.py -> X86/python/gem5_default_config.py.cc
 [     CXX] X86/python/gem5_default_config.py.cc -> .pyo
 [     CXX] X86/python/gem5_default_config.py.cc -> .o
 [ TRACING]  -> X86/debug/LupioRNG.cc
 [ TRACING]  -> X86/debug/MemCtrl.hh
 [ TRACING]  -> X86/debug/LupioRNG.hh
 [     CXX] X86/debug/MemCtrl.cc -> .o
 [ TRACING]  -> X86/debug/VIOIface.cc
 [     CXX] X86/debug/LupioRNG.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/arm_board.py -> X86/python/gem5/components/boards/arm_board.py.cc
 [     CXX] X86/python/gem5/components/boards/arm_board.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/arm_board.py.cc -> .o
 [ TRACING]  -> X86/debug/ExecCPSeq.cc
 [EMBED PY] src/python/importer.py -> X86/python/importer.py.cc
 [     CXX] X86/debug/ExecCPSeq.cc -> .o
 [     CXX] X86/python/importer.py.cc -> .o
 [     CXX] X86/python/importer.py.cc -> .pyo
 [EMBED PY] src/python/m5/simulate.py -> X86/python/m5/simulate.py.cc
 [     CXX] X86/python/m5/simulate.py.cc -> .pyo
 [     CXX] X86/python/m5/simulate.py.cc -> .o
 [ TRACING]  -> X86/debug/Event.cc
 [ TRACING]  -> X86/debug/AnnotateAll.cc
 [ TRACING]  -> X86/debug/MSHR.hh
 [ TRACING]  -> X86/debug/SimpleDiskData.cc
 [EMBED PY] src/mem/ruby/network/Network.py -> X86/mem/ruby/network/Network.py.cc
 [ TRACING]  -> X86/debug/AnnotateAll.hh
 [     CXX] X86/debug/MSHR.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/__init__.py -> X86/python/gem5/components/cachehierarchies/ruby/__init__.py.cc
 [ TRACING]  -> X86/debug/InvalidReg.hh
 [     CXX] X86/mem/ruby/network/Network.py.cc -> .pyo
 [     CXX] X86/debug/AnnotateAll.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .o
 [     CXX] src/cpu/o3/scoreboard.cc -> X86/cpu/o3/scoreboard.o
 [     CXX] X86/debug/InvalidReg.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DVFS.cc
 [ TRACING]  -> X86/debug/GDBMisc.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc
 [     CXX] X86/debug/GDBMisc.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .o
 [ TRACING]  -> X86/debug/EthernetDesc.hh
 [     CXX] X86/debug/EthernetDesc.cc -> .o
 [     CXX] X86/debug/EthernetNoData.cc -> .o
 [EMBED PY] src/cpu/probes/PcCountTracker.py -> X86/cpu/probes/PcCountTracker.py.cc
 [     CXX] X86/cpu/probes/PcCountTracker.py.cc -> .pyo
 [     CXX] X86/cpu/probes/PcCountTracker.py.cc -> .o
 [ TRACING]  -> X86/debug/Rename.cc
 [ TRACING]  -> X86/debug/IsaFake.hh
 [ TRACING]  -> X86/debug/HMCController.hh
 [EMBED PY] src/sim/power/ThermalDomain.py -> X86/sim/power/ThermalDomain.py.cc
 [     CXX] X86/debug/IsaFake.cc -> .o
 [     CXX] X86/debug/HMCController.cc -> .o
 [     CXX] X86/sim/power/ThermalDomain.py.cc -> .pyo
 [     CXX] X86/sim/power/ThermalDomain.py.cc -> .o
 [ TRACING]  -> X86/debug/MiscRegs.cc
 [ TRACING]  -> X86/debug/IntRegs.hh
 [     CXX] X86/debug/IntRegs.cc -> .o
 [     CXX] src/arch/x86/emulenv.cc -> X86/arch/x86/emulenv.o
 [     CXX] src/arch/x86/regs/int.cc -> X86/arch/x86/regs/int.o
 [ TRACING]  -> X86/debug/ExecMicro.cc
 [ TRACING]  -> X86/debug/RubyDma.cc
 [     CXX] X86/debug/ExecMicro.cc -> .o
 [EMBED PY] src/cpu/o3/O3CPU.py -> X86/cpu/o3/O3CPU.py.cc
 [ TRACING]  -> X86/debug/RubyDma.hh
 [     CXX] X86/cpu/o3/O3CPU.py.cc -> .o
 [     CXX] X86/cpu/o3/O3CPU.py.cc -> .pyo
 [     CXX] X86/debug/RubyDma.cc -> .o
 [EMBED PY] src/python/gem5/components/boards/__init__.py -> X86/python/gem5/components/boards/__init__.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/no_cache.py -> X86/python/gem5/components/cachehierarchies/classic/no_cache.py.cc
 [     CXX] X86/python/gem5/components/boards/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/boards/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VIOIface.hh
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc
 [     CXX] X86/debug/VIOIface.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/l2cache.py -> X86/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc
 [ TRACING]  -> X86/debug/MemDepUnit.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .o
 [     CXX] X86/debug/MemDepUnit.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .pyo
 [ TRACING]  -> X86/debug/XBar.cc
 [ TRACING]  -> X86/debug/DMACopyEngine.cc
 [ TRACING]  -> X86/debug/KvmInt.cc
 [ TRACING]  -> X86/debug/Event.hh
 [ TRACING]  -> X86/debug/RubyPrefetcher.cc
 [ TRACING]  -> X86/debug/SimpleDiskData.hh
 [     CXX] src/sim/global_event.cc -> X86/sim/global_event.o
 [     CXX] src/base/pollevent.cc -> X86/base/pollevent.o
 [     CXX] src/dev/net/tcp_iface.cc -> X86/dev/net/tcp_iface.o
 [ TRACING]  -> X86/debug/RubyPrefetcher.hh
 [     CXX] X86/debug/SimpleDiskData.cc -> .o
 [     CXX] X86/debug/RubyPrefetcher.cc -> .o
 [     CXX] src/sim/init_signals.cc -> X86/sim/init_signals.o
 [     CXX] src/sim/eventq.cc -> X86/sim/eventq.o
 [     CXX] src/sim/stat_control.cc -> X86/sim/stat_control.o
 [     CXX] src/sim/simulate.cc -> X86/sim/simulate.o
 [     CXX] src/dev/mc146818.cc -> X86/dev/mc146818.o
 [     CXX] src/dev/intel_8254_timer.cc -> X86/dev/intel_8254_timer.o
 [     CXX] src/python/pybind11/event.cc -> X86/python/pybind11/event.o
 [     CXX] src/sim/sim_events.cc -> X86/sim/sim_events.o
 [     CXX] X86/debug/Event.cc -> .o
 [EMBED PY] src/dev/serial/Serial.py -> X86/dev/serial/Serial.py.cc
 [ TRACING]  -> X86/debug/DynInst.cc
 [     CXX] X86/dev/serial/Serial.py.cc -> .o
 [     CXX] X86/dev/serial/Serial.py.cc -> .pyo
 [ TRACING]  -> X86/debug/DVFS.hh
 [     CXX] X86/debug/DVFS.cc -> .o
 [EMBED PY] src/dev/x86/Pc.py -> X86/dev/x86/Pc.py.cc
 [ TRACING]  -> X86/debug/DMACopyEngine.hh
 [     CXX] X86/dev/x86/Pc.py.cc -> .o
 [     CXX] X86/dev/x86/Pc.py.cc -> .pyo
 [     CXX] X86/debug/DMACopyEngine.cc -> .o
 [ TRACING]  -> X86/debug/Rename.hh
 [     CXX] X86/debug/Rename.cc -> .o
 [ TRACING]  -> X86/debug/Config.cc
 [EMBED PY] src/systemc/core/SystemC.py -> X86/systemc/core/SystemC.py.cc
 [     CXX] X86/systemc/core/SystemC.py.cc -> .pyo
 [ TRACING]  -> X86/debug/MiscRegs.hh
 [     CXX] src/arch/x86/regs/msr.cc -> X86/arch/x86/regs/msr.o
 [     CXX] X86/debug/MiscRegs.cc -> .o
 [EMBED PY] src/python/m5/ext/pystats/statistic.py -> X86/python/m5/ext/pystats/statistic.py.cc
 [ TRACING]  -> X86/debug/EthernetSM.cc
 [     CXX] X86/python/m5/ext/pystats/statistic.py.cc -> .o
 [     CXX] X86/debug/EthernetSM.cc -> .o
 [     CXX] X86/python/m5/ext/pystats/statistic.py.cc -> .pyo
 [ TRACING]  -> X86/debug/LLSC.cc
 [EMBED PY] src/arch/x86/bios/ACPI.py -> X86/arch/x86/bios/ACPI.py.cc
 [EMBED PY] src/cpu/simple/BaseTimingSimpleCPU.py -> X86/cpu/simple/BaseTimingSimpleCPU.py.cc
 [     CXX] X86/arch/x86/bios/ACPI.py.cc -> .pyo
 [     CXX] X86/arch/x86/bios/ACPI.py.cc -> .o
 [     CXX] X86/cpu/simple/BaseTimingSimpleCPU.py.cc -> .o
 [     CXX] X86/cpu/simple/BaseTimingSimpleCPU.py.cc -> .pyo
 [ TRACING]  -> X86/debug/XBar.hh
 [EMBED PY] src/python/m5/util/attrdict.py -> X86/python/m5/util/attrdict.py.cc
 [ TRACING]  -> X86/debug/KvmInt.hh
 [EMBED PY] src/mem/probes/BaseMemProbe.py -> X86/mem/probes/BaseMemProbe.py.cc
 [EMBED PY] src/mem/HeteroMemCtrl.py -> X86/mem/HeteroMemCtrl.py.cc
 [     CXX] X86/python/m5/util/attrdict.py.cc -> .o
 [     CXX] X86/mem/probes/BaseMemProbe.py.cc -> .pyo
 [     CXX] X86/debug/KvmInt.cc -> .o
 [     CXX] X86/mem/HeteroMemCtrl.py.cc -> .o
 [     CXX] X86/mem/HeteroMemCtrl.py.cc -> .pyo
 [     CXX] X86/python/m5/util/attrdict.py.cc -> .pyo
 [EMBED PY] src/cpu/simple/TimingSimpleCPU.py -> X86/cpu/simple/TimingSimpleCPU.py.cc
 [     CXX] X86/cpu/simple/TimingSimpleCPU.py.cc -> .o
 [     CXX] X86/cpu/simple/TimingSimpleCPU.py.cc -> .pyo
 [EMBED PY] src/sim/SignalPort.py -> X86/sim/SignalPort.py.cc
 [EMBED PY] src/dev/ResetPort.py -> X86/dev/ResetPort.py.cc
 [     CXX] X86/sim/SignalPort.py.cc -> .pyo
 [     CXX] X86/dev/ResetPort.py.cc -> .pyo
 [     CXX] X86/dev/ResetPort.py.cc -> .o
 [     CXX] X86/sim/SignalPort.py.cc -> .o
 [EMBED PY] src/cpu/StaticInstFlags.py -> X86/cpu/StaticInstFlags.py.cc
 [     CXX] X86/cpu/StaticInstFlags.py.cc -> .pyo
 [     CXX] X86/cpu/StaticInstFlags.py.cc -> .o
 [EMBED PY] src/python/m5/ext/__init__.py -> X86/python/m5/ext/__init__.py.cc
 [EMBED PY] src/dev/i2c/I2C.py -> X86/dev/i2c/I2C.py.cc
 [     CXX] X86/dev/i2c/I2C.py.cc -> .o
 [     CXX] X86/python/m5/ext/__init__.py.cc -> .o
 [     CXX] X86/python/m5/ext/__init__.py.cc -> .pyo
 [     CXX] X86/dev/i2c/I2C.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HWPrefetch.cc
 [EMBED PY] src/python/gem5/components/processors/simple_processor.py -> X86/python/gem5/components/processors/simple_processor.py.cc
 [     CXX] X86/python/gem5/components/processors/simple_processor.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/processors/simple_processor.py.cc -> .o
 [ TRACING]  -> X86/debug/X86.cc
 [EMBED PY] src/python/gem5/resources/client_api/abstract_client.py -> X86/python/gem5/resources/client_api/abstract_client.py.cc
 [     CXX] X86/python/gem5/resources/client_api/abstract_client.py.cc -> .o
 [     CXX] X86/python/gem5/resources/client_api/abstract_client.py.cc -> .pyo
 [ TRACING]  -> X86/debug/GDBExtra.cc
 [ TRACING]  -> X86/debug/DynInst.hh
 [EMBED PY] src/python/gem5/components/boards/x86_board.py -> X86/python/gem5/components/boards/x86_board.py.cc
 [ TRACING]  -> X86/debug/GDBExtra.hh
 [     CXX] X86/debug/DynInst.cc -> .o
 [ TRACING]  -> X86/debug/EthernetData.cc
 [     CXX] X86/python/gem5/components/boards/x86_board.py.cc -> .o
 [     CXX] X86/debug/GDBExtra.cc -> .o
 [     CXX] X86/python/gem5/components/boards/x86_board.py.cc -> .pyo
 [EMBED PY] src/python/gem5/utils/multiprocessing/popen_spawn_gem5.py -> X86/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc
 [     CXX] X86/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc -> .o
 [     CXX] X86/python/gem5/utils/multiprocessing/popen_spawn_gem5.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc
 [ TRACING]  -> X86/debug/DRAMsim3.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/l1_cache.py.cc -> .o
 [EMBED PY] src/python/m5/proxy.py -> X86/python/m5/proxy.py.cc
 [ TRACING]  -> X86/debug/DRAMsim3.hh
 [     CXX] X86/python/m5/proxy.py.cc -> .pyo
 [     CXX] X86/debug/DRAMsim3.cc -> .o
 [     CXX] X86/python/m5/proxy.py.cc -> .o
 [ TRACING]  -> X86/debug/Config.hh
 [EMBED PY] src/dev/storage/SimpleDisk.py -> X86/dev/storage/SimpleDisk.py.cc
 [ TRACING]  -> X86/debug/Exec.cc
 [     CXX] X86/debug/Config.cc -> .o
 [ TRACING]  -> X86/debug/Ruby.cc
 [     CXX] X86/dev/storage/SimpleDisk.py.cc -> .o
 [     CXX] X86/debug/Exec.cc -> .o
 [ TRACING]  -> X86/debug/Ruby.hh
 [ TRACING]  -> X86/debug/RubyCacheTrace.hh
 [ TRACING]  -> X86/debug/RubyPort.hh
 [     CXX] X86/dev/storage/SimpleDisk.py.cc -> .pyo
 [     CXX] X86/debug/Ruby.cc -> .o
 [ TRACING]  -> X86/debug/LupioPIC.cc
 [ TRACING]  -> X86/debug/LupioPIC.hh
 [ TRACING]  -> X86/debug/LLSC.hh
 [     CXX] X86/debug/LupioPIC.cc -> .o
 [     CXX] X86/debug/LLSC.cc -> .o
 [ TRACING]  -> X86/debug/VIORng.cc
 [ TRACING]  -> X86/debug/LSQUnit.cc
 [EMBED PY] src/dev/x86/I8237.py -> X86/dev/x86/I8237.py.cc
 [EMBED PY] src/mem/ruby/network/BasicRouter.py -> X86/mem/ruby/network/BasicRouter.py.cc
 [     CXX] X86/dev/x86/I8237.py.cc -> .pyo
 [     CXX] X86/dev/x86/I8237.py.cc -> .o
 [     CXX] X86/mem/ruby/network/BasicRouter.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .o
 [ TRACING]  -> X86/debug/Checker.hh
 [ TRACING]  -> X86/debug/Drain.cc
 [     CXX] X86/debug/Checker.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/mesi_three_level_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/mem/ruby/structures/RubyCache.py -> X86/mem/ruby/structures/RubyCache.py.cc
 [     CXX] X86/mem/ruby/structures/RubyCache.py.cc -> .pyo
 [ TRACING]  -> X86/debug/GDBAll.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .o
 [EMBED PY] src/python/gem5/components/memory/hbm.py -> X86/python/gem5/components/memory/hbm.py.cc
 [     CXX] X86/python/gem5/components/memory/hbm.py.cc -> .o
 [     CXX] X86/python/gem5/components/memory/hbm.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HWPrefetch.hh
 [     CXX] X86/debug/CacheAll.cc -> .o
 [     CXX] X86/debug/HWPrefetch.cc -> .o
 [ TRACING]  -> X86/debug/SimpleDisk.cc
 [EMBED PY] src/mem/ruby/structures/RubyPrefetcher.py -> X86/mem/ruby/structures/RubyPrefetcher.py.cc
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py -> X86/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc
 [     CXX] X86/mem/ruby/structures/RubyPrefetcher.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/memory/dram_interfaces/lpddr5.py -> X86/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .pyo
 [     CXX] X86/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .o
 [ TRACING]  -> X86/debug/X86.hh
 [     CXX] X86/debug/X86.cc -> .o
 [ TRACING]  -> X86/debug/VoltageDomain.cc
 [EMBED PY] src/cpu/o3/FuncUnitConfig.py -> X86/cpu/o3/FuncUnitConfig.py.cc
 [ TRACING]  -> X86/debug/EthernetData.hh
 [     CXX] X86/cpu/o3/FuncUnitConfig.py.cc -> .pyo
 [     CXX] X86/debug/EthernetData.cc -> .o
 [     CXX] X86/debug/EthernetAll.cc -> .o
 [     CXX] X86/cpu/o3/FuncUnitConfig.py.cc -> .o
 [EMBED PY] src/learning_gem5/part2/SimpleCache.py -> X86/learning_gem5/part2/SimpleCache.py.cc
 [ TRACING]  -> X86/debug/ROB.cc
 [     CXX] X86/learning_gem5/part2/SimpleCache.py.cc -> .pyo
 [     CXX] X86/learning_gem5/part2/SimpleCache.py.cc -> .o
 [EMBED PY] src/mem/probes/StackDistProbe.py -> X86/mem/probes/StackDistProbe.py.cc
 [EMBED PY] src/dev/pci/PciHost.py -> X86/dev/pci/PciHost.py.cc
 [     CXX] X86/mem/probes/StackDistProbe.py.cc -> .pyo
 [     CXX] X86/dev/pci/PciHost.py.cc -> .pyo
 [     CXX] X86/dev/pci/PciHost.py.cc -> .o
 [EMBED PY] X86/mem/ruby/protocol/L1Cache_Controller.py -> .cc
 [     CXX] X86/mem/ruby/protocol/L1Cache_Controller.py.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Controller.py.cc -> .pyo
 [EMBED PY] src/dev/x86/I8259.py -> X86/dev/x86/I8259.py.cc
 [ TRACING]  -> X86/debug/MatRegs.cc
 [     CXX] X86/dev/x86/I8259.py.cc -> .o
 [     CXX] X86/dev/x86/I8259.py.cc -> .pyo
 [ TRACING]  -> X86/debug/ExecThread.cc
 [     CXX] X86/debug/ExecThread.cc -> .o
 [ TRACING]  -> X86/debug/RubyCacheTrace.cc
 [     CXX] X86/debug/RubyCacheTrace.cc -> .o
 [ TRACING]  -> X86/debug/VIORng.hh
 [     CXX] X86/debug/VIORng.cc -> .o
 [EMBED PY] src/mem/qos/QoSMemSinkInterface.py -> X86/mem/qos/QoSMemSinkInterface.py.cc
 [     CXX] X86/mem/qos/QoSMemSinkInterface.py.cc -> .pyo
 [ TRACING]  -> X86/debug/SyscallBase.cc
 [EMBED PY] src/sim/TickedObject.py -> X86/sim/TickedObject.py.cc
 [ TRACING]  -> X86/debug/LSQUnit.hh
 [     CXX] X86/sim/TickedObject.py.cc -> .o
 [     CXX] X86/debug/LSQUnit.cc -> .o
 [     CXX] X86/sim/TickedObject.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py -> X86/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc
 [ TRACING]  -> X86/debug/SnoopFilter.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .pyo
 [ TRACING]  -> X86/debug/KvmIO.cc
 [ TRACING]  -> X86/debug/Drain.hh
 [     CXX] X86/debug/Drain.cc -> .o
 [     CXX] src/sim/drain.cc -> X86/sim/drain.o
 [EMBED PY] src/cpu/simple/NonCachingSimpleCPU.py -> X86/cpu/simple/NonCachingSimpleCPU.py.cc
 [EMBED PY] src/mem/MemDelay.py -> X86/mem/MemDelay.py.cc
 [     CXX] X86/cpu/simple/NonCachingSimpleCPU.py.cc -> .o
 [     CXX] X86/mem/MemDelay.py.cc -> .o
 [     CXX] X86/mem/MemDelay.py.cc -> .pyo
 [     CXX] X86/cpu/simple/NonCachingSimpleCPU.py.cc -> .pyo
 [ TRACING]  -> X86/debug/GDBAll.hh
 [     CXX] X86/debug/GDBAll.cc -> .o
 [EMBED PY] src/mem/ruby/network/BasicLink.py -> X86/mem/ruby/network/BasicLink.py.cc
 [     CXX] X86/mem/ruby/network/BasicLink.py.cc -> .pyo
 [ TRACING]  -> X86/debug/RubyPort.cc
 [     CXX] X86/debug/RubyPort.cc -> .o
 [EMBED PY] src/python/gem5/prebuilt/demo/__init__.py -> X86/python/gem5/prebuilt/demo/__init__.py.cc
 [     CXX] X86/python/gem5/prebuilt/demo/__init__.py.cc -> .pyo
 [     CXX] X86/python/gem5/prebuilt/demo/__init__.py.cc -> .o
 [ TRACING]  -> X86/debug/SimpleDisk.hh
 [     CXX] X86/debug/SimpleDisk.cc -> .o
 [EMBED PY] src/python/gem5/components/__init__.py -> X86/python/gem5/components/__init__.py.cc
 [     CXX] X86/python/gem5/components/__init__.py.cc -> .o
 [     CXX] X86/python/gem5/components/__init__.py.cc -> .pyo
 [ TRACING]  -> X86/debug/VoltageDomain.hh
 [     CXX] X86/debug/VoltageDomain.cc -> .o
 [ TRACING]  -> X86/debug/Decode.cc
 [ TRACING]  -> X86/debug/DistEthernetCmd.cc
 [     CXX] X86/debug/Decode.cc -> .o
 [     CXX] X86/debug/DistEthernetCmd.cc -> .o
 [EMBED PY] src/sim/RedirectPath.py -> X86/sim/RedirectPath.py.cc
 [     CXX] X86/sim/RedirectPath.py.cc -> .pyo
 [     CXX] X86/sim/RedirectPath.py.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc
 [ TRACING]  -> X86/debug/ROB.hh
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .o
 [     CXX] X86/debug/ROB.cc -> .o
 [     CXX] X86/debug/O3CPUAll.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .pyo
 [EMBED PY] src/python/gem5/components/processors/cpu_types.py -> X86/python/gem5/components/processors/cpu_types.py.cc
 [     CXX] X86/python/gem5/components/processors/cpu_types.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/cpu_types.py.cc -> .pyo
 [EMBED PY] src/arch/x86/X86NativeTrace.py -> X86/arch/x86/X86NativeTrace.py.cc
 [     CXX] X86/arch/x86/X86NativeTrace.py.cc -> .o
 [     CXX] X86/arch/x86/X86NativeTrace.py.cc -> .pyo
 [ TRACING]  -> X86/debug/Uart.cc
 [     CXX] X86/debug/Uart.cc -> .o
 [EMBED PY] src/dev/x86/X86Ide.py -> X86/dev/x86/X86Ide.py.cc
 [ TRACING]  -> X86/debug/HtmMem.cc
 [     CXX] X86/dev/x86/X86Ide.py.cc -> .pyo
 [ TRACING]  -> X86/debug/HtmMem.hh
 [     CXX] X86/debug/HtmMem.cc -> .o
 [     CXX] X86/dev/x86/X86Ide.py.cc -> .o
 [EMBED PY] src/python/gem5/components/processors/base_cpu_core.py -> X86/python/gem5/components/processors/base_cpu_core.py.cc
 [ TRACING]  -> X86/debug/VIO.cc
 [     CXX] X86/python/gem5/components/processors/base_cpu_core.py.cc -> .o
 [     CXX] X86/python/gem5/components/processors/base_cpu_core.py.cc -> .pyo
 [     CXX] X86/debug/VIO.cc -> .o
 [ TRACING]  -> X86/debug/SyscallBase.hh
 [ TRACING]  -> X86/debug/I8254.cc
 [     CXX] X86/debug/SyscallBase.cc -> .o
 [     CXX] X86/debug/I8254.cc -> .o
 [     CXX] X86/debug/SyscallAll.cc -> .o
 [ TRACING]  -> X86/debug/SnoopFilter.hh
 [     CXX] X86/debug/SnoopFilter.cc -> .o
 [     CXX] X86/debug/XBar.cc -> .o
 [ TRACING]  -> X86/debug/KvmIO.hh
 [EMBED PY] src/python/gem5/utils/multiprocessing/context.py -> X86/python/gem5/utils/multiprocessing/context.py.cc
 [EMBED PY] src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py -> X86/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc
 [     CXX] X86/debug/KvmIO.cc -> .o
 [     CXX] X86/python/gem5/utils/multiprocessing/context.py.cc -> .pyo
 [     CXX] X86/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .o
 [     CXX] X86/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .pyo
 [     CXX] X86/python/gem5/utils/multiprocessing/context.py.cc -> .o
 [     CXX] X86/debug/KvmAll.cc -> .o
 [EMBED PY] src/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py -> X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc -> .o
 [     CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_three_level/dma_controller.py.cc -> .pyo
 [EMBED PY] src/python/m5/params.py -> X86/python/m5/params.py.cc
 [ TRACING]  -> X86/debug/MatRegs.hh
 [     CXX] X86/debug/MatRegs.cc -> .o
 [     CXX] X86/python/m5/params.py.cc -> .pyo
 [     CXX] X86/python/m5/params.py.cc -> .o
 [     CXX] X86/debug/Registers.cc -> .o
 [EMBED PY] src/cpu/kvm/BaseKvmCPU.py -> X86/cpu/kvm/BaseKvmCPU.py.cc
 [     CXX] X86/cpu/kvm/BaseKvmCPU.py.cc -> .pyo
 [     CXX] X86/cpu/kvm/BaseKvmCPU.py.cc -> .o
 [ TRACING]  -> X86/debug/CacheVerbose.cc
 [     CXX] X86/debug/CacheVerbose.cc -> .o
 [     CXX] X86/mem/ruby/protocol/CacheResourceType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/CacheRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/TransitionResult.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MemoryRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/RubyAccessMode.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DirectoryRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/AccessType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/CoherenceResponseType.cc -> .o
 [     CXX] src/mem/ruby/common/NetDest.cc -> X86/mem/ruby/common/NetDest.o
 [     CXX] X86/mem/ruby/protocol/TesterStatus.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L2Cache_State.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_State.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_State.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MemoryControlRequestType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/RequestStatus.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L2Cache_Event.cc -> .o
 [     CXX] X86/mem/ruby/protocol/SequencerStatus.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MaskPredictorType.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_State.cc -> .o
 [     CXX] X86/mem/ruby/protocol/LockStatus.cc -> .o
 [     CXX] X86/mem/ruby/protocol/SequencerRequestType.cc -> .o
 [     CXX] src/base/str.cc -> X86/base/str.o
 [     CXX] src/arch/x86/types.cc -> X86/arch/x86/types.o
 [     CXX] src/sim/fd_entry.cc -> X86/sim/fd_entry.o
 [     CXX] src/base/random.cc -> X86/base/random.o
 [     CXX] src/base/output.cc -> X86/base/output.o
 [     CXX] src/base/match.cc -> X86/base/match.o
 [     CXX] src/mem/ruby/common/Histogram.cc -> X86/mem/ruby/common/Histogram.o
 [     CXX] src/dev/ps2/types.cc -> X86/dev/ps2/types.o
 [     CXX] src/base/logging.cc -> X86/base/logging.o
 [     CXX] src/base/inifile.cc -> X86/base/inifile.o
 [     CXX] src/cpu/pred/ras.cc -> X86/cpu/pred/ras.o
 [     CXX] src/base/inet.cc -> X86/base/inet.o
 [     CXX] src/base/hostinfo.cc -> X86/base/hostinfo.o
 [     CXX] src/dev/net/pktfifo.cc -> X86/dev/net/pktfifo.o
 [     CXX] src/base/debug.cc -> X86/base/debug.o
 [     CXX] src/cpu/kvm/device.cc -> X86/cpu/kvm/device.o
 [     CXX] src/sim/mem_pool.cc -> X86/sim/mem_pool.o
 [     CXX] src/base/loader/symtab.cc -> X86/base/loader/symtab.o
 [     CXX] src/dev/net/etherpkt.cc -> X86/dev/net/etherpkt.o
 [     CXX] src/base/cprintf.cc -> X86/base/cprintf.o
 [     CXX] src/base/channel_addr.cc -> X86/base/channel_addr.o
 [     CXX] src/base/loader/image_file_data.cc -> X86/base/loader/image_file_data.o
 [     CXX] src/kern/operatingsystem.cc -> X86/kern/operatingsystem.o
 [     CXX] src/mem/cache/tags/dueling.cc -> X86/mem/cache/tags/dueling.o
 [     CXX] src/base/stats/text.cc -> X86/base/stats/text.o
 [     CXX] src/sim/mathexpr.cc -> X86/sim/mathexpr.o
 [     CXX] src/base/stats/storage.cc -> X86/base/stats/storage.o
 [     CXX] src/sim/port.cc -> X86/sim/port.o
 [     CXX] src/base/stats/info.cc -> X86/base/stats/info.o
 [     CXX] src/sim/globals.cc -> X86/sim/globals.o
 [     CXX] src/sim/stat_register.cc -> X86/sim/stat_register.o
 [     CXX] src/mem/cache/compressors/encoders/huffman.cc -> X86/mem/cache/compressors/encoders/huffman.o
 [     CXX] src/python/pybind11/debug.cc -> X86/python/pybind11/debug.o
 [     CXX] src/sim/core.cc -> X86/sim/core.o
 [     CXX] src/python/importer.cc -> X86/python/importer.o
 [     CXX] src/python/importer.cc -> X86/python/importer.pyo
 [     CXX] X86/python/m5ImporterCode.cc -> .pyo
 [     CXX] X86/python/m5ImporterCode.cc -> .o
 [ CFG ISA]  -> X86/config/the_gpu_isa.hh
 [     CXX] src/mem/ruby/profiler/StoreTrace.cc -> X86/mem/ruby/profiler/StoreTrace.o
 [     CXX] X86/mem/ruby/system/RubySystem.py.cc -> .o
 [     CXX] X86/mem/ruby/system/Sequencer.py.cc -> .o
 [     CXX] X86/mem/ruby/network/BasicLink.py.cc -> .o
 [     CXX] X86/mem/ruby/network/BasicRouter.py.cc -> .o
 [     CXX] X86/mem/ruby/network/MessageBuffer.py.cc -> .o
 [     CXX] X86/mem/ruby/network/Network.py.cc -> .o
 [     CXX] X86/mem/ruby/network/fault_model/FaultModel.py.cc -> .o
 [     CXX] X86/mem/ruby/network/garnet/GarnetLink.py.cc -> .o
 [     CXX] X86/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .o
 [     CXX] X86/mem/ruby/network/simple/SimpleLink.py.cc -> .o
 [     CXX] X86/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o
 [     CXX] X86/mem/ruby/structures/RubyCache.py.cc -> .o
 [     CXX] X86/mem/ruby/structures/DirectoryMemory.py.cc -> .o
 [     CXX] X86/mem/ruby/structures/RubyPrefetcher.py.cc -> .o
 [     CXX] X86/mem/ruby/structures/WireBuffer.py.cc -> .o
 [     CXX] src/mem/ruby/structures/PersistentTable.cc -> X86/mem/ruby/structures/PersistentTable.o
 [     CXX] src/mem/ruby/structures/TBEStorage.cc -> X86/mem/ruby/structures/TBEStorage.o
 [     CXX] X86/mem/ruby/slicc_interface/Controller.py.cc -> .o
 [     CXX] X86/mem/probes/BaseMemProbe.py.cc -> .o
 [     CXX] X86/mem/probes/StackDistProbe.py.cc -> .o
 [     CXX] X86/mem/probes/MemFootprintProbe.py.cc -> .o
 [     CXX] X86/mem/qos/QoSMemCtrl.py.cc -> .o
 [     CXX] X86/mem/qos/QoSMemSinkCtrl.py.cc -> .o
 [     CXX] X86/mem/qos/QoSMemSinkInterface.py.cc -> .o
 [     CXX] X86/mem/qos/QoSPolicy.py.cc -> .o
 [     CXX] X86/mem/qos/QoSTurnaround.py.cc -> .o
 [     CXX] X86/systemc/Tlm.py.cc -> .o
 [     CXX] src/systemc/dt/sc_mempool.cc -> X86/systemc/dt/sc_mempool.o
 [     CXX] src/systemc/dt/int/messages.cc -> X86/systemc/dt/int/messages.o
 [     CXX] src/systemc/dt/int/sc_int_base.cc -> X86/systemc/dt/int/sc_int_base.o
 [     CXX] src/systemc/dt/int/sc_int_mask.cc -> X86/systemc/dt/int/sc_int_mask.o
 [     CXX] src/systemc/dt/int/sc_length_param.cc -> X86/systemc/dt/int/sc_length_param.o
 [    LINK]  -> X86/gem5py_m5
 [     CXX] src/systemc/dt/int/sc_nbexterns.cc -> X86/systemc/dt/int/sc_nbexterns.o
 [     CXX] src/systemc/dt/int/sc_nbutils.cc -> X86/systemc/dt/int/sc_nbutils.o
 [     CXX] src/systemc/dt/int/sc_signed.cc -> X86/systemc/dt/int/sc_signed.o
 [     CXX] src/systemc/dt/int/sc_uint_base.cc -> X86/systemc/dt/int/sc_uint_base.o
 [     CXX] src/systemc/dt/int/sc_unsigned.cc -> X86/systemc/dt/int/sc_unsigned.o
 [     CXX] src/systemc/dt/fx/messages.cc -> X86/systemc/dt/fx/messages.o
 [     CXX] src/systemc/dt/fx/sc_fxcast_switch.cc -> X86/systemc/dt/fx/sc_fxcast_switch.o
 [     CXX] src/systemc/dt/fx/sc_fxdefs.cc -> X86/systemc/dt/fx/sc_fxdefs.o
 [     CXX] src/systemc/dt/fx/scfx_mant.cc -> X86/systemc/dt/fx/scfx_mant.o
 [     CXX] src/systemc/dt/fx/sc_fxnum.cc -> X86/systemc/dt/fx/sc_fxnum.o
 [     CXX] src/systemc/dt/fx/sc_fxnum_observer.cc -> X86/systemc/dt/fx/sc_fxnum_observer.o
 [     CXX] src/systemc/dt/fx/scfx_pow10.cc -> X86/systemc/dt/fx/scfx_pow10.o
 [     CXX] src/systemc/dt/fx/scfx_rep.cc -> X86/systemc/dt/fx/scfx_rep.o
 [     CXX] src/systemc/dt/fx/sc_fxtype_params.cc -> X86/systemc/dt/fx/sc_fxtype_params.o
 [     CXX] src/systemc/dt/fx/scfx_utils.cc -> X86/systemc/dt/fx/scfx_utils.o
 [     CXX] src/systemc/dt/fx/sc_fxval.cc -> X86/systemc/dt/fx/sc_fxval.o
 [     CXX] src/systemc/dt/fx/sc_fxval_observer.cc -> X86/systemc/dt/fx/sc_fxval_observer.o
 [     CXX] src/systemc/dt/bit/messages.cc -> X86/systemc/dt/bit/messages.o
 [     CXX] src/systemc/dt/bit/sc_bit.cc -> X86/systemc/dt/bit/sc_bit.o
 [     CXX] src/systemc/dt/bit/sc_bv_base.cc -> X86/systemc/dt/bit/sc_bv_base.o
 [     CXX] src/systemc/dt/bit/sc_logic.cc -> X86/systemc/dt/bit/sc_logic.o
 [     CXX] src/systemc/dt/bit/sc_lv_base.cc -> X86/systemc/dt/bit/sc_lv_base.o
 [     CXX] src/systemc/dt/misc/sc_concatref.cc -> X86/systemc/dt/misc/sc_concatref.o
 [     CXX] src/systemc/dt/misc/sc_value_base.cc -> X86/systemc/dt/misc/sc_value_base.o
 [     CXX] X86/systemc/tlm_bridge/TlmBridge.py.cc -> .o
 [     CXX] src/systemc/tlm_bridge/sc_mm.cc -> X86/systemc/tlm_bridge/sc_mm.o
 [ TRACING]  -> X86/debug/TlmBridge.hh
 [ TRACING]  -> X86/debug/TlmBridge.cc
 [     CXX] X86/systemc/python/systemc.py.cc -> .o
 [     CXX] X86/systemc/python/tlm.py.cc -> .o
 [     CXX] src/systemc/channel/messages.cc -> X86/systemc/channel/messages.o
 [     CXX] X86/debug/TlmBridge.cc -> .o
 [     CXX] src/systemc/channel/sc_event_queue.cc -> X86/systemc/channel/sc_event_queue.o
 [     CXX] src/systemc/channel/sc_in_resolved.cc -> X86/systemc/channel/sc_in_resolved.o
 [     CXX] src/systemc/channel/sc_inout_resolved.cc -> X86/systemc/channel/sc_inout_resolved.o
 [     CXX] src/systemc/channel/sc_out_resolved.cc -> X86/systemc/channel/sc_out_resolved.o
 [     CXX] src/systemc/channel/sc_mutex.cc -> X86/systemc/channel/sc_mutex.o
 [     CXX] src/systemc/channel/sc_semaphore.cc -> X86/systemc/channel/sc_semaphore.o
 [     CXX] src/systemc/channel/sc_signal.cc -> X86/systemc/channel/sc_signal.o
 [     CXX] src/systemc/channel/sc_signal_resolved.cc -> X86/systemc/channel/sc_signal_resolved.o
 [     CXX] src/systemc/tlm_utils/convenience_socket_bases.cc -> X86/systemc/tlm_utils/convenience_socket_bases.o
 [     CXX] src/systemc/tlm_utils/instance_specific_extensions.cc -> X86/systemc/tlm_utils/instance_specific_extensions.o
 [     CXX] src/systemc/utils/functions.cc -> X86/systemc/utils/functions.o
 [     CXX] src/systemc/utils/messages.cc -> X86/systemc/utils/messages.o
 [     CXX] src/systemc/utils/report.cc -> X86/systemc/utils/report.o
 [     CXX] src/systemc/utils/sc_report.cc -> X86/systemc/utils/sc_report.o
 [     CXX] src/systemc/utils/sc_report_handler.cc -> X86/systemc/utils/sc_report_handler.o
 [     CXX] src/systemc/utils/sc_trace_file.cc -> X86/systemc/utils/sc_trace_file.o
 [     CXX] src/systemc/utils/sc_vector.cc -> X86/systemc/utils/sc_vector.o
 [     CXX] src/systemc/utils/tracefile.cc -> X86/systemc/utils/tracefile.o
 [     CXX] src/systemc/utils/vcd.cc -> X86/systemc/utils/vcd.o
 [     CXX] X86/systemc/core/SystemC.py.cc -> .o
 [     CXX] src/systemc/core/channel.cc -> X86/systemc/core/channel.o
 [     CXX] src/systemc/core/event.cc -> X86/systemc/core/event.o
 [     CXX] src/systemc/core/messages.cc -> X86/systemc/core/messages.o
 [     CXX] src/systemc/core/module.cc -> X86/systemc/core/module.o
 [     CXX] src/systemc/core/object.cc -> X86/systemc/core/object.o
 [     CXX] src/systemc/core/port.cc -> X86/systemc/core/port.o
 [     CXX] src/systemc/core/process.cc -> X86/systemc/core/process.o
 [     CXX] src/systemc/core/sched_event.cc -> X86/systemc/core/sched_event.o
 [     CXX] src/systemc/core/sensitivity.cc -> X86/systemc/core/sensitivity.o
 [     CXX] src/systemc/core/time.cc -> X86/systemc/core/time.o
 [     CXX] src/systemc/core/sc_attr.cc -> X86/systemc/core/sc_attr.o
 [     CXX] src/systemc/core/sc_event.cc -> X86/systemc/core/sc_event.o
 [     CXX] src/systemc/core/sc_export.cc -> X86/systemc/core/sc_export.o
 [     CXX] src/systemc/core/sc_interface.cc -> X86/systemc/core/sc_interface.o
 [     CXX] src/systemc/core/sc_join.cc -> X86/systemc/core/sc_join.o
 [     CXX] src/systemc/core/sc_module_name.cc -> X86/systemc/core/sc_module_name.o
 [     CXX] src/systemc/core/sc_object.cc -> X86/systemc/core/sc_object.o
 [     CXX] src/systemc/core/sc_port.cc -> X86/systemc/core/sc_port.o
 [     CXX] src/systemc/core/sc_process_handle.cc -> X86/systemc/core/sc_process_handle.o
 [     CXX] src/systemc/core/sc_prim.cc -> X86/systemc/core/sc_prim.o
 [     CXX] src/systemc/core/sc_sensitive.cc -> X86/systemc/core/sc_sensitive.o
 [     CXX] src/systemc/core/sc_simcontext.cc -> X86/systemc/core/sc_simcontext.o
 [     CXX] src/systemc/core/sc_spawn.cc -> X86/systemc/core/sc_spawn.o
 [     CXX] src/systemc/core/sc_time.cc -> X86/systemc/core/sc_time.o
 [     CXX] src/systemc/core/python.cc -> X86/systemc/core/python.o
 [     CXX] src/systemc/core/sc_main_python.cc -> X86/systemc/core/sc_main_python.o
 [     CXX] src/systemc/core/sc_time_python.cc -> X86/systemc/core/sc_time_python.o
 [     CXX] src/systemc/tlm_core/2/quantum/global_quantum.cc -> X86/systemc/tlm_core/2/quantum/global_quantum.o
 [     CXX] src/systemc/tlm_core/2/quantum/global_quantum_python.cc -> X86/systemc/tlm_core/2/quantum/global_quantum_python.o
 [     CXX] src/systemc/tlm_core/2/generic_payload/gp.cc -> X86/systemc/tlm_core/2/generic_payload/gp.o
 [     CXX] src/systemc/tlm_core/2/generic_payload/phase.cc -> X86/systemc/tlm_core/2/generic_payload/phase.o
 [     CXX] X86/python/m5/defines.py.cc -> .o
 [     CXX] X86/python/m5/info.py.cc -> .o
 [SO Param] m5.objects.Pc, Pc -> X86/python/_m5/param_Pc.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> X86/python/_m5/param_TlmToGem5Bridge64.cc
 [SO Param] m5.objects.ThreadBridge, ThreadBridge -> X86/python/_m5/param_ThreadBridge.cc
 [SO Param] m5.objects.Ethernet, EtherDevice -> X86/params/EtherDevice.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> X86/python/_m5/param_SignaturePathPrefetcherV2.cc
 [SO Param] m5.objects.PS2, PS2TouchKit -> X86/python/_m5/param_PS2TouchKit.cc
 [SO Param] m5.objects.Cache, BaseCache -> X86/python/_m5/param_BaseCache.cc
 [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> X86/params/STeMSPrefetcher.hh
 [SO Param] m5.objects.ReplacementPolicies, LRURP -> X86/params/LRURP.hh
 [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> X86/python/_m5/param_GarnetNetworkInterface.cc
 [SO Param] m5.objects.DiskImage, RawDiskImage -> X86/python/_m5/param_RawDiskImage.cc
 [SO Param] m5.objects.HelloObject, HelloObject -> X86/python/_m5/param_HelloObject.cc
 [SO Param] m5.objects.Cache, BaseCache -> X86/params/BaseCache.hh
 [ENUM STR] m5.objects.MemCtrl, MemSched -> X86/enums/MemSched.cc
 [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> X86/params/QoSPropFairPolicy.hh
 [ENUM STR] m5.objects.PowerState, PwrState -> X86/enums/PwrState.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> X86/python/_m5/param_QemuFwCfgItem.cc
 [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> X86/params/PciLegacyIoBar.hh
 [SO Param] m5.objects.MemChecker, MemChecker -> X86/params/MemChecker.hh
 [SO Param] m5.objects.Process, Process -> X86/python/_m5/param_Process.cc
 [SO Param] m5.objects.Compressors, Base16Delta8 -> X86/params/Base16Delta8.hh
 [SO Param] m5.objects.BaseTLB, BaseTLB -> X86/python/_m5/param_BaseTLB.cc
 [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> X86/python/_m5/param_SlimAMPMPrefetcher.cc
 [SO Param] m5.objects.System, System -> X86/python/_m5/param_System.cc
 [SO Param] m5.objects.SimpleMemory, SimpleMemory -> X86/params/SimpleMemory.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPBusHierarchy -> X86/python/_m5/param_X86IntelMPBusHierarchy.cc
 [SO Param] m5.objects.DummyChecker, DummyChecker -> X86/python/_m5/param_DummyChecker.cc
 [ENUMDECL] m5.objects.Cache, Clusivity -> X86/enums/Clusivity.hh
 [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> X86/python/_m5/param_BaseInterrupts.cc
 [SO Param] m5.objects.BranchPredictor, BiModeBP -> X86/params/BiModeBP.hh
 [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> X86/python/_m5/param_BRRIPRP.cc
 [SO Param] m5.objects.BaseCPU, BaseCPU -> X86/python/_m5/param_BaseCPU.cc
 [SO Param] m5.objects.Ethernet, Sinic -> X86/python/_m5/param_Sinic.cc
 [SO Param] m5.objects.SMBios, X86SMBiosSMBiosTable -> X86/params/X86SMBiosSMBiosTable.hh
 [SO Param] m5.objects.ThreadBridge, ThreadBridge -> X86/params/ThreadBridge.hh
 [ENUM STR] m5.objects.FuncUnit, OpClass -> X86/enums/OpClass.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorFU -> X86/python/_m5/param_MinorFU.cc
 [SO Param] m5.objects.Device, BasicPioDevice -> X86/python/_m5/param_BasicPioDevice.cc
 [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> X86/python/_m5/param_InvalidateGenerator.cc
 [SO Param] m5.objects.PowerModel, PowerModel -> X86/python/_m5/param_PowerModel.cc
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> X86/params/MPP_StatisticalCorrector_8KB.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> X86/params/QemuFwCfgItem.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> X86/params/TAGE_SC_L_64KB.hh
 [SO Param] m5.objects.DummyChecker, DummyChecker -> X86/params/DummyChecker.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> X86/params/TlmToGem5Bridge64.hh
 [ENUM STR] m5.objects.IntelMP, X86IntelMPRangeList -> X86/enums/X86IntelMPRangeList.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> X86/params/MinorOpClass.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> X86/params/SignaturePathPrefetcherV2.hh
 [SO Param] m5.objects.PS2, PS2TouchKit -> X86/params/PS2TouchKit.hh
 [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> X86/python/_m5/param_FrequentValuesCompressor.cc
 [SO Param] m5.objects.BadDevice, BadDevice -> X86/python/_m5/param_BadDevice.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> X86/python/_m5/param_QemuFwCfgItemString.cc
 [SO Param] m5.objects.ExternalSlave, ExternalSlave -> X86/params/ExternalSlave.hh
 [SO Param] m5.objects.Process, Process -> X86/params/Process.hh
 [SO Param] m5.objects.MemTest, MemTest -> X86/python/_m5/param_MemTest.cc
 [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> X86/params/BaseInterrupts.hh
 [SO Param] m5.objects.Device, BasicPioDevice -> X86/params/BasicPioDevice.hh
 [SO Param] m5.objects.Tags, BaseSetAssoc -> X86/python/_m5/param_BaseSetAssoc.cc
 [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> X86/params/GarnetNetworkInterface.hh
 [SO Param] m5.objects.DiskImage, RawDiskImage -> X86/params/RawDiskImage.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> X86/python/_m5/param_TAGE_SC_L_TAGE.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPBusHierarchy -> X86/params/X86IntelMPBusHierarchy.hh
 [ENUMDECL] m5.objects.TimingExpr, TimingExprOp -> X86/enums/TimingExprOp.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> X86/python/_m5/param_MultiperspectivePerceptron64KB.cc
 [SO Param] m5.objects.BaseCPU, BaseCPU -> X86/params/BaseCPU.hh
 [SO Param] m5.objects.Ethernet, Sinic -> X86/params/Sinic.hh
 [ENUMDECL] m5.objects.MemCtrl, MemSched -> X86/enums/MemSched.hh
 [SO Param] m5.objects.BaseTLB, BaseTLB -> X86/params/BaseTLB.hh
 [SO Param] m5.objects.System, System -> X86/params/System.hh
 [ENUMDECL] m5.objects.PowerState, PwrState -> X86/enums/PwrState.hh
 [ENUMDECL] m5.objects.IntelMP, X86IntelMPRangeList -> X86/enums/X86IntelMPRangeList.hh
 [SO Param] m5.objects.PowerModel, PowerModel -> X86/params/PowerModel.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> X86/python/_m5/param_BloomFilterBlock.cc
 [ENUMDECL] m5.objects.Graphics, ImageFormat -> X86/enums/ImageFormat.hh
 [SO Param] m5.objects.Uart, Uart -> X86/python/_m5/param_Uart.cc
 [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> X86/python/_m5/param_DCPTPrefetcher.cc
 [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> X86/params/SlimAMPMPrefetcher.hh
 [SO Param] m5.objects.CommMonitor, CommMonitor -> X86/params/CommMonitor.hh
 [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> X86/params/BRRIPRP.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorFU -> X86/params/MinorFU.hh
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> X86/python/_m5/param_QoSTurnaroundPolicy.cc
 [SO Param] m5.objects.Workload, KernelWorkload -> X86/python/_m5/param_KernelWorkload.cc
 [SO Param] m5.objects.Ethernet, EtherBus -> X86/python/_m5/param_EtherBus.cc
 [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> X86/params/InvalidateGenerator.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterBase -> X86/python/_m5/param_BloomFilterBase.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> X86/params/BloomFilterBlock.hh
 [SO Param] m5.objects.SMBios, X86SMBiosBiosInformation -> X86/params/X86SMBiosBiosInformation.hh
 [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> X86/python/_m5/param_BaseO3CPU.cc
 [     CXX] X86/enums/X86IntelMPRangeList.cc -> .o
 [     CXX] X86/enums/PwrState.cc -> .o
 [     CXX] X86/enums/MemSched.cc -> .o
 [SO Param] m5.objects.FUPool, FUPool -> X86/python/_m5/param_FUPool.cc
 [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> X86/params/FrequentValuesCompressor.hh
 [SO Param] m5.objects.CopyEngine, CopyEngine -> X86/python/_m5/param_CopyEngine.cc
 [SO Param] m5.objects.ACPI, X86ACPIMadtRecord -> X86/python/_m5/param_X86ACPIMadtRecord.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> X86/params/QemuFwCfgItemString.hh
 [SO Param] m5.objects.DRAMInterface, DRAMInterface -> X86/python/_m5/param_DRAMInterface.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> X86/params/TAGE_SC_L_TAGE.hh
 [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> X86/python/_m5/param_TreePLRURP.cc
 [SO Param] m5.objects.Tags, BaseSetAssoc -> X86/params/BaseSetAssoc.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> X86/params/Gem5ToTlmBridgeBase.hh
 [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> X86/python/_m5/param_VirtIO9PBase.cc
 [SO Param] m5.objects.BasicLink, BasicIntLink -> X86/python/_m5/param_BasicIntLink.cc
 [SO Param] m5.objects.Compressors, Base64Delta8 -> X86/python/_m5/param_Base64Delta8.cc
 [SO Param] m5.objects.Cache, WriteAllocator -> X86/params/WriteAllocator.hh
 [SO Param] m5.objects.Uart, Uart -> X86/params/Uart.hh
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> X86/params/QoSTurnaroundPolicy.hh
 [SO Param] m5.objects.TimingExpr, TimingExprRef -> X86/params/TimingExprRef.hh
 [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> X86/python/_m5/param_SimpleNetwork.cc
 [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> X86/params/MathExprPowerModel.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> X86/params/MultiperspectivePerceptron64KB.hh
 [SO Param] m5.objects.SystemC, SystemC_ScModule -> X86/python/_m5/param_SystemC_ScModule.cc
 [SO Param] m5.objects.ClockDomain, ClockDomain -> X86/python/_m5/param_ClockDomain.cc
 [SO Param] m5.objects.SimpleLink, SimpleExtLink -> X86/python/_m5/param_SimpleExtLink.cc
 [SO Param] m5.objects.RubySystem, RubySystem -> X86/python/_m5/param_RubySystem.cc
 [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> X86/params/DCPTPrefetcher.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> X86/python/_m5/param_MultiperspectivePerceptronTAGE.cc
 [SO Param] m5.objects.BadDevice, BadDevice -> X86/params/BadDevice.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> X86/python/_m5/param_TAGE_SC_L_LoopPredictor.cc
 [SO Param] m5.objects.FUPool, FUPool -> X86/params/FUPool.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> X86/python/_m5/param_Gem5ToTlmBridge64.cc
 [SO Param] m5.objects.Workload, KernelWorkload -> X86/params/KernelWorkload.hh
 [SO Param] m5.objects.Ethernet, EtherBus -> X86/params/EtherBus.hh
 [SO Param] m5.objects.DRAMInterface, DRAMInterface -> X86/params/DRAMInterface.hh
 [SO Param] m5.objects.Sequencer, RubyPort -> X86/python/_m5/param_RubyPort.cc
 [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> X86/python/_m5/param_VirtIOConsole.cc
 [ENUMDECL] m5.objects.SMBios, ExtCharacteristic -> X86/enums/ExtCharacteristic.hh
 [SO Param] m5.objects.GarnetLink, NetworkBridge -> X86/python/_m5/param_NetworkBridge.cc
 [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> X86/python/_m5/param_StridePrefetcherHashedSetAssociative.cc
 [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> X86/python/_m5/param_SkewedAssociative.cc
 [SO Param] m5.objects.CPUTracers, IntelTrace -> X86/python/_m5/param_IntelTrace.cc
 [SO Param] m5.objects.PS2, PS2Keyboard -> X86/python/_m5/param_PS2Keyboard.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> X86/params/VirtIO9PBase.hh
 [SO Param] m5.objects.X86LocalApic, X86LocalApic -> X86/params/X86LocalApic.hh
 [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> X86/params/BaseO3CPU.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtRecord -> X86/params/X86ACPIMadtRecord.hh
 [SO Param] m5.objects.CopyEngine, CopyEngine -> X86/params/CopyEngine.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtIntSourceOverride -> X86/python/_m5/param_X86ACPIMadtIntSourceOverride.cc
 [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> X86/python/_m5/param_VirtIODeviceBase.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> X86/python/_m5/param_BloomFilterMulti.cc
 [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> X86/params/SimpleNetwork.hh
 [SO Param] m5.objects.ThermalModel, ThermalResistor -> X86/python/_m5/param_ThermalResistor.cc
 [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> X86/params/TreePLRURP.hh
 [SO Param] m5.objects.ClockDomain, ClockDomain -> X86/params/ClockDomain.hh
 [SO Param] m5.objects.SystemC, SystemC_ScModule -> X86/params/SystemC_ScModule.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPBus -> X86/python/_m5/param_X86IntelMPBus.cc
 [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> X86/python/_m5/param_RubyDirectoryMemory.cc
 [SO Param] m5.objects.SimpleLink, SimpleExtLink -> X86/params/SimpleExtLink.hh
 [SO Param] m5.objects.Ethernet, EtherLink -> X86/params/EtherLink.hh
 [SO Param] m5.objects.Compressors, Base64Delta8 -> X86/params/Base64Delta8.hh
 [SO Param] m5.objects.XBar, CoherentXBar -> X86/python/_m5/param_CoherentXBar.cc
 [ENUM STR] m5.objects.IntelMP, X86IntelMPAddressType -> X86/enums/X86IntelMPAddressType.cc
 [SO Param] m5.objects.Ethernet, EtherDump -> X86/python/_m5/param_EtherDump.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> X86/python/_m5/param_MultiperspectivePerceptron8KB.cc
 [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> X86/python/_m5/param_BaseO3Checker.cc
 [SO Param] m5.objects.BranchPredictor, BranchPredictor -> X86/params/BranchPredictor.hh
 [SO Param] m5.objects.Serial, SerialNullDevice -> X86/python/_m5/param_SerialNullDevice.cc
 [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> X86/params/VirtIODeviceBase.hh
 [ENUMDECL] m5.objects.GarnetLink, CDCType -> X86/enums/CDCType.hh
 [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> X86/python/_m5/param_SimpleMemobj.cc
 [SO Param] m5.objects.Prefetcher, BasePrefetcher -> X86/python/_m5/param_BasePrefetcher.cc
 [SO Param] m5.objects.ReplacementPolicies, LFURP -> X86/python/_m5/param_LFURP.cc
 [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> X86/python/_m5/param_SBOOEPrefetcher.cc
 [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> X86/params/VirtIOConsole.hh
 [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> X86/python/_m5/param_QoSFixedPriorityPolicy.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> X86/params/MultiperspectivePerceptronTAGE.hh
 [ENUMDECL] m5.objects.IntelMP, X86IntelMPAddressType -> X86/enums/X86IntelMPAddressType.hh
 [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> X86/python/_m5/param_QoSMemSinkCtrl.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> X86/params/TAGE_SC_L_LoopPredictor.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> X86/params/Gem5ToTlmBridge64.hh
 [SO Param] m5.objects.Serial, SerialNullDevice -> X86/params/SerialNullDevice.hh
 [SO Param] m5.objects.AbstractMemory, AbstractMemory -> X86/python/_m5/param_AbstractMemory.cc
 [SO Param] m5.objects.GarnetLink, NetworkBridge -> X86/params/NetworkBridge.hh
 [SO Param] m5.objects.Sequencer, RubyPort -> X86/params/RubyPort.hh
 [SO Param] m5.objects.Compressors, Base32Delta16 -> X86/python/_m5/param_Base32Delta16.cc
 [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> X86/params/StridePrefetcherHashedSetAssociative.hh
 [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> X86/params/SkewedAssociative.hh
 [SO Param] m5.objects.CPUTracers, IntelTrace -> X86/params/IntelTrace.hh
 [SO Param] m5.objects.PS2, PS2Keyboard -> X86/params/PS2Keyboard.hh
 [SO Param] m5.objects.BranchPredictor, TournamentBP -> X86/python/_m5/param_TournamentBP.cc
 [SO Param] m5.objects.SMBios, X86SMBiosBiosInformation -> X86/python/_m5/param_X86SMBiosBiosInformation.cc
 [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> X86/python/_m5/param_OutgoingRequestBridge.cc
 [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> X86/params/RubyDirectoryMemory.hh
 [SO Param] m5.objects.Sequencer, DMASequencer -> X86/python/_m5/param_DMASequencer.cc
 [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> X86/params/SimpleMemobj.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> X86/params/BloomFilterMulti.hh
 [SO Param] m5.objects.BasicLink, BasicIntLink -> X86/params/BasicIntLink.hh
 [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> X86/params/BaseO3Checker.hh
 [SO Param] m5.objects.BaseISA, BaseISA -> X86/params/BaseISA.hh
 [SO Param] m5.objects.InstTracer, InstTracer -> X86/params/InstTracer.hh
 [SO Param] m5.objects.X86Decoder, X86Decoder -> X86/python/_m5/param_X86Decoder.cc
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> X86/python/_m5/param_MPP_LoopPredictor_8KB.cc
 [SO Param] m5.objects.X86MMU, X86MMU -> X86/python/_m5/param_X86MMU.cc
 [SO Param] m5.objects.ThermalModel, ThermalResistor -> X86/params/ThermalResistor.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPBus -> X86/params/X86IntelMPBus.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> X86/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> X86/python/_m5/param_TlmToGem5Bridge32.cc
 [SO Param] m5.objects.XBar, CoherentXBar -> X86/params/CoherentXBar.hh
 [     CXX] X86/enums/X86IntelMPAddressType.cc -> .o
 [SO Param] m5.objects.Ethernet, EtherDump -> X86/params/EtherDump.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> X86/params/MultiperspectivePerceptron8KB.hh
 [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> X86/params/QoSMemSinkCtrl.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> X86/python/_m5/param_SignaturePathPrefetcher.cc
 [SO Param] m5.objects.PS2, PS2Mouse -> X86/python/_m5/param_PS2Mouse.cc
 [SO Param] m5.objects.Ethernet, EtherTapStub -> X86/python/_m5/param_EtherTapStub.cc
 [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> X86/python/_m5/param_PyTrafficGen.cc
 [ENUMDECL] m5.objects.FuncUnit, OpClass -> X86/enums/OpClass.hh
 [SO Param] m5.objects.AbstractMemory, AbstractMemory -> X86/params/AbstractMemory.hh
 [SO Param] m5.objects.ReplacementPolicies, LFURP -> X86/params/LFURP.hh
 [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> X86/params/SBOOEPrefetcher.hh
 [SO Param] m5.objects.DiskImage, DiskImage -> X86/python/_m5/param_DiskImage.cc
 [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> X86/params/QoSFixedPriorityPolicy.hh
 [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> X86/python/_m5/param_GarnetNetwork.cc
 [SO Param] m5.objects.SubSystem, SubSystem -> X86/python/_m5/param_SubSystem.cc
 [SO Param] m5.objects.SerialLink, SerialLink -> X86/python/_m5/param_SerialLink.cc
 [ENUM STR] m5.objects.BaseTrafficGen, StreamGenType -> X86/enums/StreamGenType.cc
 [SO Param] m5.objects.I8254, I8254 -> X86/python/_m5/param_I8254.cc
 [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> X86/params/PyTrafficGen.hh
 [SO Param] m5.objects.MemCtrl, MemCtrl -> X86/python/_m5/param_MemCtrl.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPAddrSpaceMapping -> X86/python/_m5/param_X86IntelMPAddrSpaceMapping.cc
 [SO Param] m5.objects.TimingExpr, TimingExprIf -> X86/python/_m5/param_TimingExprIf.cc
 [SO Param] m5.objects.Compressors, Base32Delta16 -> X86/params/Base32Delta16.hh
 [SO Param] m5.objects.X86MMU, X86MMU -> X86/params/X86MMU.hh
 [SO Param] m5.objects.Ethernet, NSGigE -> X86/python/_m5/param_NSGigE.cc
 [SO Param] m5.objects.SMBios, X86SMBiosSMBiosStructure -> X86/params/X86SMBiosSMBiosStructure.hh
 [SO Param] m5.objects.BranchPredictor, TournamentBP -> X86/params/TournamentBP.hh
 [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> X86/python/_m5/param_IrregularStreamBufferPrefetcher.cc
 [ENUM STR] m5.objects.SimObject, ByteOrder -> X86/enums/ByteOrder.cc
 [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> X86/params/OutgoingRequestBridge.hh
 [SO Param] m5.objects.ReplacementPolicies, RandomRP -> X86/python/_m5/param_RandomRP.cc
 [SO Param] m5.objects.Vnc, VncInput -> X86/python/_m5/param_VncInput.cc
 [SO Param] m5.objects.Sequencer, DMASequencer -> X86/params/DMASequencer.hh
 [SO Param] m5.objects.SubSystem, SubSystem -> X86/params/SubSystem.hh
 [SO Param] m5.objects.AddrMapper, AddrMapper -> X86/python/_m5/param_AddrMapper.cc
 [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> X86/python/_m5/param_SeriesRequestGenerator.cc
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> X86/params/MPP_LoopPredictor_8KB.hh
 [SO Param] m5.objects.PciDevice, PciDevice -> X86/python/_m5/param_PciDevice.cc
 [     CXX] X86/enums/OpClass.cc -> .o
 [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> X86/python/_m5/param_BaseNonCachingSimpleCPU.cc
 [SO Param] m5.objects.Cmos, Cmos -> X86/python/_m5/param_Cmos.cc
 [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> X86/python/_m5/param_BaseSimpleCPU.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> X86/params/TAGE_SC_L_8KB_StatisticalCorrector.hh
 [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> X86/python/_m5/param_DirectedGenerator.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> X86/params/TlmToGem5Bridge32.hh
 [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> X86/params/GarnetNetwork.hh
 [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> X86/params/SignaturePathPrefetcher.hh
 [SO Param] m5.objects.PS2, PS2Mouse -> X86/params/PS2Mouse.hh
 [ENUMDECL] m5.objects.BaseTrafficGen, StreamGenType -> X86/enums/StreamGenType.hh
 [SO Param] m5.objects.Ethernet, EtherTapStub -> X86/params/EtherTapStub.hh
 [SO Param] m5.objects.Compressors, FPCD -> X86/python/_m5/param_FPCD.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> X86/python/_m5/param_QemuFwCfgItemFile.cc
 [SO Param] m5.objects.Prefetcher, BasePrefetcher -> X86/params/BasePrefetcher.hh
 [SO Param] m5.objects.SerialLink, SerialLink -> X86/params/SerialLink.hh
 [SO Param] m5.objects.X86QemuFwCfg, QemuFwCfgItemE820 -> X86/params/QemuFwCfgItemE820.hh
 [SO Param] m5.objects.BranchPredictor, LoopPredictor -> X86/python/_m5/param_LoopPredictor.cc
 [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> X86/params/SeriesRequestGenerator.hh
 [SO Param] m5.objects.DiskImage, DiskImage -> X86/params/DiskImage.hh
 [ENUM STR] m5.objects.IntelMP, X86IntelMPTriggerMode -> X86/enums/X86IntelMPTriggerMode.cc
 [ENUM STR] m5.objects.Terminal, TerminalDump -> X86/enums/TerminalDump.cc
 [SO Param] m5.objects.X86TLB, X86TLB -> X86/python/_m5/param_X86TLB.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPAddrSpaceMapping -> X86/params/X86IntelMPAddrSpaceMapping.hh
 [SO Param] m5.objects.I8254, I8254 -> X86/params/I8254.hh
 [SO Param] m5.objects.TimingExpr, TimingExprIf -> X86/params/TimingExprIf.hh
 [SO Param] m5.objects.MemCtrl, MemCtrl -> X86/params/MemCtrl.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> X86/python/_m5/param_TlmToGem5Bridge512.cc
 [SO Param] m5.objects.Ethernet, NSGigE -> X86/params/NSGigE.hh
 [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> X86/params/BaseNonCachingSimpleCPU.hh
 [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> X86/python/_m5/param_DeltaCorrelatingPredictionTables.cc
 [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> X86/params/IrregularStreamBufferPrefetcher.hh
 [SO Param] m5.objects.Ethernet, DistEtherLink -> X86/params/DistEtherLink.hh
 [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> X86/params/DirectedGenerator.hh
 [ENUMDECL] m5.objects.SimObject, ByteOrder -> X86/enums/ByteOrder.hh
 [SO Param] m5.objects.ReplacementPolicies, RandomRP -> X86/params/RandomRP.hh
 [ENUMDECL] m5.objects.IntelMP, X86IntelMPTriggerMode -> X86/enums/X86IntelMPTriggerMode.hh
 [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> X86/python/_m5/param_SharedMemoryServer.cc
 [SO Param] m5.objects.I8042, I8042 -> X86/python/_m5/param_I8042.cc
 [SO Param] m5.objects.PortTerminator, PortTerminator -> X86/python/_m5/param_PortTerminator.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> X86/python/_m5/param_MinorOpClass.cc
 [     CXX] X86/enums/StreamGenType.cc -> .o
 [SO Param] m5.objects.Workload, StubWorkload -> X86/python/_m5/param_StubWorkload.cc
 [SO Param] m5.objects.AddrMapper, AddrMapper -> X86/params/AddrMapper.hh
 [ENUM STR] m5.objects.MemInterface, AddrMap -> X86/enums/AddrMap.cc
 [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> X86/python/_m5/param_MathExprPowerModel.cc
 [SO Param] m5.objects.PciDevice, PciDevice -> X86/params/PciDevice.hh
 [SO Param] m5.objects.Cmos, Cmos -> X86/params/Cmos.hh
 [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> X86/params/BaseSimpleCPU.hh
 [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> X86/python/_m5/param_MinorFUTiming.cc
 [SO Param] m5.objects.Ide, IdeDisk -> X86/python/_m5/param_IdeDisk.cc
 [SO Param] m5.objects.Compressors, FPCD -> X86/params/FPCD.hh
 [ENUMDECL] m5.objects.Terminal, TerminalDump -> X86/enums/TerminalDump.hh
 [SO Param] m5.objects.ACPI, X86ACPIXSDT -> X86/python/_m5/param_X86ACPIXSDT.cc
 [SO Param] m5.objects.Controller, RubyController -> X86/python/_m5/param_RubyController.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> X86/params/QemuFwCfgItemFile.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLet -> X86/python/_m5/param_TimingExprLet.cc
 [SO Param] m5.objects.DMA_Controller, DMA_Controller -> X86/python/_m5/param_DMA_Controller.cc
 [SO Param] m5.objects.KvmVM, KvmVM -> X86/python/_m5/param_KvmVM.cc
 [SO Param] m5.objects.ExternalMaster, ExternalMaster -> X86/python/_m5/param_ExternalMaster.cc
 [SO Param] m5.objects.BranchPredictor, LoopPredictor -> X86/params/LoopPredictor.hh
 [SO Param] m5.objects.CheckerCPU, CheckerCPU -> X86/python/_m5/param_CheckerCPU.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> X86/python/_m5/param_SHiPPCRP.cc
 [SO Param] m5.objects.PowerModelState, PowerModelState -> X86/python/_m5/param_PowerModelState.cc
 [ENUM STR] m5.objects.BaseMinorCPU, ThreadPolicy -> X86/enums/ThreadPolicy.cc
 [SO Param] m5.objects.PowerDomain, PowerDomain -> X86/python/_m5/param_PowerDomain.cc
 [     CXX] X86/enums/X86IntelMPTriggerMode.cc -> .o
 [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> X86/params/MinorFUTiming.hh
 [     CXX] src/cpu/testers/traffic_gen/exit_gen.cc -> X86/cpu/testers/traffic_gen/exit_gen.o
 [     CXX] src/base/socket.cc -> X86/base/socket.o
 [     CXX] src/mem/protocol/timing.cc -> X86/mem/protocol/timing.o
 [     CXX] src/sst/sst_responder_interface.cc -> X86/sst/sst_responder_interface.o
 [     CXX] src/arch/x86/pagetable.cc -> X86/arch/x86/pagetable.o
 [     CXX] src/mem/protocol/functional.cc -> X86/mem/protocol/functional.o
 [     CXX] src/base/pixel.cc -> X86/base/pixel.o
 [     CXX] src/mem/protocol/atomic.cc -> X86/mem/protocol/atomic.o
 [     CXX] src/mem/ruby/common/SubBlock.cc -> X86/mem/ruby/common/SubBlock.o
 [     CXX] src/mem/ruby/network/garnet/Credit.cc -> X86/mem/ruby/network/garnet/Credit.o
 [     CXX] src/cpu/testers/traffic_gen/strided_gen.cc -> X86/cpu/testers/traffic_gen/strided_gen.o
 [     CXX] src/mem/ruby/network/garnet/flit.cc -> X86/mem/ruby/network/garnet/flit.o
 [ENUMDECL] m5.objects.Ide, IdeID -> X86/enums/IdeID.hh
 [     CXX] X86/enums/TerminalDump.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/flitBuffer.cc -> X86/mem/ruby/network/garnet/flitBuffer.o
 [     CXX] src/mem/ruby/network/garnet/VirtualChannel.cc -> X86/mem/ruby/network/garnet/VirtualChannel.o
 [     CXX] src/base/framebuffer.cc -> X86/base/framebuffer.o
 [MAKE INC] src/mem/ruby/common/DataBlock.hh -> X86/mem/ruby/protocol/DataBlock.hh
 [     CXX] src/cpu/reg_class.cc -> X86/cpu/reg_class.o
 [     CXX] src/mem/cache/tags/super_blk.cc -> X86/mem/cache/tags/super_blk.o
 [     CXX] src/base/loader/object_file.cc -> X86/base/loader/object_file.o
 [     CXX] src/mem/cache/tags/sector_blk.cc -> X86/mem/cache/tags/sector_blk.o
 [     CXX] src/base/loader/memory_image.cc -> X86/base/loader/memory_image.o
 [     CXX] src/base/bmpwriter.cc -> X86/base/bmpwriter.o
 [     CXX] src/base/imgwriter.cc -> X86/base/imgwriter.o
 [     CXX] src/base/loader/elf_object.cc -> X86/base/loader/elf_object.o
 [     CXX] src/base/loader/dtb_file.cc -> X86/base/loader/dtb_file.o
 [     CXX] src/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> X86/mem/ruby/slicc_interface/AbstractCacheEntry.o
 [     CXX] X86/enums/ByteOrder.cc -> .o
 [MAKE INC] src/mem/ruby/slicc_interface/Message.hh -> X86/mem/ruby/protocol/Message.hh
 [     CXX] src/python/pybind11/object_file.cc -> X86/python/pybind11/object_file.o
 [MAKE INC] src/mem/ruby/slicc_interface/RubyRequest.hh -> X86/mem/ruby/protocol/RubyRequest.hh
 [     CXX] src/mem/ruby/slicc_interface/RubyRequest.cc -> X86/mem/ruby/slicc_interface/RubyRequest.o
 [MAKE INC] src/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> X86/mem/ruby/protocol/AbstractCacheEntry.hh
 [     CXX] src/mem/port_wrapper.cc -> X86/mem/port_wrapper.o
 [     CXX] src/sim/bufval.cc -> X86/sim/bufval.o
 [     CXX] src/mem/packet_queue.cc -> X86/mem/packet_queue.o
 [     CXX] src/cpu/testers/traffic_gen/random_gen.cc -> X86/cpu/testers/traffic_gen/random_gen.o
 [     CXX] src/mem/packet.cc -> X86/mem/packet.o
 [     CXX] src/mem/cache/write_queue.cc -> X86/mem/cache/write_queue.o
 [     CXX] src/cpu/testers/traffic_gen/linear_gen.cc -> X86/cpu/testers/traffic_gen/linear_gen.o
 [MAKE INC] src/mem/ruby/common/WriteMask.hh -> X86/mem/ruby/protocol/WriteMask.hh
 [     CXX] src/mem/cache/mshr_queue.cc -> X86/mem/cache/mshr_queue.o
 [     CXX] src/mem/cache/cache_blk.cc -> X86/mem/cache/cache_blk.o
 [     CXX] src/cpu/testers/traffic_gen/idle_gen.cc -> X86/cpu/testers/traffic_gen/idle_gen.o
 [SO Param] m5.objects.BaseMMU, BaseMMU -> X86/python/_m5/param_BaseMMU.cc
 [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> X86/python/_m5/param_BaseDictionaryCompressor.cc
 [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> X86/python/_m5/param_SimpleIndirectPredictor.cc
 [SO Param] m5.objects.VoltageDomain, VoltageDomain -> X86/python/_m5/param_VoltageDomain.cc
 [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> X86/params/SharedMemoryServer.hh
 [SO Param] m5.objects.I8042, I8042 -> X86/params/I8042.hh
 [SO Param] m5.objects.X86TLB, X86TLB -> X86/params/X86TLB.hh
 [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> X86/python/_m5/param_QoSMemCtrl.cc
 [SO Param] m5.objects.SimpleObject, SimpleObject -> X86/python/_m5/param_SimpleObject.cc
 [SO Param] m5.objects.PortTerminator, PortTerminator -> X86/params/PortTerminator.hh
 [SO Param] m5.objects.Controller, RubyController -> X86/params/RubyController.hh
 [SO Param] m5.objects.SystemC, SystemC_ScObject -> X86/python/_m5/param_SystemC_ScObject.cc
 [SO Param] m5.objects.DMA_Controller, DMA_Controller -> X86/params/DMA_Controller.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPBaseConfigEntry -> X86/params/X86IntelMPBaseConfigEntry.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> X86/params/TlmToGem5Bridge512.hh
 [SO Param] m5.objects.Vnc, VncServer -> X86/python/_m5/param_VncServer.cc
 [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> X86/params/BaseReplacementPolicy.hh
 [SO Param] m5.objects.X86FsWorkload, X86BareMetalWorkload -> X86/python/_m5/param_X86BareMetalWorkload.cc
 [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> X86/python/_m5/param_IndirectPredictor.cc
 [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> X86/params/DeltaCorrelatingPredictionTables.hh
 [SO Param] m5.objects.SystemC, SystemC_ScObject -> X86/params/SystemC_ScObject.hh
 [SO Param] m5.objects.Tags, FALRU -> X86/python/_m5/param_FALRU.cc
 [ENUM STR] m5.objects.Graphics, ImageFormat -> X86/enums/ImageFormat.cc
 [SO Param] m5.objects.Ethernet, DistEtherLink -> X86/python/_m5/param_DistEtherLink.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> X86/python/_m5/param_QemuFwCfgMmio.cc
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> X86/python/_m5/param_MPP_StatisticalCorrector.cc
 [SO Param] m5.objects.Vnc, VncInput -> X86/params/VncInput.hh
 [SO Param] m5.objects.RubyTester, RubyTester -> X86/params/RubyTester.hh
 [SO Param] m5.objects.Ide, IdeDisk -> X86/params/IdeDisk.hh
 [SO Param] m5.objects.BranchPredictor, LTAGE -> X86/python/_m5/param_LTAGE.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> X86/python/_m5/param_Gem5ToTlmBridge32.cc
 [SO Param] m5.objects.Workload, StubWorkload -> X86/params/StubWorkload.hh
 [     CXX] X86/enums/ImageFormat.cc -> .o
 [SO Param] m5.objects.GarnetLink, CreditLink -> X86/python/_m5/param_CreditLink.cc
 [SO Param] m5.objects.L2Cache_Controller, L2Cache_Controller -> X86/python/_m5/param_L2Cache_Controller.cc
 [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> X86/python/_m5/param_BOPPrefetcher.cc
 [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> X86/python/_m5/param_QueuedPrefetcher.cc
 [SO Param] m5.objects.ExternalMaster, ExternalMaster -> X86/params/ExternalMaster.hh
 [SO Param] m5.objects.KvmVM, KvmVM -> X86/params/KvmVM.hh
 [ENUMDECL] m5.objects.MemInterface, AddrMap -> X86/enums/AddrMap.hh
 [SO Param] m5.objects.IndexingPolicies, SetAssociative -> X86/python/_m5/param_SetAssociative.cc
 [SO Param] m5.objects.CPUTracers, ExeTracer -> X86/python/_m5/param_ExeTracer.cc
 [SO Param] m5.objects.CheckerCPU, CheckerCPU -> X86/params/CheckerCPU.hh
 [SO Param] m5.objects.PowerModelState, PowerModelState -> X86/params/PowerModelState.hh
 [SO Param] m5.objects.VoltageDomain, VoltageDomain -> X86/params/VoltageDomain.hh
 [SO Param] m5.objects.ACPI, X86ACPIXSDT -> X86/params/X86ACPIXSDT.hh
 [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> X86/params/QoSMemCtrl.hh
 [SO Param] m5.objects.SimpleObject, SimpleObject -> X86/params/SimpleObject.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLet -> X86/params/TimingExprLet.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> X86/python/_m5/param_BloomFilterH3.cc
 [SO Param] m5.objects.BasicLink, BasicExtLink -> X86/python/_m5/param_BasicExtLink.cc
 [SO Param] m5.objects.SimpleTrace, SimpleTrace -> X86/params/SimpleTrace.hh
 [SO Param] m5.objects.ThermalModel, ThermalNode -> X86/python/_m5/param_ThermalNode.cc
 [     CXX] src/cpu/testers/traffic_gen/dram_gen.cc -> X86/cpu/testers/traffic_gen/dram_gen.o
 [     CXX] X86/enums/AddrMap.cc -> .o
 [     CXX] src/cpu/testers/traffic_gen/hybrid_gen.cc -> X86/cpu/testers/traffic_gen/hybrid_gen.o
 [     CXX] src/cpu/testers/traffic_gen/nvm_gen.cc -> X86/cpu/testers/traffic_gen/nvm_gen.o
 [     CXX] src/cpu/testers/traffic_gen/dram_rot_gen.cc -> X86/cpu/testers/traffic_gen/dram_rot_gen.o
 [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> X86/params/SHiPPCRP.hh
 [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> X86/python/_m5/param_BaseIndexingPolicy.cc
 [SO Param] m5.objects.X86FsWorkload, X86BareMetalWorkload -> X86/params/X86BareMetalWorkload.hh
 [ENUMDECL] m5.objects.BaseMinorCPU, ThreadPolicy -> X86/enums/ThreadPolicy.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPProcessor -> X86/python/_m5/param_X86IntelMPProcessor.cc
 [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> X86/params/BaseDictionaryCompressor.hh
 [SO Param] m5.objects.X86KvmCPU, X86KvmCPU -> X86/python/_m5/param_X86KvmCPU.cc
 [SO Param] m5.objects.XBar, NoncoherentXBar -> X86/python/_m5/param_NoncoherentXBar.cc
 [SO Param] m5.objects.BaseMMU, BaseMMU -> X86/params/BaseMMU.hh
 [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> X86/params/SimpleIndirectPredictor.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> X86/python/_m5/param_MultiperspectivePerceptron.cc
 [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> X86/params/TimingExprLiteral.hh
 [SO Param] m5.objects.SimpleNetwork, Switch -> X86/python/_m5/param_Switch.cc
 [SO Param] m5.objects.SimpleDisk, SimpleDisk -> X86/python/_m5/param_SimpleDisk.cc
 [SO Param] m5.objects.FuncUnit, FUDesc -> X86/python/_m5/param_FUDesc.cc
 [SO Param] m5.objects.HelloObject, HelloObject -> X86/params/HelloObject.hh
 [     CXX] X86/enums/ThreadPolicy.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> X86/python/_m5/param_SecondChanceRP.cc
 [SO Param] m5.objects.Vnc, VncServer -> X86/params/VncServer.hh
 [SO Param] m5.objects.L2Cache_Controller, L2Cache_Controller -> X86/params/L2Cache_Controller.hh
 [SO Param] m5.objects.QoSPolicy, QoSPolicy -> X86/python/_m5/param_QoSPolicy.cc
 [SO Param] m5.objects.CPUTracers, ExeTracer -> X86/params/ExeTracer.hh
 [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> X86/params/RepeatedQwordsCompressor.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtIOAPIC -> X86/python/_m5/param_X86ACPIMadtIOAPIC.cc
 [SO Param] m5.objects.Tags, FALRU -> X86/params/FALRU.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> X86/params/QemuFwCfgMmio.hh
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> X86/params/MPP_StatisticalCorrector.hh
 [ENUM STR] m5.objects.IntelMP, X86IntelMPPolarity -> X86/enums/X86IntelMPPolarity.cc
 [SO Param] m5.objects.BranchPredictor, LTAGE -> X86/params/LTAGE.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> X86/params/Gem5ToTlmBridge32.hh
 [SO Param] m5.objects.InstTracer, InstTracer -> X86/python/_m5/param_InstTracer.cc
 [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> X86/params/QueuedPrefetcher.hh
 [SO Param] m5.objects.Compressors, Base32Delta8 -> X86/python/_m5/param_Base32Delta8.cc
 [SO Param] m5.objects.IndexingPolicies, SetAssociative -> X86/params/SetAssociative.hh
 [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> X86/python/_m5/param_VirtIO9PSocket.cc
 [SO Param] m5.objects.ThermalModel, ThermalNode -> X86/params/ThermalNode.hh
 [SO Param] m5.objects.CfiMemory, CfiMemory -> X86/python/_m5/param_CfiMemory.cc
 [SO Param] m5.objects.BranchPredictor, LocalBP -> X86/python/_m5/param_LocalBP.cc
 [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> X86/python/_m5/param_MemFootprintProbe.cc
 [SO Param] m5.objects.X86KvmCPU, X86KvmCPU -> X86/params/X86KvmCPU.hh
 [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> X86/python/_m5/param_RubyHTMSequencer.cc
 [SO Param] m5.objects.Device, PioDevice -> X86/python/_m5/param_PioDevice.cc
 [SO Param] m5.objects.Bridge, Bridge -> X86/python/_m5/param_Bridge.cc
 [SO Param] m5.objects.VirtIORng, VirtIORng -> X86/python/_m5/param_VirtIORng.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> X86/params/BloomFilterH3.hh
 [SO Param] m5.objects.Compressors, ZeroCompressor -> X86/python/_m5/param_ZeroCompressor.cc
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> X86/python/_m5/param_MPP_TAGE_8KB.cc
 [SO Param] m5.objects.FaultModel, FaultModel -> X86/params/FaultModel.hh
 [SO Param] m5.objects.SimpleLink, SimpleIntLink -> X86/python/_m5/param_SimpleIntLink.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPProcessor -> X86/params/X86IntelMPProcessor.hh
 [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> X86/params/BaseIndexingPolicy.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> X86/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc
 [SO Param] m5.objects.Root, Root -> X86/python/_m5/param_Root.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> X86/python/_m5/param_Gem5ToTlmBridge512.cc
 [SO Param] m5.objects.XBar, NoncoherentXBar -> X86/params/NoncoherentXBar.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> X86/params/MultiperspectivePerceptron.hh
 [ENUMDECL] m5.objects.IntelMP, X86IntelMPPolarity -> X86/enums/X86IntelMPPolarity.hh
 [SO Param] m5.objects.SimpleNetwork, Switch -> X86/params/Switch.hh
 [ENUM STR] m5.objects.GarnetLink, CDCType -> X86/enums/CDCType.cc
 [SO Param] m5.objects.Device, PioDevice -> X86/params/PioDevice.hh
 [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> X86/python/_m5/param_IndirectMemoryPrefetcher.cc
 [SO Param] m5.objects.Ethernet, EtherTapBase -> X86/python/_m5/param_EtherTapBase.cc
 [SO Param] m5.objects.FuncUnit, FUDesc -> X86/params/FUDesc.hh
 [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> X86/params/SecondChanceRP.hh
 [SO Param] m5.objects.Platform, Platform -> X86/python/_m5/param_Platform.cc
 [SO Param] m5.objects.PS2, PS2Device -> X86/python/_m5/param_PS2Device.cc
 [SO Param] m5.objects.VirtIO, PciVirtIO -> X86/python/_m5/param_PciVirtIO.cc
 [SO Param] m5.objects.QoSPolicy, QoSPolicy -> X86/params/QoSPolicy.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtIOAPIC -> X86/params/X86ACPIMadtIOAPIC.hh
 [SO Param] m5.objects.CfiMemory, CfiMemory -> X86/params/CfiMemory.hh
 [SO Param] m5.objects.ThermalModel, ThermalModel -> X86/python/_m5/param_ThermalModel.cc
 [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> X86/python/_m5/param_BaseTrafficGen.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPLocalIntAssignment -> X86/python/_m5/param_X86IntelMPLocalIntAssignment.cc
 [SO Param] m5.objects.TimingExpr, TimingExprBin -> X86/python/_m5/param_TimingExprBin.cc
 [     CXX] X86/enums/X86IntelMPPolarity.cc -> .o
 [SO Param] m5.objects.Compressors, Base32Delta8 -> X86/params/Base32Delta8.hh
 [     CXX] X86/enums/CDCType.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> X86/params/VirtIO9PSocket.hh
 [SO Param] m5.objects.Ethernet, EtherTapBase -> X86/params/EtherTapBase.hh
 [SO Param] m5.objects.Ethernet, EtherDevBase -> X86/python/_m5/param_EtherDevBase.cc
 [SO Param] m5.objects.Cache, NoncoherentCache -> X86/python/_m5/param_NoncoherentCache.cc
 [SO Param] m5.objects.BranchPredictor, LocalBP -> X86/params/LocalBP.hh
 [SO Param] m5.objects.SimObject, SimObject -> X86/python/_m5/param_SimObject.cc
 [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> X86/params/MemFootprintProbe.hh
 [SO Param] m5.objects.ReplacementPolicies, MRURP -> X86/python/_m5/param_MRURP.cc
 [SO Param] m5.objects.ACPI, X86ACPIRSDP -> X86/python/_m5/param_X86ACPIRSDP.cc
 [SO Param] m5.objects.MessageBuffer, MessageBuffer -> X86/python/_m5/param_MessageBuffer.cc
 [SO Param] m5.objects.VirtIORng, VirtIORng -> X86/params/VirtIORng.hh
 [SO Param] m5.objects.GarnetLink, NetworkLink -> X86/params/NetworkLink.hh
 [SO Param] m5.objects.PciDevice, PciIoBar -> X86/params/PciIoBar.hh
 [SO Param] m5.objects.Compressors, ZeroCompressor -> X86/params/ZeroCompressor.hh
 [SO Param] m5.objects.I82094AA, I82094AA -> X86/params/I82094AA.hh
 [SO Param] m5.objects.PS2, PS2Device -> X86/params/PS2Device.hh
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> X86/params/MPP_TAGE_8KB.hh
 [SO Param] m5.objects.SimpleLink, SimpleIntLink -> X86/params/SimpleIntLink.hh
 [SO Param] m5.objects.PciDevice, PciMemUpperBar -> X86/python/_m5/param_PciMemUpperBar.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> X86/params/Gem5ToTlmBridge512.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> X86/params/TAGE_SC_L_64KB_StatisticalCorrector.hh
 [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> X86/params/IndirectPredictor.hh
 [SO Param] m5.objects.PcSpeaker, PcSpeaker -> X86/python/_m5/param_PcSpeaker.cc
 [SO Param] m5.objects.X86LocalApic, X86LocalApic -> X86/python/_m5/param_X86LocalApic.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> X86/python/_m5/param_MinorOpClassSet.cc
 [SO Param] m5.objects.Root, Root -> X86/params/Root.hh
 [ENUMDECL] m5.objects.MessageBuffer, MessageRandomization -> X86/enums/MessageRandomization.hh
 [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> X86/params/IndirectMemoryPrefetcher.hh
 [SO Param] m5.objects.Compressors, FPC -> X86/python/_m5/param_FPC.cc
 [SO Param] m5.objects.ACPI, X86ACPIRSDP -> X86/params/X86ACPIRSDP.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> X86/python/_m5/param_QemuFwCfgItemBytes.cc
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> X86/python/_m5/param_MPP_TAGE.cc
 [SO Param] m5.objects.Platform, Platform -> X86/params/Platform.hh
 [SO Param] m5.objects.BranchPredictor, TAGE -> X86/python/_m5/param_TAGE.cc
 [SO Param] m5.objects.VirtIO, PciVirtIO -> X86/params/PciVirtIO.hh
 [SO Param] m5.objects.SMBios, X86SMBiosSMBiosStructure -> X86/python/_m5/param_X86SMBiosSMBiosStructure.cc
 [SO Param] m5.objects.I2C, I2CBus -> X86/python/_m5/param_I2CBus.cc
 [SO Param] m5.objects.Terminal, Terminal -> X86/python/_m5/param_Terminal.cc
 [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> X86/python/_m5/param_RubyWireBuffer.cc
 [SO Param] m5.objects.ThermalModel, ThermalModel -> X86/params/ThermalModel.hh
 [SO Param] m5.objects.MessageBuffer, MessageBuffer -> X86/params/MessageBuffer.hh
 [SO Param] m5.objects.BloomFilters, BloomFilterBase -> X86/params/BloomFilterBase.hh
 [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> X86/params/BaseTrafficGen.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPLocalIntAssignment -> X86/params/X86IntelMPLocalIntAssignment.hh
 [SO Param] m5.objects.TimingExpr, TimingExprBin -> X86/params/TimingExprBin.hh
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> X86/python/_m5/param_Gem5ToTlmBridgeBase.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPConfigTable -> X86/python/_m5/param_X86IntelMPConfigTable.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> X86/python/_m5/param_TlmToGem5Bridge256.cc
 [SO Param] m5.objects.Ethernet, EtherDevBase -> X86/params/EtherDevBase.hh
 [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> X86/python/_m5/param_AMPMPrefetcher.cc
 [SO Param] m5.objects.PcSpeaker, PcSpeaker -> X86/params/PcSpeaker.hh
 [SO Param] m5.objects.Compressors, BaseCacheCompressor -> X86/python/_m5/param_BaseCacheCompressor.cc
 [SO Param] m5.objects.ReplacementPolicies, MRURP -> X86/params/MRURP.hh
 [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> X86/params/VirtIOBlock.hh
 [SO Param] m5.objects.SimObject, SimObject -> X86/params/SimObject.hh
 [SO Param] m5.objects.TimingExpr, TimingExpr -> X86/python/_m5/param_TimingExpr.cc
 [SO Param] m5.objects.Workload, Workload -> X86/python/_m5/param_Workload.cc
 [SO Param] m5.objects.Bridge, Bridge -> X86/params/Bridge.hh
 [SO Param] m5.objects.InstDecoder, InstDecoder -> X86/python/_m5/param_InstDecoder.cc
 [SO Param] m5.objects.Cache, WriteAllocator -> X86/python/_m5/param_WriteAllocator.cc
 [SO Param] m5.objects.MemInterface, MemInterface -> X86/python/_m5/param_MemInterface.cc
 [SO Param] m5.objects.RubySystem, RubySystem -> X86/params/RubySystem.hh
 [SO Param] m5.objects.PciDevice, PciMemUpperBar -> X86/params/PciMemUpperBar.hh
 [SO Param] m5.objects.Device, DmaVirtDevice -> X86/python/_m5/param_DmaVirtDevice.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> X86/params/MinorOpClassSet.hh
 [ENUM STR] m5.objects.PowerModel, PMType -> X86/enums/PMType.cc
 [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> X86/params/RubyHTMSequencer.hh
 [SO Param] m5.objects.Tags, CompressedTags -> X86/python/_m5/param_CompressedTags.cc
 [ENUM STR] m5.objects.IntelMP, X86IntelMPInterruptType -> X86/enums/X86IntelMPInterruptType.cc
 [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> X86/params/RubyWireBuffer.hh
 [SO Param] m5.objects.Terminal, Terminal -> X86/params/Terminal.hh
 [     CXX] X86/python/_m5/param_EtherDump.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/mru_rp.cc -> X86/mem/cache/replacement_policies/mru_rp.o
 [     CXX] X86/python/_m5/param_MRURP.cc -> .o
 [     CXX] src/arch/x86/cpuid.cc -> X86/arch/x86/cpuid.o
 [     CXX] src/base/statistics.cc -> X86/base/statistics.o
 [     CXX] src/mem/external_slave.cc -> X86/mem/external_slave.o
 [     CXX] src/sim/futex_map.cc -> X86/sim/futex_map.o
 [     CXX] src/mem/port_terminator.cc -> X86/mem/port_terminator.o
 [     CXX] src/sst/outgoing_request_bridge.cc -> X86/sst/outgoing_request_bridge.o
 [SO Param] m5.objects.Device, DmaVirtDevice -> X86/params/DmaVirtDevice.hh
 [     CXX] src/sim/power/thermal_node.cc -> X86/sim/power/thermal_node.o
 [     CXX] X86/python/_m5/param_OutgoingRequestBridge.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/tree_plru_rp.cc -> X86/mem/cache/replacement_policies/tree_plru_rp.o
 [     CXX] X86/python/_m5/param_ThreadBridge.cc -> .o
 [     CXX] src/cpu/pred/loop_predictor.cc -> X86/cpu/pred/loop_predictor.o
 [     CXX] X86/python/_m5/param_SimpleIndirectPredictor.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/random_rp.cc -> X86/mem/cache/replacement_policies/random_rp.o
 [     CXX] X86/python/_m5/param_IndirectPredictor.cc -> .o
 [     CXX] X86/python/_m5/param_PortTerminator.cc -> .o
 [     CXX] src/base/filters/block_bloom_filter.cc -> X86/base/filters/block_bloom_filter.o
 [     CXX] src/mem/cache/replacement_policies/lru_rp.cc -> X86/mem/cache/replacement_policies/lru_rp.o
 [     CXX] src/learning_gem5/part2/simple_memobj.cc -> X86/learning_gem5/part2/simple_memobj.o
 [     CXX] X86/python/_m5/param_Root.cc -> .o
 [     CXX] src/mem/cache/tags/indexing_policies/skewed_associative.cc -> X86/mem/cache/tags/indexing_policies/skewed_associative.o
 [     CXX] X86/python/_m5/param_BloomFilterMulti.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/lfu_rp.cc -> X86/mem/cache/replacement_policies/lfu_rp.o
 [     CXX] src/dev/ps2/touchkit.cc -> X86/dev/ps2/touchkit.o
 [     CXX] src/mem/cache/tags/indexing_policies/set_associative.cc -> X86/mem/cache/tags/indexing_policies/set_associative.o
 [     CXX] src/dev/ps2/mouse.cc -> X86/dev/ps2/mouse.o
 [     CXX] src/mem/cache/tags/indexing_policies/base.cc -> X86/mem/cache/tags/indexing_policies/base.o
 [     CXX] X86/python/_m5/param_ThermalNode.cc -> .o
 [     CXX] src/dev/ps2/keyboard.cc -> X86/dev/ps2/keyboard.o
 [     CXX] src/learning_gem5/part2/simple_object.cc -> X86/learning_gem5/part2/simple_object.o
 [     CXX] X86/python/_m5/param_SkewedAssociative.cc -> .o
 [     CXX] src/dev/ps2/device.cc -> X86/dev/ps2/device.o
 [     CXX] X86/python/_m5/param_SetAssociative.cc -> .o
 [     CXX] X86/python/_m5/param_BloomFilterBlock.cc -> .o
 [     CXX] X86/python/_m5/param_PS2TouchKit.cc -> .o
 [     CXX] X86/python/_m5/param_LoopPredictor.cc -> .o
 [     CXX] X86/python/_m5/param_BaseIndexingPolicy.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/brrip_rp.cc -> X86/mem/cache/replacement_policies/brrip_rp.o
 [     CXX] X86/python/_m5/param_BloomFilterBase.cc -> .o
 [     CXX] X86/python/_m5/param_PS2Mouse.cc -> .o
 [     CXX] X86/python/_m5/param_SimpleMemobj.cc -> .o
 [     CXX] X86/python/_m5/param_PS2Keyboard.cc -> .o
 [     CXX] X86/python/_m5/param_PS2Device.cc -> .o
 [     CXX] X86/python/_m5/param_TreePLRURP.cc -> .o
 [     CXX] src/sim/root.cc -> X86/sim/root.o
 [     CXX] X86/python/_m5/param_BRRIPRP.cc -> .o
 [     CXX] X86/python/_m5/param_SimpleObject.cc -> .o
 [     CXX] X86/python/_m5/param_SystemC_ScModule.cc -> .o
 [     CXX] X86/python/_m5/param_RandomRP.cc -> .o
 [     CXX] X86/python/_m5/param_SystemC_ScObject.cc -> .o
 [     CXX] src/mem/mem_checker.cc -> X86/mem/mem_checker.o
 [     CXX] X86/python/_m5/param_LFURP.cc -> .o
 [     CXX] src/base/vnc/vncserver.cc -> X86/base/vnc/vncserver.o
 [     CXX] src/base/vnc/vncinput.cc -> X86/base/vnc/vncinput.o
 [     CXX] X86/python/_m5/param_VncServer.cc -> .o
 [     CXX] src/sim/stats.cc -> X86/sim/stats.o
 [     CXX] X86/python/_m5/param_VncInput.cc -> .o
 [     CXX] src/mem/tport.cc -> X86/mem/tport.o
 [     CXX] X86/python/_m5/param_SimObject.cc -> .o
 [     CXX] src/mem/thread_bridge.cc -> X86/mem/thread_bridge.o
 [     CXX] src/base/filters/multi_bloom_filter.cc -> X86/base/filters/multi_bloom_filter.o
 [     CXX] X86/python/_m5/param_BaseInterrupts.cc -> .o
 [MAKE INC] src/mem/ruby/structures/DirectoryMemory.hh -> X86/mem/ruby/protocol/DirectoryMemory.hh
 [     CXX] src/sim/cxx_config_ini.cc -> X86/sim/cxx_config_ini.o
 [     CXX] src/sim/sim_object.cc -> X86/sim/sim_object.o
 [     CXX] src/sim/cxx_manager.cc -> X86/sim/cxx_manager.o
 [     CXX] src/mem/ruby/network/fault_model/FaultModel.cc -> X86/mem/ruby/network/fault_model/FaultModel.o
 [     CXX] src/dev/net/etherint.cc -> X86/dev/net/etherint.o
 [     CXX] X86/python/_m5/param_EtherBus.cc -> .o
 [     CXX] src/python/pybind11/core.cc -> X86/python/pybind11/core.o
 [     CXX] src/sim/cxx_config.cc -> X86/sim/cxx_config.o
 [     CXX] src/dev/net/etherdump.cc -> X86/dev/net/etherdump.o
 [     CXX] X86/python/_m5/param_DistEtherLink.cc -> .o
 [     CXX] src/cpu/o3/regfile.cc -> X86/cpu/o3/regfile.o
 [     CXX] src/cpu/pred/indirect.cc -> X86/cpu/pred/indirect.o
 [     CXX] src/cpu/pred/simple_indirect.cc -> X86/cpu/pred/simple_indirect.o
 [     CXX] src/mem/port_proxy.cc -> X86/mem/port_proxy.o
 [     CXX] src/dev/net/etherbus.cc -> X86/dev/net/etherbus.o
 [     CXX] src/kern/system_events.cc -> X86/kern/system_events.o
 [     CXX] X86/python/_m5/param_RubyDirectoryMemory.cc -> .o
 [     CXX] src/mem/port.cc -> X86/mem/port.o
 [     CXX] src/arch/x86/regs/float.cc -> X86/arch/x86/regs/float.o
 [     CXX] src/cpu/o3/free_list.cc -> X86/cpu/o3/free_list.o
 [SO Param] m5.objects.Compressors, FPC -> X86/params/FPC.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> X86/params/QemuFwCfgItemBytes.hh
 [SO Param] m5.objects.ACPI, X86ACPIRSDT -> X86/python/_m5/param_X86ACPIRSDT.cc
 [SO Param] m5.objects.TimingExpr, TimingExpr -> X86/params/TimingExpr.hh
 [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> X86/params/MPP_TAGE.hh
 [SO Param] m5.objects.PciDevice, PciIoBar -> X86/python/_m5/param_PciIoBar.cc
 [SO Param] m5.objects.BranchPredictor, TAGE -> X86/params/TAGE.hh
 [SO Param] m5.objects.MemInterface, MemInterface -> X86/params/MemInterface.hh
 [SO Param] m5.objects.SimpleTrace, SimpleTrace -> X86/python/_m5/param_SimpleTrace.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> X86/python/_m5/param_SHiPMemRP.cc
 [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> X86/python/_m5/param_BaseMinorCPU.cc
 [SO Param] m5.objects.X86TLB, X86PagetableWalker -> X86/python/_m5/param_X86PagetableWalker.cc
 [SO Param] m5.objects.I2C, I2CBus -> X86/params/I2CBus.hh
 [SO Param] m5.objects.DVFSHandler, DVFSHandler -> X86/python/_m5/param_DVFSHandler.cc
 [SO Param] m5.objects.Workload, Workload -> X86/params/Workload.hh
 [ENUM STR] m5.objects.SMBios, ExtCharacteristic -> X86/enums/ExtCharacteristic.cc
 [SO Param] m5.objects.ACPI, X86ACPIMadtIntSourceOverride -> X86/params/X86ACPIMadtIntSourceOverride.hh
 [SO Param] m5.objects.PowerState, PowerState -> X86/python/_m5/param_PowerState.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPConfigTable -> X86/params/X86IntelMPConfigTable.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> X86/params/TlmToGem5Bridge256.hh
 [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> X86/params/AMPMPrefetcher.hh
 [SO Param] m5.objects.PciHost, GenericPciHost -> X86/python/_m5/param_GenericPciHost.cc
 [SO Param] m5.objects.Cache, NoncoherentCache -> X86/params/NoncoherentCache.hh
 [     CXX] X86/python/_m5/param_X86BareMetalWorkload.cc -> .o
 [     CXX] X86/python/_m5/param_KernelWorkload.cc -> .o
 [     CXX] X86/enums/ExtCharacteristic.cc -> .o
 [     CXX] X86/python/_m5/param_StubWorkload.cc -> .o
 [     CXX] X86/python/_m5/param_Workload.cc -> .o
 [     CXX] src/sim/workload.cc -> X86/sim/workload.o
 [SO Param] m5.objects.Compressors, PerfectCompressor -> X86/python/_m5/param_PerfectCompressor.cc
 [ENUM STR] m5.objects.I8259, X86I8259CascadeMode -> X86/enums/X86I8259CascadeMode.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> X86/python/_m5/param_QemuFwCfgIo.cc
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> X86/python/_m5/param_MPP_LoopPredictor.cc
 [SO Param] m5.objects.X86FsWorkload, X86FsLinux -> X86/python/_m5/param_X86FsLinux.cc
 [SO Param] m5.objects.HBMCtrl, HBMCtrl -> X86/python/_m5/param_HBMCtrl.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> X86/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> X86/python/_m5/param_TlmToGem5BridgeBase.cc
 [SO Param] m5.objects.InstDecoder, InstDecoder -> X86/params/InstDecoder.hh
 [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> X86/python/_m5/param_MultiPrefetcher.cc
 [SO Param] m5.objects.ClockedObject, ClockedObject -> X86/python/_m5/param_ClockedObject.cc
 [SO Param] m5.objects.X86TLB, X86PagetableWalker -> X86/params/X86PagetableWalker.hh
 [SO Param] m5.objects.SimPoint, SimPoint -> X86/python/_m5/param_SimPoint.cc
 [ENUMDECL] m5.objects.PowerModel, PMType -> X86/enums/PMType.hh
 [ENUMDECL] m5.objects.IntelMP, X86IntelMPInterruptType -> X86/enums/X86IntelMPInterruptType.hh
 [SO Param] m5.objects.HBMCtrl, HBMCtrl -> X86/params/HBMCtrl.hh
 [SO Param] m5.objects.ACPI, X86ACPIRSDT -> X86/params/X86ACPIRSDT.hh
 [SO Param] m5.objects.HMCController, HMCController -> X86/python/_m5/param_HMCController.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> X86/python/_m5/param_BloomFilterBulk.cc
 [SO Param] m5.objects.PciDevice, PciBar -> X86/python/_m5/param_PciBar.cc
 [     CXX] X86/python/_m5/param_InstDecoder.cc -> .o
 [     CXX] src/arch/generic/decoder.cc -> X86/arch/generic/decoder.o
 [SO Param] m5.objects.DVFSHandler, DVFSHandler -> X86/params/DVFSHandler.hh
 [SO Param] m5.objects.Uart, Uart8250 -> X86/python/_m5/param_Uart8250.cc
 [SO Param] m5.objects.E820, X86E820Table -> X86/params/X86E820Table.hh
 [     CXX] X86/enums/PMType.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPLocalIntAssignment.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPBus.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPProcessor.cc -> .o
 [     CXX] X86/enums/X86IntelMPInterruptType.cc -> .o
 [SO Param] m5.objects.RubyTester, RubyTester -> X86/python/_m5/param_RubyTester.cc
 [SO Param] m5.objects.Device, IsaFake -> X86/python/_m5/param_IsaFake.cc
 [SO Param] m5.objects.PowerState, PowerState -> X86/params/PowerState.hh
 [ENUM STR] m5.objects.BaseO3CPU, CommitPolicy -> X86/enums/CommitPolicy.cc
 [SO Param] m5.objects.ClockedObject, ClockedObject -> X86/params/ClockedObject.hh
 [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> X86/params/SHiPMemRP.hh
 [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> X86/params/BaseMinorCPU.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPExtConfigEntry -> X86/python/_m5/param_X86IntelMPExtConfigEntry.cc
 [SO Param] m5.objects.XBar, BaseXBar -> X86/python/_m5/param_BaseXBar.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> X86/python/_m5/param_TAGE_SC_L_8KB.cc
 [SO Param] m5.objects.SimpleNetwork, WeightBased -> X86/python/_m5/param_WeightBased.cc
 [SO Param] m5.objects.FuncUnit, OpDesc -> X86/python/_m5/param_OpDesc.cc
 [     CXX] X86/python/_m5/param_PowerState.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, FIFORP -> X86/python/_m5/param_FIFORP.cc
 [ENUMDECL] m5.objects.BaseO3CPU, CommitPolicy -> X86/enums/CommitPolicy.hh
 [SO Param] m5.objects.PciHost, GenericPciHost -> X86/params/GenericPciHost.hh
 [SO Param] m5.objects.Compressors, PerfectCompressor -> X86/params/PerfectCompressor.hh
 [ENUMDECL] m5.objects.I8259, X86I8259CascadeMode -> X86/enums/X86I8259CascadeMode.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtLAPIC -> X86/python/_m5/param_X86ACPIMadtLAPIC.cc
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> X86/params/QemuFwCfgIo.hh
 [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> X86/params/MPP_LoopPredictor.hh
 [SO Param] m5.objects.SimPoint, SimPoint -> X86/params/SimPoint.hh
 [SO Param] m5.objects.MemDelay, SimpleMemDelay -> X86/python/_m5/param_SimpleMemDelay.cc
 [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> X86/params/RangeAddrMapper.hh
 [     CXX] X86/enums/CommitPolicy.cc -> .o
 [SO Param] m5.objects.X86FsWorkload, X86FsLinux -> X86/params/X86FsLinux.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> X86/params/TAGE_SC_L_TAGE_8KB.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> X86/params/TlmToGem5BridgeBase.hh
 [     CXX] X86/enums/X86I8259CascadeMode.cc -> .o
 [SO Param] m5.objects.Tags, CompressedTags -> X86/params/CompressedTags.hh
 [SO Param] m5.objects.HMCController, HMCController -> X86/params/HMCController.hh
 [SO Param] m5.objects.PciDevice, PciBar -> X86/params/PciBar.hh
 [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> X86/params/MultiPrefetcher.hh
 [SO Param] m5.objects.Compressors, Base64Delta32 -> X86/python/_m5/param_Base64Delta32.cc
 [     CXX] src/mem/addr_mapper.cc -> X86/mem/addr_mapper.o
 [     CXX] X86/python/_m5/param_AddrMapper.cc -> .o
 [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> X86/python/_m5/param_VirtIO9PDiod.cc
 [SO Param] m5.objects.NVMInterface, NVMInterface -> X86/python/_m5/param_NVMInterface.cc
 [SO Param] m5.objects.SysBridge, SysBridge -> X86/python/_m5/param_SysBridge.cc
 [SO Param] m5.objects.BranchPredictor, BranchPredictor -> X86/python/_m5/param_BranchPredictor.cc
 [SO Param] m5.objects.X86Decoder, X86Decoder -> X86/params/X86Decoder.hh
 [SO Param] m5.objects.XBar, BaseXBar -> X86/params/BaseXBar.hh
 [SO Param] m5.objects.SouthBridge, SouthBridge -> X86/python/_m5/param_SouthBridge.cc
 [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> X86/python/_m5/param_DerivedClockDomain.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> X86/params/BloomFilterBulk.hh
 [SO Param] m5.objects.PciDevice, PciBarNone -> X86/python/_m5/param_PciBarNone.cc
 [SO Param] m5.objects.Device, IsaFake -> X86/params/IsaFake.hh
 [SO Param] m5.objects.Uart, Uart8250 -> X86/params/Uart8250.hh
 [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> X86/python/_m5/param_RepeatedQwordsCompressor.cc
 [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> X86/python/_m5/param_TimingExprSrcReg.cc
 [SO Param] m5.objects.PowerDomain, PowerDomain -> X86/params/PowerDomain.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> X86/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPExtConfigEntry -> X86/params/X86IntelMPExtConfigEntry.hh
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> X86/python/_m5/param_TAGE_SC_L.cc
 [SO Param] m5.objects.X86SeWorkload, X86EmuLinux -> X86/python/_m5/param_X86EmuLinux.cc
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> X86/python/_m5/param_Gem5ToTlmBridge256.cc
 [SO Param] m5.objects.I82094AA, I82094AA -> X86/python/_m5/param_I82094AA.cc
 [SO Param] m5.objects.Sequencer, RubySequencer -> X86/python/_m5/param_RubySequencer.cc
 [SO Param] m5.objects.BasicLink, BasicExtLink -> X86/params/BasicExtLink.hh
 [SO Param] m5.objects.GarnetLink, GarnetExtLink -> X86/python/_m5/param_GarnetExtLink.cc
 [SO Param] m5.objects.SimpleNetwork, WeightBased -> X86/params/WeightBased.hh
 [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> X86/python/_m5/param_TaggedPrefetcher.cc
 [     CXX] X86/python/_m5/param_X86IntelMPConfigTable.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPAddrSpaceMapping.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPExtConfigEntry.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPBusHierarchy.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, FIFORP -> X86/params/FIFORP.hh
 [SO Param] m5.objects.FuncUnit, OpDesc -> X86/params/OpDesc.hh
 [SO Param] m5.objects.PciDevice, PciBarNone -> X86/params/PciBarNone.hh
 [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> X86/python/_m5/param_VirtIODummyDevice.cc
 [SO Param] m5.objects.NVMInterface, NVMInterface -> X86/params/NVMInterface.hh
 [SO Param] m5.objects.CpuCluster, CpuCluster -> X86/python/_m5/param_CpuCluster.cc
 [SO Param] m5.objects.BaseISA, BaseISA -> X86/python/_m5/param_BaseISA.cc
 [SO Param] m5.objects.ACPI, X86ACPIMadtLAPIC -> X86/params/X86ACPIMadtLAPIC.hh
 [     CXX] src/mem/cache/replacement_policies/second_chance_rp.cc -> X86/mem/cache/replacement_policies/second_chance_rp.o
 [     CXX] X86/python/_m5/param_OpDesc.cc -> .o
 [     CXX] src/cpu/o3/fu_pool.cc -> X86/cpu/o3/fu_pool.o
 [SO Param] m5.objects.CpuCluster, CpuCluster -> X86/params/CpuCluster.hh
 [     CXX] X86/python/_m5/param_FUPool.cc -> .o
 [     CXX] src/cpu/func_unit.cc -> X86/cpu/func_unit.o
 [     CXX] X86/python/_m5/param_BaseISA.cc -> .o
 [     CXX] X86/python/_m5/param_FUDesc.cc -> .o
 [     CXX] X86/python/_m5/param_FIFORP.cc -> .o
 [     CXX] X86/python/_m5/param_SecondChanceRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/fifo_rp.cc -> X86/mem/cache/replacement_policies/fifo_rp.o
 [SO Param] m5.objects.SysBridge, SysBridge -> X86/params/SysBridge.hh
 [SO Param] m5.objects.X86SeWorkload, X86EmuLinux -> X86/params/X86EmuLinux.hh
 [SO Param] m5.objects.FaultModel, FaultModel -> X86/python/_m5/param_FaultModel.cc
 [SO Param] m5.objects.ACPI, X86ACPIMadtLAPICOverride -> X86/python/_m5/param_X86ACPIMadtLAPICOverride.cc
 [SO Param] m5.objects.MemDelay, SimpleMemDelay -> X86/params/SimpleMemDelay.hh
 [SO Param] m5.objects.Network, RubyNetwork -> X86/python/_m5/param_RubyNetwork.cc
 [     CXX] X86/python/_m5/param_FaultModel.cc -> .o
 [SO Param] m5.objects.SouthBridge, SouthBridge -> X86/params/SouthBridge.hh
 [SO Param] m5.objects.ThermalModel, ThermalReference -> X86/python/_m5/param_ThermalReference.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPIOIntAssignment -> X86/python/_m5/param_X86IntelMPIOIntAssignment.cc
 [SO Param] m5.objects.TimingExpr, TimingExprUn -> X86/python/_m5/param_TimingExprUn.cc
 [SO Param] m5.objects.Compressors, Base64Delta32 -> X86/params/Base64Delta32.hh
 [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> X86/params/VirtIO9PDiod.hh
 [SO Param] m5.objects.Ethernet, IGbE -> X86/python/_m5/param_IGbE.cc
 [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> X86/params/VirtIODummyDevice.hh
 [SO Param] m5.objects.ThermalDomain, ThermalDomain -> X86/python/_m5/param_ThermalDomain.cc
 [SO Param] m5.objects.ReplacementPolicies, BIPRP -> X86/python/_m5/param_BIPRP.cc
 [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> X86/python/_m5/param_PIFPrefetcher.cc
 [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> X86/params/DerivedClockDomain.hh
 [ENUM STR] m5.objects.Ide, IdeID -> X86/enums/IdeID.cc
 [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> X86/params/TimingExprSrcReg.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> X86/params/MultiperspectivePerceptronTAGE64KB.hh
 [SO Param] m5.objects.PciDevice, PciMemBar -> X86/python/_m5/param_PciMemBar.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> X86/params/TAGE_SC_L.hh
 [     CXX] X86/enums/IdeID.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> X86/params/Gem5ToTlmBridge256.hh
 [SO Param] m5.objects.Sequencer, RubySequencer -> X86/params/RubySequencer.hh
 [SO Param] m5.objects.GarnetLink, GarnetExtLink -> X86/params/GarnetExtLink.hh
 [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> X86/params/TaggedPrefetcher.hh
 [SO Param] m5.objects.Compressors, CPack -> X86/python/_m5/param_CPack.cc
 [SO Param] m5.objects.E820, X86E820Entry -> X86/python/_m5/param_X86E820Entry.cc
 [SO Param] m5.objects.Compressors, BaseCacheCompressor -> X86/params/BaseCacheCompressor.hh
 [ENUM STR] m5.objects.SMBios, Characteristic -> X86/enums/Characteristic.cc
 [SO Param] m5.objects.BranchPredictor, TAGEBase -> X86/python/_m5/param_TAGEBase.cc
 [SO Param] m5.objects.PcCountTracker, PcCountTracker -> X86/python/_m5/param_PcCountTracker.cc
 [ENUM STR] m5.objects.BaseO3CPU, SMTQueuePolicy -> X86/enums/SMTQueuePolicy.cc
 [     CXX] X86/python/_m5/param_FPCD.cc -> .o
 [     CXX] X86/python/_m5/param_ZeroCompressor.cc -> .o
 [     CXX] X86/python/_m5/param_Base64Delta32.cc -> .o
 [     CXX] X86/python/_m5/param_FPC.cc -> .o
 [     CXX] X86/python/_m5/param_RepeatedQwordsCompressor.cc -> .o
 [     CXX] X86/python/_m5/param_PerfectCompressor.cc -> .o
 [     CXX] X86/python/_m5/param_Base64Delta8.cc -> .o
 [     CXX] src/mem/cache/compressors/perfect.cc -> X86/mem/cache/compressors/perfect.o
 [     CXX] src/mem/cache/compressors/base_dictionary_compressor.cc -> X86/mem/cache/compressors/base_dictionary_compressor.o
 [     CXX] X86/python/_m5/param_BaseDictionaryCompressor.cc -> .o
 [     CXX] src/mem/cache/compressors/fpcd.cc -> X86/mem/cache/compressors/fpcd.o
 [     CXX] X86/python/_m5/param_Base32Delta16.cc -> .o
 [     CXX] src/mem/cache/compressors/repeated_qwords.cc -> X86/mem/cache/compressors/repeated_qwords.o
 [     CXX] src/mem/cache/compressors/zero.cc -> X86/mem/cache/compressors/zero.o
 [     CXX] X86/python/_m5/param_BaseCacheCompressor.cc -> .o
 [     CXX] src/mem/cache/compressors/fpc.cc -> X86/mem/cache/compressors/fpc.o
 [     CXX] X86/python/_m5/param_Base32Delta8.cc -> .o
 [SO Param] m5.objects.XBar, SnoopFilter -> X86/params/SnoopFilter.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadtLAPICOverride -> X86/params/X86ACPIMadtLAPICOverride.hh
 [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> X86/python/_m5/param_MemCheckerMonitor.cc
 [SO Param] m5.objects.ExternalSlave, ExternalSlave -> X86/python/_m5/param_ExternalSlave.cc
 [SO Param] m5.objects.Network, RubyNetwork -> X86/params/RubyNetwork.hh
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> X86/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc
 [SO Param] m5.objects.ThermalModel, ThermalReference -> X86/params/ThermalReference.hh
 [     CXX] X86/python/_m5/param_ExternalSlave.cc -> .o
 [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> X86/python/_m5/param_BaseTimingSimpleCPU.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPIOIntAssignment -> X86/params/X86IntelMPIOIntAssignment.hh
 [SO Param] m5.objects.TimingExpr, TimingExprUn -> X86/params/TimingExprUn.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPFloatingPointer -> X86/python/_m5/param_X86IntelMPFloatingPointer.cc
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> X86/python/_m5/param_TlmToGem5Bridge128.cc
 [SO Param] m5.objects.Ethernet, EtherLink -> X86/python/_m5/param_EtherLink.cc
 [     CXX] X86/python/_m5/param_X86IntelMPIOIntAssignment.cc -> .o
 [SO Param] m5.objects.Ethernet, IGbE -> X86/params/IGbE.hh
 [ENUMDECL] m5.objects.BaseO3CPU, SMTQueuePolicy -> X86/enums/SMTQueuePolicy.hh
 [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> X86/python/_m5/param_AccessMapPatternMatching.cc
 [     CXX] X86/python/_m5/param_EtherLink.cc -> .o
 [SO Param] m5.objects.Cache, Cache -> X86/python/_m5/param_Cache.cc
 [SO Param] m5.objects.ThermalDomain, ThermalDomain -> X86/params/ThermalDomain.hh
 [SO Param] m5.objects.ReplacementPolicies, BIPRP -> X86/params/BIPRP.hh
 [     CXX] X86/enums/SMTQueuePolicy.cc -> .o
 [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> X86/params/PIFPrefetcher.hh
 [SO Param] m5.objects.Serial, SerialDevice -> X86/python/_m5/param_SerialDevice.cc
 [SO Param] m5.objects.E820, X86E820Entry -> X86/params/X86E820Entry.hh
 [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> X86/python/_m5/param_GarnetRouter.cc
 [SO Param] m5.objects.DiskImage, CowDiskImage -> X86/python/_m5/param_CowDiskImage.cc
 [     CXX] X86/python/_m5/param_MathExprPowerModel.cc -> .o
 [     CXX] src/sim/sub_system.cc -> X86/sim/sub_system.o
 [     CXX] X86/python/_m5/param_BIPRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/bip_rp.cc -> X86/mem/cache/replacement_policies/bip_rp.o
 [     CXX] X86/python/_m5/param_SubSystem.cc -> .o
 [     CXX] X86/python/_m5/param_X86E820Entry.cc -> .o
 [     CXX] src/arch/x86/bios/e820.cc -> X86/arch/x86/bios/e820.o
 [     CXX] X86/python/_m5/param_ThermalDomain.cc -> .o
 [     CXX] X86/python/_m5/param_PowerModel.cc -> .o
 [     CXX] X86/python/_m5/param_PowerModelState.cc -> .o
 [SO Param] m5.objects.PciDevice, PciMemBar -> X86/params/PciMemBar.hh
 [ENUM STR] m5.objects.BaseTLB, TypeTLB -> X86/enums/TypeTLB.cc
 [SO Param] m5.objects.PcCountTracker, PcCountTracker -> X86/params/PcCountTracker.hh
 [SO Param] m5.objects.HelloObject, GoodbyeObject -> X86/python/_m5/param_GoodbyeObject.cc
 [SO Param] m5.objects.Process, EmulatedDriver -> X86/python/_m5/param_EmulatedDriver.cc
 [SO Param] m5.objects.IntelMP, X86IntelMPCompatAddrSpaceMod -> X86/python/_m5/param_X86IntelMPCompatAddrSpaceMod.cc
 [SO Param] m5.objects.Compressors, CPack -> X86/params/CPack.hh
 [SO Param] m5.objects.ACPI, X86ACPISysDescTable -> X86/python/_m5/param_X86ACPISysDescTable.cc
 [SO Param] m5.objects.Ethernet, EtherTap -> X86/python/_m5/param_EtherTap.cc
 [SO Param] m5.objects.I8237, I8237 -> X86/python/_m5/param_I8237.cc
 [     CXX] X86/python/_m5/param_CPack.cc -> .o
 [     CXX] src/mem/cache/compressors/cpack.cc -> X86/mem/cache/compressors/cpack.o
 [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> X86/python/_m5/param_VirtIOBlock.cc
 [SO Param] m5.objects.BranchPredictor, TAGEBase -> X86/params/TAGEBase.hh
 [ENUM STR] m5.objects.System, MemoryMode -> X86/enums/MemoryMode.cc
 [ENUMDECL] m5.objects.SMBios, Characteristic -> X86/enums/Characteristic.hh
 [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> X86/python/_m5/param_BaseMemProbe.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> X86/python/_m5/param_SHiPRP.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> X86/python/_m5/param_MinorFUPool.cc
 [SO Param] m5.objects.GUPSGen, GUPSGen -> X86/python/_m5/param_GUPSGen.cc
 [ENUMDECL] m5.objects.BaseTLB, TypeTLB -> X86/enums/TypeTLB.hh
 [SO Param] m5.objects.SystemC, SystemC_Kernel -> X86/python/_m5/param_SystemC_Kernel.cc
 [ENUM STR] m5.objects.StaticInstFlags, StaticInstFlags -> X86/enums/StaticInstFlags.cc
 [     CXX] X86/python/_m5/param_X86SMBiosSMBiosStructure.cc -> .o
 [     CXX] X86/enums/Characteristic.cc -> .o
 [     CXX] src/arch/x86/bios/smbios.cc -> X86/arch/x86/bios/smbios.o
 [     CXX] X86/python/_m5/param_X86SMBiosBiosInformation.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> X86/python/_m5/param_BaseReplacementPolicy.cc
 [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> X86/params/MemCheckerMonitor.hh
 [     CXX] src/sim/vma.cc -> X86/sim/vma.o
 [     CXX] src/kern/linux/printk.cc -> X86/kern/linux/printk.o
 [     CXX] X86/enums/TypeTLB.cc -> .o
 [     CXX] X86/python/_m5/param_BaseTLB.cc -> .o
 [     CXX] X86/python/_m5/param_BaseReplacementPolicy.cc -> .o
 [     CXX] X86/python/_m5/param_BaseMMU.cc -> .o
 [SO Param] m5.objects.I2C, I2CDevice -> X86/python/_m5/param_I2CDevice.cc
 [SO Param] m5.objects.Workload, SEWorkload -> X86/python/_m5/param_SEWorkload.cc
 [ENUM STR] m5.objects.QoSMemCtrl, QoSQPolicy -> X86/enums/QoSQPolicy.cc
 [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> X86/python/_m5/param_RubyDirectedTester.cc
 [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> X86/params/MultiperspectivePerceptronTAGE8KB.hh
 [SO Param] m5.objects.Serial, SerialDevice -> X86/params/SerialDevice.hh
 [SO Param] m5.objects.BasicRouter, BasicRouter -> X86/python/_m5/param_BasicRouter.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> X86/params/TAGE_SC_L_8KB.hh
 [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> X86/params/BaseTimingSimpleCPU.hh
 [SO Param] m5.objects.Pc, Pc -> X86/params/Pc.hh
 [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> X86/params/TlmToGem5Bridge128.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPFloatingPointer -> X86/params/X86IntelMPFloatingPointer.hh
 [SO Param] m5.objects.SimpleCache, SimpleCache -> X86/python/_m5/param_SimpleCache.cc
 [SO Param] m5.objects.MemTest, MemTest -> X86/params/MemTest.hh
 [     CXX] X86/python/_m5/param_SerialDevice.cc -> .o
 [     CXX] X86/python/_m5/param_Terminal.cc -> .o
 [     CXX] src/dev/serial/serial.cc -> X86/dev/serial/serial.o
 [     CXX] X86/python/_m5/param_SerialNullDevice.cc -> .o
 [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> X86/params/AccessMapPatternMatching.hh
 [SO Param] m5.objects.PciHost, PciHost -> X86/python/_m5/param_PciHost.cc
 [     CXX] X86/python/_m5/param_X86IntelMPFloatingPointer.cc -> .o
 [SO Param] m5.objects.Cache, Cache -> X86/params/Cache.hh
 [SO Param] m5.objects.Compressors, MultiCompressor -> X86/python/_m5/param_MultiCompressor.cc
 [SO Param] m5.objects.I8259, I8259 -> X86/python/_m5/param_I8259.cc
 [SO Param] m5.objects.SystemC, SystemC_Kernel -> X86/params/SystemC_Kernel.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> X86/python/_m5/param_QemuFwCfg.cc
 [SO Param] m5.objects.X86FsWorkload, X86FsWorkload -> X86/python/_m5/param_X86FsWorkload.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> X86/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc
 [SO Param] m5.objects.ACPI, X86ACPISysDescTable -> X86/params/X86ACPISysDescTable.hh
 [SO Param] m5.objects.GarnetLink, CreditLink -> X86/params/CreditLink.hh
 [     CXX] src/systemc/core/scheduler.cc -> X86/systemc/core/scheduler.o
 [     CXX] src/systemc/core/sc_module.cc -> X86/systemc/core/sc_module.o
 [     CXX] src/systemc/core/sc_main_fiber.cc -> X86/systemc/core/sc_main_fiber.o
 [     CXX] X86/python/_m5/param_SystemC_Kernel.cc -> .o
 [     CXX] src/systemc/core/kernel.cc -> X86/systemc/core/kernel.o
 [     CXX] src/systemc/core/sc_main.cc -> X86/systemc/core/sc_main.o
 [     CXX] src/systemc/channel/sc_clock.cc -> X86/systemc/channel/sc_clock.o
 [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> X86/python/_m5/param_RangeAddrMapper.cc
 [SO Param] m5.objects.Tags, SectorTags -> X86/python/_m5/param_SectorTags.cc
 [     CXX] X86/python/_m5/param_RangeAddrMapper.cc -> .o
 [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> X86/params/GarnetRouter.hh
 [SO Param] m5.objects.DiskImage, CowDiskImage -> X86/params/CowDiskImage.hh
 [     CXX] X86/python/_m5/param_CowDiskImage.cc -> .o
 [     CXX] X86/python/_m5/param_RawDiskImage.cc -> .o
 [     CXX] X86/python/_m5/param_DiskImage.cc -> .o
 [     CXX] src/dev/storage/disk_image.cc -> X86/dev/storage/disk_image.o
 [SO Param] m5.objects.HelloObject, GoodbyeObject -> X86/params/GoodbyeObject.hh
 [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> X86/params/BaseMemProbe.hh
 [     CXX] X86/python/_m5/param_GoodbyeObject.cc -> .o
 [     CXX] X86/python/_m5/param_BaseMemProbe.cc -> .o
 [     CXX] src/mem/probes/base.cc -> X86/mem/probes/base.o
 [     CXX] src/learning_gem5/part2/hello_object.cc -> X86/learning_gem5/part2/hello_object.o
 [     CXX] src/learning_gem5/part2/goodbye_object.cc -> X86/learning_gem5/part2/goodbye_object.o
 [     CXX] X86/python/_m5/param_HelloObject.cc -> .o
 [SO Param] m5.objects.Device, DmaDevice -> X86/python/_m5/param_DmaDevice.cc
 [SO Param] m5.objects.SimpleDisk, SimpleDisk -> X86/params/SimpleDisk.hh
 [SO Param] m5.objects.RubyCache, RubyCache -> X86/python/_m5/param_RubyCache.cc
 [SO Param] m5.objects.Process, EmulatedDriver -> X86/params/EmulatedDriver.hh
 [ENUMDECL] m5.objects.StaticInstFlags, StaticInstFlags -> X86/enums/StaticInstFlags.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPCompatAddrSpaceMod -> X86/params/X86IntelMPCompatAddrSpaceMod.hh
 [SO Param] m5.objects.X86FsWorkload, X86FsWorkload -> X86/params/X86FsWorkload.hh
 [     CXX] X86/python/_m5/param_EmulatedDriver.cc -> .o
 [     CXX] src/cpu/pred/tage.cc -> X86/cpu/pred/tage.o
 [     CXX] X86/python/_m5/param_X86Decoder.cc -> .o
 [     CXX] src/arch/x86/insts/microop.cc -> X86/arch/x86/insts/microop.o
 [     CXX] X86/python/_m5/param_X86IntelMPCompatAddrSpaceMod.cc -> .o
 [     CXX] src/arch/x86/decoder.cc -> X86/arch/x86/decoder.o
 [     CXX] X86/python/_m5/param_X86FsLinux.cc -> .o
 [     CXX] src/cpu/pred/tage_base.cc -> X86/cpu/pred/tage_base.o
 [     CXX] src/cpu/pred/bi_mode.cc -> X86/cpu/pred/bi_mode.o
 [     CXX] X86/python/_m5/param_IntelTrace.cc -> .o
 [     CXX] src/cpu/timing_expr.cc -> X86/cpu/timing_expr.o
 [     CXX] src/cpu/pred/tournament.cc -> X86/cpu/pred/tournament.o
 [     CXX] X86/python/_m5/param_ExeTracer.cc -> .o
 [     CXX] X86/python/_m5/param_LTAGE.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExprIf.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExprBin.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExprUn.cc -> .o
 [     CXX] src/cpu/pred/multiperspective_perceptron_64KB.cc -> X86/cpu/pred/multiperspective_perceptron_64KB.o
 [     CXX] src/cpu/static_inst.cc -> X86/cpu/static_inst.o
 [     CXX] X86/python/_m5/param_TAGE.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExprLet.cc -> .o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptron64KB.cc -> .o
 [     CXX] X86/python/_m5/param_TAGEBase.cc -> .o
 [     CXX] src/cpu/pred/2bit_local.cc -> X86/cpu/pred/2bit_local.o
 [     CXX] X86/python/_m5/param_TimingExprSrcReg.cc -> .o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptron8KB.cc -> .o
 [     CXX] src/cpu/pred/bpred_unit.cc -> X86/cpu/pred/bpred_unit.o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptron.cc -> .o
 [     CXX] src/cpu/null_static_inst.cc -> X86/cpu/null_static_inst.o
 [     CXX] src/cpu/pred/multiperspective_perceptron_8KB.cc -> X86/cpu/pred/multiperspective_perceptron_8KB.o
 [     CXX] X86/python/_m5/param_TournamentBP.cc -> .o
 [     CXX] X86/python/_m5/param_InstTracer.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExpr.cc -> .o
 [     CXX] src/cpu/nop_static_inst.cc -> X86/cpu/nop_static_inst.o
 [     CXX] src/cpu/pred/multiperspective_perceptron.cc -> X86/cpu/pred/multiperspective_perceptron.o
 [     CXX] X86/python/_m5/param_LocalBP.cc -> .o
 [     CXX] X86/enums/StaticInstFlags.cc -> .o
 [     CXX] src/cpu/pred/ltage.cc -> X86/cpu/pred/ltage.o
 [     CXX] X86/python/_m5/param_BranchPredictor.cc -> .o
 [     CXX] src/arch/x86/insts/static_inst.cc -> X86/arch/x86/insts/static_inst.o
 [     CXX] src/cpu/inteltrace.cc -> X86/cpu/inteltrace.o
 [     CXX] src/arch/x86/insts/microregop.cc -> X86/arch/x86/insts/microregop.o
 [     CXX] src/arch/x86/decoder_tables.cc -> X86/arch/x86/decoder_tables.o
 [SO Param] m5.objects.I2C, I2CDevice -> X86/params/I2CDevice.hh
 [     CXX] X86/python/_m5/param_I2CDevice.cc -> .o
 [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> X86/python/_m5/param_RubyPrefetcher.cc
 [SO Param] m5.objects.E820, X86E820Table -> X86/python/_m5/param_X86E820Table.cc
 [SO Param] m5.objects.Ethernet, EtherTap -> X86/params/EtherTap.hh
 [     CXX] X86/python/_m5/param_X86E820Table.cc -> .o
 [SO Param] m5.objects.BasicRouter, BasicRouter -> X86/params/BasicRouter.hh
 [     CXX] X86/python/_m5/param_EtherTapBase.cc -> .o
 [     CXX] src/dev/net/ethertap.cc -> X86/dev/net/ethertap.o
 [     CXX] X86/python/_m5/param_EtherTapStub.cc -> .o
 [     CXX] X86/python/_m5/param_EtherTap.cc -> .o
 [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> X86/python/_m5/param_BloomFilterMultiBitSel.cc
 [SO Param] m5.objects.Uart, SimpleUart -> X86/python/_m5/param_SimpleUart.cc
 [ENUMDECL] m5.objects.System, MemoryMode -> X86/enums/MemoryMode.hh
 [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> X86/params/BOPPrefetcher.hh
 [SO Param] m5.objects.I8237, I8237 -> X86/params/I8237.hh
 [     CXX] X86/enums/MemoryMode.cc -> .o
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> X86/python/_m5/param_QoSTurnaroundPolicyIdeal.cc
 [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> X86/params/SHiPRP.hh
 [SO Param] m5.objects.X86QemuFwCfg, QemuFwCfgItemE820 -> X86/python/_m5/param_QemuFwCfgItemE820.cc
 [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> X86/params/MinorFUPool.hh
 [     CXX] X86/python/_m5/param_SHiPPCRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/ship_rp.cc -> X86/mem/cache/replacement_policies/ship_rp.o
 [     CXX] X86/python/_m5/param_SHiPRP.cc -> .o
 [     CXX] X86/python/_m5/param_SHiPMemRP.cc -> .o
 [SO Param] m5.objects.IntelMP, X86IntelMPBaseConfigEntry -> X86/python/_m5/param_X86IntelMPBaseConfigEntry.cc
 [SO Param] m5.objects.StackDistProbe, StackDistProbe -> X86/python/_m5/param_StackDistProbe.cc
 [SO Param] m5.objects.GUPSGen, GUPSGen -> X86/params/GUPSGen.hh
 [     CXX] X86/python/_m5/param_X86IntelMPBaseConfigEntry.cc -> .o
 [SO Param] m5.objects.L1Cache_Controller, L1Cache_Controller -> X86/python/_m5/param_L1Cache_Controller.cc
 [SO Param] m5.objects.Ethernet, EtherSwitch -> X86/python/_m5/param_EtherSwitch.cc
 [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> X86/python/_m5/param_BaseRoutingUnit.cc
 [SO Param] m5.objects.Workload, SEWorkload -> X86/params/SEWorkload.hh
 [SO Param] m5.objects.X86Ide, X86IdeController -> X86/python/_m5/param_X86IdeController.cc
 [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> X86/params/RubyDirectedTester.hh
 [ENUMDECL] m5.objects.QoSMemCtrl, QoSQPolicy -> X86/enums/QoSQPolicy.hh
 [     CXX] X86/python/_m5/param_X86EmuLinux.cc -> .o
 [     CXX] X86/python/_m5/param_SEWorkload.cc -> .o
 [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> X86/python/_m5/param_DuelingRP.cc
 [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> X86/python/_m5/param_QoSMemSinkInterface.cc
 [     CXX] X86/enums/QoSQPolicy.cc -> .o
 [SO Param] m5.objects.TickedObject, TickedObject -> X86/python/_m5/param_TickedObject.cc
 [ENUM STR] m5.objects.BaseO3CPU, SMTFetchPolicy -> X86/enums/SMTFetchPolicy.cc
 [SO Param] m5.objects.SimpleCache, SimpleCache -> X86/params/SimpleCache.hh
 [SO Param] m5.objects.Probe, ProbeListenerObject -> X86/python/_m5/param_ProbeListenerObject.cc
 [SO Param] m5.objects.Compressors, MultiCompressor -> X86/params/MultiCompressor.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadt -> X86/python/_m5/param_X86ACPIMadt.cc
 [SO Param] m5.objects.PciHost, PciHost -> X86/params/PciHost.hh
 [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> X86/params/QemuFwCfg.hh
 [ENUM STR] m5.objects.DRAMInterface, PageManage -> X86/enums/PageManage.cc
 [SO Param] m5.objects.I8259, I8259 -> X86/params/I8259.hh
 [     CXX] src/mem/cache/compressors/multi.cc -> X86/mem/cache/compressors/multi.o
 [     CXX] X86/python/_m5/param_MultiCompressor.cc -> .o
 [SO Param] m5.objects.MemDelay, MemDelay -> X86/python/_m5/param_MemDelay.cc
 [SO Param] m5.objects.RubyCache, RubyCache -> X86/params/RubyCache.hh
 [SO Param] m5.objects.BasicLink, BasicLink -> X86/python/_m5/param_BasicLink.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> X86/params/TAGE_SC_L_TAGE_64KB.hh
 [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> X86/python/_m5/param_WeightedLRURP.cc
 [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> X86/params/RubyPrefetcher.hh
 [SO Param] m5.objects.Tags, SectorTags -> X86/params/SectorTags.hh
 [SO Param] m5.objects.Compressors, Base64Delta16 -> X86/python/_m5/param_Base64Delta16.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> X86/python/_m5/param_VirtIO9PProxy.cc
 [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> X86/python/_m5/param_GarnetSyntheticTraffic.cc
 [SO Param] m5.objects.Device, DmaDevice -> X86/params/DmaDevice.hh
 [SO Param] m5.objects.StackDistProbe, StackDistProbe -> X86/params/StackDistProbe.hh
 [SO Param] m5.objects.L1Cache_Controller, L1Cache_Controller -> X86/params/L1Cache_Controller.hh
 [SO Param] m5.objects.X86NativeTrace, X86NativeTrace -> X86/python/_m5/param_X86NativeTrace.cc
 [SO Param] m5.objects.PcCountTracker, PcCountTrackerManager -> X86/python/_m5/param_PcCountTrackerManager.cc
 [SO Param] m5.objects.ClockDomain, SrcClockDomain -> X86/python/_m5/param_SrcClockDomain.cc
 [SO Param] m5.objects.Tags, BaseTags -> X86/python/_m5/param_BaseTags.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> X86/params/BloomFilterMultiBitSel.hh
 [SO Param] m5.objects.Uart, SimpleUart -> X86/params/SimpleUart.hh
 [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> X86/params/QoSMemSinkInterface.hh
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> X86/python/_m5/param_MPP_StatisticalCorrector_64KB.cc
 [SO Param] m5.objects.TickedObject, TickedObject -> X86/params/TickedObject.hh
 [SO Param] m5.objects.RedirectPath, RedirectPath -> X86/python/_m5/param_RedirectPath.cc
 [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> X86/params/QoSTurnaroundPolicyIdeal.hh
 [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> X86/python/_m5/param_StatisticalCorrector.cc
 [     CXX] src/base/filters/multi_bit_sel_bloom_filter.cc -> X86/base/filters/multi_bit_sel_bloom_filter.o
 [     CXX] X86/python/_m5/param_BloomFilterH3.cc -> .o
 [     CXX] src/base/filters/h3_bloom_filter.cc -> X86/base/filters/h3_bloom_filter.o
 [     CXX] X86/python/_m5/param_BloomFilterBulk.cc -> .o
 [     CXX] src/base/filters/bulk_bloom_filter.cc -> X86/base/filters/bulk_bloom_filter.o
 [     CXX] X86/python/_m5/param_BloomFilterMultiBitSel.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> X86/python/_m5/param_Gem5ToTlmBridge128.cc
 [SO Param] m5.objects.Ethernet, EtherSwitch -> X86/params/EtherSwitch.hh
 [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> X86/params/BaseRoutingUnit.hh
 [SO Param] m5.objects.Sequencer, RubyPortProxy -> X86/python/_m5/param_RubyPortProxy.cc
 [     CXX] X86/python/_m5/param_EtherSwitch.cc -> .o
 [     CXX] src/dev/net/etherswitch.cc -> X86/dev/net/etherswitch.o
 [SO Param] m5.objects.MemDelay, MemDelay -> X86/params/MemDelay.hh
 [SO Param] m5.objects.BaseKvmCPU, BaseKvmCPU -> X86/python/_m5/param_BaseKvmCPU.cc
 [SO Param] m5.objects.GarnetLink, GarnetIntLink -> X86/python/_m5/param_GarnetIntLink.cc
 [SO Param] m5.objects.BasicLink, BasicLink -> X86/params/BasicLink.hh
 [SO Param] m5.objects.Prefetcher, StridePrefetcher -> X86/python/_m5/param_StridePrefetcher.cc
 [SO Param] m5.objects.CPUTracers, NativeTrace -> X86/python/_m5/param_NativeTrace.cc
 [SO Param] m5.objects.X86Ide, X86IdeController -> X86/params/X86IdeController.hh
 [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> X86/params/DuelingRP.hh
 [SO Param] m5.objects.GarnetLink, NetworkLink -> X86/python/_m5/param_NetworkLink.cc
 [ENUMDECL] m5.objects.BaseO3CPU, SMTFetchPolicy -> X86/enums/SMTFetchPolicy.hh
 [SO Param] m5.objects.RedirectPath, RedirectPath -> X86/params/RedirectPath.hh
 [SO Param] m5.objects.ACPI, X86ACPIMadt -> X86/params/X86ACPIMadt.hh
 [SO Param] m5.objects.Probe, ProbeListenerObject -> X86/params/ProbeListenerObject.hh
 [ENUMDECL] m5.objects.DRAMInterface, PageManage -> X86/enums/PageManage.hh
 [     CXX] X86/python/_m5/param_DuelingRP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/dueling_rp.cc -> X86/mem/cache/replacement_policies/dueling_rp.o
 [     CXX] X86/enums/SMTFetchPolicy.cc -> .o
 [SO Param] m5.objects.ACPI, X86ACPIMadtNMI -> X86/python/_m5/param_X86ACPIMadtNMI.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> X86/python/_m5/param_BloomFilterPerfect.cc
 [     CXX] X86/python/_m5/param_VirtIO9PBase.cc -> .o
 [     CXX] src/mem/ruby/profiler/AddressProfiler.cc -> X86/mem/ruby/profiler/AddressProfiler.o
 [     CXX] X86/python/_m5/param_KvmVM.cc -> .o
 [     CXX] X86/python/_m5/param_ProbeListenerObject.cc -> .o
 [     CXX] src/mem/drampower.cc -> X86/mem/drampower.o
 [     CXX] X86/enums/PageManage.cc -> .o
 [     CXX] src/sim/probe/probe.cc -> X86/sim/probe/probe.o
 [     CXX] X86/python/_m5/param_SimpleTrace.cc -> .o
 [     CXX] src/kern/freebsd/events.cc -> X86/kern/freebsd/events.o
 [     CXX] src/sim/debug.cc -> X86/sim/debug.o
 [     CXX] X86/python/_m5/param_TlmToGem5BridgeBase.cc -> .o
 [     CXX] src/arch/generic/mmu.cc -> X86/arch/generic/mmu.o
 [     CXX] src/sim/redirect_path.cc -> X86/sim/redirect_path.o
 [     CXX] X86/python/_m5/param_SimpleDisk.cc -> .o
 [     CXX] src/mem/snoop_filter.cc -> X86/mem/snoop_filter.o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridgeBase.cc -> .o
 [     CXX] X86/python/_m5/param_VirtIORng.cc -> .o
 [     CXX] X86/python/_m5/param_Pc.cc -> .o
 [     CXX] X86/python/_m5/param_ExternalMaster.cc -> .o
 [     CXX] src/mem/comm_monitor.cc -> X86/mem/comm_monitor.o
 [     CXX] src/mem/probes/mem_footprint.cc -> X86/mem/probes/mem_footprint.o
 [     CXX] src/kern/linux/helpers.cc -> X86/kern/linux/helpers.o
 [     CXX] src/mem/mem_checker_monitor.cc -> X86/mem/mem_checker_monitor.o
 [     CXX] X86/python/_m5/param_SharedMemoryServer.cc -> .o
 [     CXX] X86/python/_m5/param_MemFootprintProbe.cc -> .o
 [     CXX] src/mem/shared_memory_server.cc -> X86/mem/shared_memory_server.o
 [     CXX] src/cpu/pc_event.cc -> X86/cpu/pc_event.o
 [     CXX] X86/python/_m5/param_VirtIOBlock.cc -> .o
 [     CXX] src/dev/platform.cc -> X86/dev/platform.o
 [     CXX] src/sim/kernel_workload.cc -> X86/sim/kernel_workload.o
 [     CXX] src/dev/virtio/rng.cc -> X86/dev/virtio/rng.o
 [     CXX] src/systemc/tlm_bridge/tlm_to_gem5.cc -> X86/systemc/tlm_bridge/tlm_to_gem5.o
 [     CXX] X86/python/_m5/param_MemCheckerMonitor.cc -> .o
 [     CXX] src/sim/process.cc -> X86/sim/process.o
 [     CXX] X86/python/_m5/param_Platform.cc -> .o
 [     CXX] src/mem/external_master.cc -> X86/mem/external_master.o
 [     CXX] X86/python/_m5/param_VirtIOConsole.cc -> .o
 [     CXX] src/arch/x86/process.cc -> X86/arch/x86/process.o
 [     CXX] src/mem/probes/stack_dist.cc -> X86/mem/probes/stack_dist.o
 [     CXX] src/dev/virtio/block.cc -> X86/dev/virtio/block.o
 [     CXX] src/systemc/tlm_bridge/sc_ext.cc -> X86/systemc/tlm_bridge/sc_ext.o
 [     CXX] X86/python/_m5/param_SysBridge.cc -> .o
 [     CXX] src/sim/fd_array.cc -> X86/sim/fd_array.o
 [     CXX] X86/python/_m5/param_StackDistProbe.cc -> .o
 [     CXX] src/dev/virtio/console.cc -> X86/dev/virtio/console.o
 [     CXX] src/dev/x86/south_bridge.cc -> X86/dev/x86/south_bridge.o
 [     CXX] src/arch/x86/linux/fs_workload.cc -> X86/arch/x86/linux/fs_workload.o
 [     CXX] src/cpu/testers/traffic_gen/stream_gen.cc -> X86/cpu/testers/traffic_gen/stream_gen.o
 [     CXX] X86/python/_m5/param_X86MMU.cc -> .o
 [     CXX] X86/python/_m5/param_Process.cc -> .o
 [     CXX] X86/python/_m5/param_TlmToGem5Bridge512.cc -> .o
 [     CXX] X86/python/_m5/param_VirtIODummyDevice.cc -> .o
 [     CXX] src/mem/se_translating_port_proxy.cc -> X86/mem/se_translating_port_proxy.o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridge512.cc -> .o
 [     CXX] src/dev/virtio/base.cc -> X86/dev/virtio/base.o
 [     CXX] X86/python/_m5/param_TlmToGem5Bridge256.cc -> .o
 [     CXX] X86/python/_m5/param_VirtIODeviceBase.cc -> .o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridge256.cc -> .o
 [     CXX] X86/python/_m5/param_TlmToGem5Bridge128.cc -> .o
 [     CXX] src/dev/net/dist_etherlink.cc -> X86/dev/net/dist_etherlink.o
 [     CXX] src/dev/storage/simple_disk.cc -> X86/dev/storage/simple_disk.o
 [     CXX] src/dev/net/etherlink.cc -> X86/dev/net/etherlink.o
 [     CXX] src/sim/se_workload.cc -> X86/sim/se_workload.o
 [     CXX] X86/python/_m5/param_TlmToGem5Bridge64.cc -> .o
 [     CXX] src/dev/net/dist_iface.cc -> X86/dev/net/dist_iface.o
 [     CXX] src/arch/x86/bare_metal/workload.cc -> X86/arch/x86/bare_metal/workload.o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridge64.cc -> .o
 [     CXX] X86/python/_m5/param_RedirectPath.cc -> .o
 [     CXX] X86/python/_m5/param_TlmToGem5Bridge32.cc -> .o
 [     CXX] src/mem/sys_bridge.cc -> X86/mem/sys_bridge.o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridge32.cc -> .o
 [SO Param] m5.objects.X86ISA, X86ISA -> X86/python/_m5/param_X86ISA.cc
 [SO Param] m5.objects.X86NativeTrace, X86NativeTrace -> X86/params/X86NativeTrace.hh
 [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> X86/python/_m5/param_ThermalCapacitor.cc
 [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> X86/python/_m5/param_HeteroMemCtrl.cc
 [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> X86/params/WeightedLRURP.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPIOAPIC -> X86/python/_m5/param_X86IntelMPIOAPIC.cc
 [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> X86/python/_m5/param_BaseAtomicSimpleCPU.cc
 [     CXX] X86/python/_m5/param_WeightedLRURP.cc -> .o
 [     CXX] src/mem/cache/replacement_policies/weighted_lru_rp.cc -> X86/mem/cache/replacement_policies/weighted_lru_rp.o
 [SO Param] m5.objects.TimingExpr, TimingExprRef -> X86/python/_m5/param_TimingExprRef.cc
 [SO Param] m5.objects.Compressors, Base64Delta16 -> X86/params/Base64Delta16.hh
 [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> X86/python/_m5/param_TimingExprLiteral.cc
 [     CXX] X86/python/_m5/param_TimingExprRef.cc -> .o
 [     CXX] src/mem/cache/compressors/base_delta.cc -> X86/mem/cache/compressors/base_delta.o
 [     CXX] X86/python/_m5/param_Base64Delta16.cc -> .o
 [     CXX] X86/python/_m5/param_TimingExprLiteral.cc -> .o
 [SO Param] m5.objects.XBar, SnoopFilter -> X86/python/_m5/param_SnoopFilter.cc
 [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> X86/params/VirtIO9PProxy.hh
 [SO Param] m5.objects.Ethernet, EtherDevice -> X86/python/_m5/param_EtherDevice.cc
 [     CXX] X86/python/_m5/param_SnoopFilter.cc -> .o
 [     CXX] src/dev/virtio/fs9p.cc -> X86/dev/virtio/fs9p.o
 [     CXX] X86/python/_m5/param_VirtIO9PProxy.cc -> .o
 [     CXX] X86/python/_m5/param_VirtIO9PDiod.cc -> .o
 [     CXX] X86/python/_m5/param_VirtIO9PSocket.cc -> .o
 [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> X86/params/GarnetSyntheticTraffic.hh
 [SO Param] m5.objects.ReplacementPolicies, LRURP -> X86/python/_m5/param_LRURP.cc
 [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> X86/python/_m5/param_STeMSPrefetcher.cc
 [SO Param] m5.objects.BaseKvmCPU, BaseKvmCPU -> X86/params/BaseKvmCPU.hh
 [     CXX] X86/python/_m5/param_LRURP.cc -> .o
 [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> X86/python/_m5/param_QoSPropFairPolicy.cc
 [SO Param] m5.objects.PcCountTracker, PcCountTrackerManager -> X86/params/PcCountTrackerManager.hh
 [ENUM STR] m5.objects.TimingExpr, TimingExprOp -> X86/enums/TimingExprOp.cc
 [SO Param] m5.objects.ClockDomain, SrcClockDomain -> X86/params/SrcClockDomain.hh
 [SO Param] m5.objects.Ide, IdeController -> X86/python/_m5/param_IdeController.cc
 [     CXX] X86/enums/TimingExprOp.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_Entry.cc -> .o
 [     CXX] X86/python/_m5/param_PcCountTracker.cc -> .o
 [     CXX] X86/python/_m5/param_PcCountTrackerManager.cc -> .o
 [     CXX] src/cpu/probes/pc_count_tracker.cc -> X86/cpu/probes/pc_count_tracker.o
 [     CXX] src/cpu/probes/pc_count_tracker_manager.cc -> X86/cpu/probes/pc_count_tracker_manager.o
 [     CXX] src/mem/mem_interface.cc -> X86/mem/mem_interface.o
 [     CXX] X86/python/_m5/param_MessageBuffer.cc -> .o
 [     CXX] X86/python/_m5/param_RubyDirectedTester.cc -> .o
 [     CXX] src/mem/qos/policy_fixed_prio.cc -> X86/mem/qos/policy_fixed_prio.o
 [     CXX] X86/python/_m5/param_SignaturePathPrefetcher.cc -> .o
 [     CXX] src/mem/ruby/network/simple/Throttle.cc -> X86/mem/ruby/network/simple/Throttle.o
 [     CXX] src/cpu/testers/traffic_gen/gups_gen.cc -> X86/cpu/testers/traffic_gen/gups_gen.o
 [     CXX] src/dev/pci/host.cc -> X86/dev/pci/host.o
 [     CXX] X86/python/_m5/param_QoSMemCtrl.cc -> .o
 [     CXX] X86/python/_m5/param_I8259.cc -> .o
 [     CXX] src/dev/io_device.cc -> X86/dev/io_device.o
 [     CXX] X86/arch/x86/generated/inst-constrs.cc -> .o
 [     CXX] src/cpu/o3/decode.cc -> X86/cpu/o3/decode.o
 [     CXX] src/mem/hbm_ctrl.cc -> X86/mem/hbm_ctrl.o
 [     CXX] X86/python/_m5/param_InvalidateGenerator.cc -> .o
 [     CXX] src/mem/qos/policy.cc -> X86/mem/qos/policy.o
 [     CXX] src/mem/ruby/network/simple/Switch.cc -> X86/mem/ruby/network/simple/Switch.o
 [     CXX] X86/python/_m5/param_IndirectMemoryPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_GenericPciHost.cc -> .o
 [     CXX] X86/python/_m5/param_IsaFake.cc -> .o
 [     CXX] src/cpu/o3/cpu.cc -> X86/cpu/o3/cpu.o
 [     CXX] src/sim/syscall_desc.cc -> X86/sim/syscall_desc.o
 [     CXX] X86/mem/ruby/protocol/L2Cache_Entry.cc -> .o
 [     CXX] src/arch/x86/utility.cc -> X86/arch/x86/utility.o
 [     CXX] X86/python/_m5/param_BasicRouter.cc -> .o
 [     CXX] X86/python/_m5/param_SeriesRequestGenerator.cc -> .o
 [     CXX] src/mem/ruby/network/simple/SimpleNetwork.cc -> X86/mem/ruby/network/simple/SimpleNetwork.o
 [     CXX] X86/python/_m5/param_TaggedPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_PciHost.cc -> .o
 [     CXX] X86/python/_m5/param_DmaVirtDevice.cc -> .o
 [     CXX] src/cpu/o3/commit.cc -> X86/cpu/o3/commit.o
 [     CXX] src/sim/syscall_emul.cc -> X86/sim/syscall_emul.o
 [     CXX] src/mem/mem_ctrl.cc -> X86/mem/mem_ctrl.o
 [     CXX] X86/python/_m5/param_DirectedGenerator.cc -> .o
 [     CXX] src/mem/ruby/network/simple/SimpleLink.cc -> X86/mem/ruby/network/simple/SimpleLink.o
 [     CXX] X86/python/_m5/param_DmaDevice.cc -> .o
 [     CXX] src/dev/x86/cmos.cc -> X86/dev/x86/cmos.o
 [     CXX] src/dev/net/sinic.cc -> X86/dev/net/sinic.o
 [     CXX] src/sim/pseudo_inst.cc -> X86/sim/pseudo_inst.o
 [     CXX] src/arch/x86/tlb.cc -> X86/arch/x86/tlb.o
 [     CXX] X86/python/_m5/param_BasicIntLink.cc -> .o
 [     CXX] X86/python/_m5/param_StridePrefetcherHashedSetAssociative.cc -> .o
 [MAKE INC] src/mem/ruby/system/HTMSequencer.hh -> X86/mem/ruby/protocol/HTMSequencer.hh
 [     CXX] src/mem/ruby/network/simple/PerfectSwitch.cc -> X86/mem/ruby/network/simple/PerfectSwitch.o
 [     CXX] src/cpu/testers/traffic_gen/base_gen.cc -> X86/cpu/testers/traffic_gen/base_gen.o
 [     CXX] X86/python/_m5/param_Cmos.cc -> .o
 [     CXX] X86/python/_m5/param_BasicPioDevice.cc -> .o
 [     CXX] src/dev/net/ns_gige.cc -> X86/dev/net/ns_gige.o
 [     CXX] src/sim/mem_state.cc -> X86/sim/mem_state.o
 [     CXX] src/arch/x86/remote_gdb.cc -> X86/arch/x86/remote_gdb.o
 [     CXX] X86/python/_m5/param_BasicExtLink.cc -> .o
 [     CXX] X86/python/_m5/param_PyTrafficGen.cc -> .o
 [     CXX] X86/python/_m5/param_Switch.cc -> .o
 [     CXX] X86/python/_m5/param_QueuedPrefetcher.cc -> .o
 [     CXX] src/base/remote_gdb.cc -> X86/base/remote_gdb.o
 [     CXX] src/cpu/testers/traffic_gen/base.cc -> X86/cpu/testers/traffic_gen/base.o
 [     CXX] src/dev/pci/device.cc -> X86/dev/pci/device.o
 [     CXX] X86/python/_m5/param_PioDevice.cc -> .o
 [     CXX] src/sim/faults.cc -> X86/sim/faults.o
 [     CXX] src/dev/net/i8254xGBe.cc -> X86/dev/net/i8254xGBe.o
 [     CXX] X86/python/_m5/param_BasicLink.cc -> .o
 [     CXX] X86/python/_m5/param_WeightBased.cc -> .o
 [     CXX] X86/python/_m5/param_MultiPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_PciDevice.cc -> .o
 [     CXX] X86/python/_m5/param_BaseO3CPU.cc -> .o
 [     CXX] src/mem/translating_port_proxy.cc -> X86/mem/translating_port_proxy.o
 [     CXX] src/arch/x86/pagetable_walker.cc -> X86/arch/x86/pagetable_walker.o
 [     CXX] src/mem/cfi_mem.cc -> X86/mem/cfi_mem.o
 [     CXX] src/cpu/testers/traffic_gen/pygen.cc -> X86/cpu/testers/traffic_gen/pygen.o
 [     CXX] X86/python/_m5/param_BaseRoutingUnit.cc -> .o
 [     CXX] X86/python/_m5/param_BasePrefetcher.cc -> .o
 [     CXX] src/cpu/testers/memtest/memtest.cc -> X86/cpu/testers/memtest/memtest.o
 [     CXX] X86/python/_m5/param_PciMemUpperBar.cc -> .o
 [     CXX] X86/python/_m5/param_System.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_TBE.cc -> .o
 [     CXX] src/mem/coherent_xbar.cc -> X86/mem/coherent_xbar.o
 [     CXX] src/mem/ruby/system/Sequencer.cc -> X86/mem/ruby/system/Sequencer.o
 [     CXX] X86/python/_m5/param_GUPSGen.cc -> .o
 [     CXX] X86/python/_m5/param_PciMemBar.cc -> .o
 [     CXX] X86/python/_m5/param_SimpleNetwork.cc -> .o
 [     CXX] X86/python/_m5/param_MemTest.cc -> .o
 [     CXX] src/dev/virtio/pci.cc -> X86/dev/virtio/pci.o
 [     CXX] src/mem/ruby/common/WriteMask.cc -> X86/mem/ruby/common/WriteMask.o
 [     CXX] src/arch/x86/linux/syscalls.cc -> X86/arch/x86/linux/syscalls.o
 [     CXX] src/mem/mem_delay.cc -> X86/mem/mem_delay.o
 [     CXX] src/mem/bridge.cc -> X86/mem/bridge.o
 [     CXX] src/mem/ruby/system/RubySystem.cc -> X86/mem/ruby/system/RubySystem.o
 [     CXX] X86/python/_m5/param_VoltageDomain.cc -> .o
 [     CXX] src/mem/serial_link.cc -> X86/mem/serial_link.o
 [     CXX] X86/python/_m5/param_SimpleIntLink.cc -> .o
 [     CXX] X86/python/_m5/param_PciIoBar.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Entry.cc -> .o
 [     CXX] src/arch/x86/interrupts.cc -> X86/arch/x86/interrupts.o
 [     CXX] src/mem/abstract_mem.cc -> X86/mem/abstract_mem.o
 [     CXX] src/mem/ruby/system/RubyPort.cc -> X86/mem/ruby/system/RubyPort.o
 [MAKE INC] src/mem/ruby/system/Sequencer.hh -> X86/mem/ruby/protocol/Sequencer.hh
 [     CXX] X86/python/_m5/param_SimpleExtLink.cc -> .o
 [     CXX] src/sim/power/thermal_domain.cc -> X86/sim/power/thermal_domain.o
 [     CXX] X86/python/_m5/param_PciBarNone.cc -> .o
 [     CXX] X86/python/_m5/param_DerivedClockDomain.cc -> .o
 [     CXX] X86/python/_m5/param_CfiMemory.cc -> .o
 [     CXX] src/mem/hmc_controller.cc -> X86/mem/hmc_controller.o
 [     CXX] src/mem/ruby/system/HTMSequencer.cc -> X86/mem/ruby/system/HTMSequencer.o
 [     CXX] X86/python/_m5/param_BaseTrafficGen.cc -> .o
 [     CXX] src/sim/power/mathexpr_powermodel.cc -> X86/sim/power/mathexpr_powermodel.o
 [     CXX] X86/python/_m5/param_PciBar.cc -> .o
 [     CXX] X86/python/_m5/param_SrcClockDomain.cc -> .o
 [     CXX] src/cpu/checker/cpu.cc -> X86/cpu/checker/cpu.o
 [     CXX] src/mem/xbar.cc -> X86/mem/xbar.o
 [     CXX] src/mem/ruby/system/DMASequencer.cc -> X86/mem/ruby/system/DMASequencer.o
 [     CXX] src/sim/power/power_model.cc -> X86/sim/power/power_model.o
 [     CXX] X86/python/_m5/param_ClockDomain.cc -> .o
 [     CXX] src/mem/ruby/common/DataBlock.cc -> X86/mem/ruby/common/DataBlock.o
 [     CXX] X86/python/_m5/param_DummyChecker.cc -> .o
 [     CXX] src/mem/ruby/system/CacheRecorder.cc -> X86/mem/ruby/system/CacheRecorder.o
 [     CXX] X86/python/_m5/param_ThermalModel.cc -> .o
 [     CXX] src/mem/ruby/network/simple/routing/WeightBased.cc -> X86/mem/ruby/network/simple/routing/WeightBased.o
 [     CXX] src/learning_gem5/part2/simple_cache.cc -> X86/learning_gem5/part2/simple_cache.o
 [     CXX] src/mem/ruby/common/Consumer.cc -> X86/mem/ruby/common/Consumer.o
 [     CXX] src/arch/x86/insts/badmicroop.cc -> X86/arch/x86/insts/badmicroop.o
 [     CXX] X86/python/_m5/param_DMASequencer.cc -> .o
 [MAKE INC] src/mem/ruby/system/DMASequencer.hh -> X86/mem/ruby/protocol/DMASequencer.hh
 [     CXX] X86/python/_m5/param_ThermalReference.cc -> .o
 [     CXX] X86/python/_m5/param_SimpleMemDelay.cc -> .o
 [     CXX] X86/python/_m5/param_RubyHTMSequencer.cc -> .o
 [     CXX] src/mem/ruby/common/Address.cc -> X86/mem/ruby/common/Address.o
 [     CXX] src/cpu/thread_state.cc -> X86/cpu/thread_state.o
 [     CXX] X86/python/_m5/param_MemDelay.cc -> .o
 [     CXX] X86/python/_m5/param_RubySequencer.cc -> .o
 [     CXX] X86/python/_m5/param_ThermalResistor.cc -> .o
 [     CXX] src/dev/i2c/bus.cc -> X86/dev/i2c/bus.o
 [     CXX] X86/python/_m5/param_NVMInterface.cc -> .o
 [     CXX] src/cpu/thread_context.cc -> X86/cpu/thread_context.o
 [MAKE INC] src/mem/ruby/structures/WireBuffer.hh -> X86/mem/ruby/protocol/WireBuffer.hh
 [     CXX] X86/python/_m5/param_I2CBus.cc -> .o
 [     CXX] src/cpu/simple_thread.cc -> X86/cpu/simple_thread.o
 [     CXX] X86/python/_m5/param_SerialLink.cc -> .o
 [     CXX] X86/python/_m5/param_RubyPort.cc -> .o
 [     CXX] X86/python/_m5/param_SimpleCache.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_TBE.cc -> .o
 [     CXX] src/cpu/o3/checker.cc -> X86/cpu/o3/checker.o
 [     CXX] X86/python/_m5/param_DRAMInterface.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/CrossbarSwitch.cc -> X86/mem/ruby/network/garnet/CrossbarSwitch.o
 [     CXX] X86/python/_m5/param_HMCController.cc -> .o
 [     CXX] X86/python/_m5/param_RubySystem.cc -> .o
 [MAKE INC] src/mem/ruby/structures/TimerTable.hh -> X86/mem/ruby/protocol/TimerTable.hh
 [     CXX] X86/python/_m5/param_BaseO3Checker.cc -> .o
 [     CXX] X86/python/_m5/param_PciVirtIO.cc -> .o
 [     CXX] src/cpu/simple/probes/simpoint.cc -> X86/cpu/simple/probes/simpoint.o
 [     CXX] src/cpu/profile.cc -> X86/cpu/profile.o
 [     CXX] src/mem/ruby/network/garnet/SwitchAllocator.cc -> X86/mem/ruby/network/garnet/SwitchAllocator.o
 [     CXX] src/cpu/kvm/vm.cc -> X86/cpu/kvm/vm.o
 [     CXX] X86/python/_m5/param_SimPoint.cc -> .o
 [     CXX] X86/python/_m5/param_TickedObject.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/RoutingUnit.cc -> X86/mem/ruby/network/garnet/RoutingUnit.o
 [     CXX] X86/python/_m5/param_MemInterface.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/Router.cc -> X86/mem/ruby/network/garnet/Router.o
 [     CXX] X86/python/_m5/param_CoherentXBar.cc -> .o
 [     CXX] src/cpu/kvm/base.cc -> X86/cpu/kvm/base.o
 [     CXX] X86/arch/x86/generated/decoder.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/OutputUnit.cc -> X86/mem/ruby/network/garnet/OutputUnit.o
 [     CXX] X86/python/_m5/param_NoncoherentXBar.cc -> .o
 [     CXX] X86/python/_m5/param_BaseKvmCPU.cc -> .o
 [     CXX] src/dev/x86/qemu_fw_cfg.cc -> X86/dev/x86/qemu_fw_cfg.o
 [     CXX] X86/python/_m5/param_DVFSHandler.cc -> .o
 [     CXX] X86/python/_m5/param_HBMCtrl.cc -> .o
 [     CXX] src/mem/ruby/profiler/Profiler.cc -> X86/mem/ruby/profiler/Profiler.o
 [     CXX] src/mem/ruby/network/garnet/OutVcState.cc -> X86/mem/ruby/network/garnet/OutVcState.o
 [     CXX] X86/python/_m5/param_BaseXBar.cc -> .o
 [     CXX] X86/python/_m5/param_QemuFwCfgItemE820.cc -> .o
 [     CXX] src/cpu/exetrace.cc -> X86/cpu/exetrace.o
 [     CXX] src/mem/ruby/network/garnet/NetworkLink.cc -> X86/mem/ruby/network/garnet/NetworkLink.o
 [     CXX] src/mem/cache/prefetch/tagged.cc -> X86/mem/cache/prefetch/tagged.o
 [     CXX] src/dev/qemu/fw_cfg.cc -> X86/dev/qemu/fw_cfg.o
 [     CXX] X86/python/_m5/param_BaseSimpleCPU.cc -> .o
 [     CXX] src/cpu/base.cc -> X86/cpu/base.o
 [     CXX] src/mem/ruby/network/garnet/NetworkInterface.cc -> X86/mem/ruby/network/garnet/NetworkInterface.o
 [     CXX] src/sim/power_state.cc -> X86/sim/power_state.o
 [     CXX] X86/python/_m5/param_QemuFwCfgMmio.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/InputUnit.cc -> X86/mem/ruby/network/garnet/InputUnit.o
 [     CXX] src/mem/cache/prefetch/spatio_temporal_memory_streaming.cc -> X86/mem/cache/prefetch/spatio_temporal_memory_streaming.o
 [     CXX] X86/python/_m5/param_QemuFwCfgIo.cc -> .o
 [     CXX] src/dev/x86/i82094aa.cc -> X86/dev/x86/i82094aa.o
 [     CXX] src/cpu/simple/base.cc -> X86/cpu/simple/base.o
 [     CXX] X86/python/_m5/param_X86TLB.cc -> .o
 [     CXX] src/mem/cache/prefetch/slim_ampm.cc -> X86/mem/cache/prefetch/slim_ampm.o
 [     CXX] src/sim/clocked_object.cc -> X86/sim/clocked_object.o
 [     CXX] X86/python/_m5/param_QemuFwCfg.cc -> .o
 [     CXX] X86/python/_m5/param_I82094AA.cc -> .o
 [     CXX] src/kern/linux/linux.cc -> X86/kern/linux/linux.o
 [     CXX] src/mem/ruby/slicc_interface/AbstractController.cc -> X86/mem/ruby/slicc_interface/AbstractController.o
 [     CXX] X86/python/_m5/param_MemCtrl.cc -> .o
 [     CXX] X86/python/_m5/param_X86PagetableWalker.cc -> .o
 [MAKE INC] src/mem/ruby/structures/RubyPrefetcher.hh -> X86/mem/ruby/protocol/RubyPrefetcher.hh
 [     CXX] src/mem/cache/prefetch/signature_path_v2.cc -> X86/mem/cache/prefetch/signature_path_v2.o
 [     CXX] src/sim/dvfs_handler.cc -> X86/sim/dvfs_handler.o
 [     CXX] X86/python/_m5/param_QemuFwCfgItemString.cc -> .o
 [     CXX] src/kern/linux/events.cc -> X86/kern/linux/events.o
 [     CXX] src/cpu/simple/timing.cc -> X86/cpu/simple/timing.o
 [     CXX] X86/python/_m5/param_RubyController.cc -> .o
 [     CXX] X86/python/_m5/param_GarnetRouter.cc -> .o
 [     CXX] X86/python/_m5/param_BaseMinorCPU.cc -> .o
 [     CXX] src/mem/cache/prefetch/signature_path.cc -> X86/mem/cache/prefetch/signature_path.o
 [     CXX] src/sim/system.cc -> X86/sim/system.o
 [     CXX] X86/python/_m5/param_QemuFwCfgItemFile.cc -> .o
 [     CXX] X86/python/_m5/param_BaseTimingSimpleCPU.cc -> .o
 [     CXX] src/dev/serial/uart8250.cc -> X86/dev/serial/uart8250.o
 [     CXX] X86/python/_m5/param_GarnetNetworkInterface.cc -> .o
 [     CXX] X86/python/_m5/param_MinorFUPool.cc -> .o
 [     CXX] src/mem/cache/prefetch/sbooe.cc -> X86/mem/cache/prefetch/sbooe.o
 [     CXX] X86/python/_m5/param_QemuFwCfgItemBytes.cc -> .o
 [     CXX] src/dev/x86/speaker.cc -> X86/dev/x86/speaker.o
 [     CXX] src/dev/serial/uart.cc -> X86/dev/serial/uart.o
 [     CXX] X86/mem/ruby/protocol/SequencerMsg.cc -> .o
 [     CXX] X86/python/_m5/param_GarnetNetwork.cc -> .o
 [     CXX] X86/python/_m5/param_MinorFU.cc -> .o
 [     CXX] X86/python/_m5/param_PcSpeaker.cc -> .o
 [     CXX] X86/python/_m5/param_QemuFwCfgItem.cc -> .o
 [     CXX] src/dev/serial/terminal.cc -> X86/dev/serial/terminal.o
 [     CXX] X86/python/_m5/param_MinorFUTiming.cc -> .o
 [     CXX] src/mem/cache/prefetch/pif.cc -> X86/mem/cache/prefetch/pif.o
 [     CXX] src/sim/voltage_domain.cc -> X86/sim/voltage_domain.o
 [     CXX] X86/python/_m5/param_Bridge.cc -> .o
 [     CXX] X86/python/_m5/param_MinorOpClassSet.cc -> .o
 [     CXX] src/sim/clock_domain.cc -> X86/sim/clock_domain.o
 [     CXX] src/cpu/o3/probe/simple_trace.cc -> X86/cpu/o3/probe/simple_trace.o
 [     CXX] X86/python/_m5/param_X86LocalApic.cc -> .o
 [     CXX] X86/mem/ruby/protocol/ResponseMsg.cc -> .o
 [     CXX] src/sim/power_domain.cc -> X86/sim/power_domain.o
 [     CXX] X86/python/_m5/param_MinorOpClass.cc -> .o
 [     CXX] src/cpu/minor/stats.cc -> X86/cpu/minor/stats.o
 [     CXX] src/mem/cache/prefetch/irregular_stream_buffer.cc -> X86/mem/cache/prefetch/irregular_stream_buffer.o
 [     CXX] src/mem/ruby/structures/BankedArray.cc -> X86/mem/ruby/structures/BankedArray.o
 [     CXX] src/dev/serial/simple.cc -> X86/dev/serial/simple.o
 [     CXX] src/cpu/o3/thread_state.cc -> X86/cpu/o3/thread_state.o
 [     CXX] src/mem/token_port.cc -> X86/mem/token_port.o
 [     CXX] src/cpu/minor/scoreboard.cc -> X86/cpu/minor/scoreboard.o
 [     CXX] src/mem/cache/prefetch/delta_correlating_prediction_tables.cc -> X86/mem/cache/prefetch/delta_correlating_prediction_tables.o
 [     CXX] X86/mem/ruby/protocol/DMA_TBE.cc -> .o
 [     CXX] src/mem/ruby/structures/TimerTable.cc -> X86/mem/ruby/structures/TimerTable.o
 [     CXX] src/dev/pixelpump.cc -> X86/dev/pixelpump.o
 [     CXX] src/cpu/o3/thread_context.cc -> X86/cpu/o3/thread_context.o
 [     CXX] X86/mem/ruby/protocol/RequestMsg.cc -> .o
 [     CXX] src/cpu/minor/pipeline.cc -> X86/cpu/minor/pipeline.o
 [     CXX] src/mem/cache/prefetch/bop.cc -> X86/mem/cache/prefetch/bop.o
 [     CXX] src/mem/ruby/structures/RubyPrefetcher.cc -> X86/mem/ruby/structures/RubyPrefetcher.o
 [     CXX] X86/python/_m5/param_Uart8250.cc -> .o
 [     CXX] X86/python/_m5/param_CreditLink.cc -> .o
 [     CXX] src/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.cc -> X86/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.o
 [     CXX] src/cpu/minor/pipe_data.cc -> X86/cpu/minor/pipe_data.o
 [     CXX] src/mem/cache/prefetch/multi.cc -> X86/mem/cache/prefetch/multi.o
 [     CXX] src/sim/ticked_object.cc -> X86/sim/ticked_object.o
 [     CXX] src/dev/x86/i8042.cc -> X86/dev/x86/i8042.o
 [     CXX] X86/python/_m5/param_SimpleUart.cc -> .o
 [     CXX] X86/python/_m5/param_AbstractMemory.cc -> .o
 [     CXX] X86/python/_m5/param_NetworkLink.cc -> .o
 [     CXX] X86/python/_m5/param_GarnetSyntheticTraffic.cc -> .o
 [     CXX] src/cpu/minor/lsq.cc -> X86/cpu/minor/lsq.o
 [     CXX] X86/python/_m5/param_I8042.cc -> .o
 [     CXX] src/mem/ruby/structures/WireBuffer.cc -> X86/mem/ruby/structures/WireBuffer.o
 [     CXX] src/dev/baddev.cc -> X86/dev/baddev.o
 [     CXX] X86/python/_m5/param_Uart.cc -> .o
 [     CXX] src/cpu/o3/rob.cc -> X86/cpu/o3/rob.o
 [     CXX] src/cpu/minor/func_unit.cc -> X86/cpu/minor/func_unit.o
 [     CXX] src/mem/cache/prefetch/access_map_pattern_matching.cc -> X86/mem/cache/prefetch/access_map_pattern_matching.o
 [     CXX] X86/python/_m5/param_QoSTurnaroundPolicyIdeal.cc -> .o
 [     CXX] X86/python/_m5/param_BadDevice.cc -> .o
 [     CXX] src/mem/ruby/structures/CacheMemory.cc -> X86/mem/ruby/structures/CacheMemory.o
 [     CXX] src/cpu/o3/rename_map.cc -> X86/cpu/o3/rename_map.o
 [     CXX] X86/mem/ruby/protocol/MemoryMsg.cc -> .o
 [     CXX] src/mem/simple_mem.cc -> X86/mem/simple_mem.o
 [     CXX] src/cpu/minor/fetch2.cc -> X86/cpu/minor/fetch2.o
 [     CXX] X86/python/_m5/param_PIFPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_QoSTurnaroundPolicy.cc -> .o
 [     CXX] src/mem/ruby/structures/DirectoryMemory.cc -> X86/mem/ruby/structures/DirectoryMemory.o
 [     CXX] src/arch/x86/linux/syscall_tbl64.cc -> X86/arch/x86/linux/syscall_tbl64.o
 [     CXX] src/cpu/o3/rename.cc -> X86/cpu/o3/rename.o
 [MAKE INC] src/mem/ruby/structures/CacheMemory.hh -> X86/mem/ruby/protocol/CacheMemory.hh
 [     CXX] X86/mem/ruby/protocol/L2Cache_Controller.cc -> .o
 [     CXX] X86/python/_m5/param_DMA_Controller.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_Wakeup.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Wakeup.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_Transitions.cc -> .o
 [     CXX] X86/python/_m5/param_L1Cache_Controller.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Transitions.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L2Cache_Wakeup.cc -> .o
 [     CXX] X86/python/_m5/param_L2Cache_Controller.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L2Cache_Transitions.cc -> .o
 [     CXX] X86/mem/ruby/protocol/L1Cache_Controller.cc -> .o
 [     CXX] X86/mem/ruby/protocol/DMA_Controller.cc -> .o
 [     CXX] src/cpu/testers/rubytest/CheckTable.cc -> X86/cpu/testers/rubytest/CheckTable.o
 [     CXX] src/cpu/minor/fetch1.cc -> X86/cpu/minor/fetch1.o
 [     CXX] X86/python/_m5/param_STeMSPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_RubyWireBuffer.cc -> .o
 [     CXX] src/dev/x86/i8237.cc -> X86/dev/x86/i8237.o
 [     CXX] src/arch/x86/linux/syscall_tbl32.cc -> X86/arch/x86/linux/syscall_tbl32.o
 [     CXX] src/mem/physical.cc -> X86/mem/physical.o
 [     CXX] src/cpu/testers/rubytest/Check.cc -> X86/cpu/testers/rubytest/Check.o
 [     CXX] src/cpu/minor/execute.cc -> X86/cpu/minor/execute.o
 [     CXX] X86/python/_m5/param_SBOOEPrefetcher.cc -> .o
 [     CXX] src/dev/net/etherdevice.cc -> X86/dev/net/etherdevice.o
 [     CXX] X86/python/_m5/param_QoSPropFairPolicy.cc -> .o
 [     CXX] X86/python/_m5/param_I8237.cc -> .o
 [     CXX] X86/python/_m5/param_CpuCluster.cc -> .o
 [     CXX] src/cpu/o3/mem_dep_unit.cc -> X86/cpu/o3/mem_dep_unit.o
 [     CXX] src/mem/ruby/network/Topology.cc -> X86/mem/ruby/network/Topology.o
 [     CXX] src/cpu/testers/rubytest/RubyTester.cc -> X86/cpu/testers/rubytest/RubyTester.o
 [     CXX] src/cpu/minor/dyn_inst.cc -> X86/cpu/minor/dyn_inst.o
 [     CXX] X86/python/_m5/param_ClockedObject.cc -> .o
 [     CXX] X86/python/_m5/param_BOPPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_QoSFixedPriorityPolicy.cc -> .o
 [     CXX] X86/python/_m5/param_RubyPrefetcher.cc -> .o
 [     CXX] src/cpu/o3/lsq_unit.cc -> X86/cpu/o3/lsq_unit.o
 [     CXX] src/mem/ruby/network/Network.cc -> X86/mem/ruby/network/Network.o
 [     CXX] X86/python/_m5/param_RubyTester.cc -> .o
 [     CXX] src/cpu/minor/decode.cc -> X86/cpu/minor/decode.o
 [     CXX] src/arch/x86/linux/se_workload.cc -> X86/arch/x86/linux/se_workload.o
 [     CXX] X86/python/_m5/param_SlimAMPMPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_QoSPolicy.cc -> .o
 [     CXX] X86/python/_m5/param_BaseCPU.cc -> .o
 [     CXX] src/cpu/o3/lsq.cc -> X86/cpu/o3/lsq.o
 [     CXX] src/mem/ruby/network/MessageBuffer.cc -> X86/mem/ruby/network/MessageBuffer.o
 [     CXX] src/cpu/minor/cpu.cc -> X86/cpu/minor/cpu.o
 [     CXX] X86/python/_m5/param_IrregularStreamBufferPrefetcher.cc -> .o
 [     CXX] src/dev/x86/i8254.cc -> X86/dev/x86/i8254.o
 [     CXX] src/cpu/o3/inst_queue.cc -> X86/cpu/o3/inst_queue.o
 [     CXX] src/mem/ruby/network/BasicRouter.cc -> X86/mem/ruby/network/BasicRouter.o
 [     CXX] src/mem/qos/mem_sink.cc -> X86/mem/qos/mem_sink.o
 [     CXX] X86/python/_m5/param_SouthBridge.cc -> .o
 [     CXX] X86/python/_m5/param_QoSMemSinkInterface.cc -> .o
 [     CXX] X86/python/_m5/param_DCPTPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_Sinic.cc -> .o
 [     CXX] X86/python/_m5/param_I8254.cc -> .o
 [     CXX] X86/python/_m5/param_CheckerCPU.cc -> .o
 [     CXX] src/cpu/o3/iew.cc -> X86/cpu/o3/iew.o
 [     CXX] src/mem/ruby/network/BasicLink.cc -> X86/mem/ruby/network/BasicLink.o
 [     CXX] src/mem/qos/mem_ctrl.cc -> X86/mem/qos/mem_ctrl.o
 [     CXX] src/cpu/testers/directedtest/InvalidateGenerator.cc -> X86/cpu/testers/directedtest/InvalidateGenerator.o
 [     CXX] X86/python/_m5/param_DeltaCorrelatingPredictionTables.cc -> .o
 [     CXX] X86/python/_m5/param_NSGigE.cc -> .o
 [     CXX] src/dev/pci/copy_engine.cc -> X86/dev/pci/copy_engine.o
 [     CXX] X86/python/_m5/param_RubyCache.cc -> .o
 [     CXX] X86/python/_m5/param_RubyNetwork.cc -> .o
 [     CXX] src/mem/noncoherent_xbar.cc -> X86/mem/noncoherent_xbar.o
 [     CXX] src/mem/qos/q_policy.cc -> X86/mem/qos/q_policy.o
 [     CXX] src/cpu/testers/directedtest/SeriesRequestGenerator.cc -> X86/cpu/testers/directedtest/SeriesRequestGenerator.o
 [     CXX] src/dev/x86/pc.cc -> X86/dev/x86/pc.o
 [     CXX] X86/python/_m5/param_AMPMPrefetcher.cc -> .o
 [     CXX] X86/python/_m5/param_EtherDevBase.cc -> .o
 [     CXX] X86/python/_m5/param_CopyEngine.cc -> .o
 [     CXX] X86/python/_m5/param_QoSMemSinkCtrl.cc -> .o
 [     CXX] src/dev/dma_virt_device.cc -> X86/dev/dma_virt_device.o
 [     CXX] src/arch/x86/faults.cc -> X86/arch/x86/faults.o
 [     CXX] X86/python/_m5/param_PowerDomain.cc -> .o
 [     CXX] src/mem/nvm_interface.cc -> X86/mem/nvm_interface.o
 [     CXX] src/mem/qos/turnaround_policy_ideal.cc -> X86/mem/qos/turnaround_policy_ideal.o
 [     CXX] src/cpu/testers/directedtest/DirectedGenerator.cc -> X86/cpu/testers/directedtest/DirectedGenerator.o
 [     CXX] src/arch/x86/kvm/x86_cpu.cc -> X86/arch/x86/kvm/x86_cpu.o
 [     CXX] X86/python/_m5/param_AccessMapPatternMatching.cc -> .o
 [     CXX] X86/python/_m5/param_IGbE.cc -> .o
 [     CXX] src/dev/x86/i8259.cc -> X86/dev/x86/i8259.o
 [     CXX] src/dev/dma_device.cc -> X86/dev/dma_device.o
 [     CXX] src/cpu/o3/fetch.cc -> X86/cpu/o3/fetch.o
 [     CXX] X86/mem/ruby/protocol/L2Cache_TBE.cc -> .o
 [     CXX] src/mem/dram_interface.cc -> X86/mem/dram_interface.o
 [     CXX] src/mem/qos/policy_pf.cc -> X86/mem/qos/policy_pf.o
 [     CXX] src/cpu/testers/directedtest/RubyDirectedTester.cc -> X86/cpu/testers/directedtest/RubyDirectedTester.o
 [     CXX] X86/python/_m5/param_X86KvmCPU.cc -> .o
 [     CXX] X86/python/_m5/param_SignaturePathPrefetcherV2.cc -> .o
 [     CXX] X86/python/_m5/param_EtherDevice.cc -> .o
 [     CXX] src/dev/isa_fake.cc -> X86/dev/isa_fake.o
 [     CXX] X86/arch/x86/generated/generic_cpu_exec.cc -> .o
 [     CXX] src/cpu/o3/dyn_inst.cc -> X86/cpu/o3/dyn_inst.o
 [ENUM STR] m5.objects.MessageBuffer, MessageRandomization -> X86/enums/MessageRandomization.cc
 [     CXX] X86/enums/MessageRandomization.cc -> .o
 [SO Param] m5.objects.Directory_Controller, Directory_Controller -> X86/python/_m5/param_Directory_Controller.cc
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> X86/params/MPP_StatisticalCorrector_64KB.hh
 [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> X86/python/_m5/param_PciLegacyIoBar.cc
 [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> X86/params/StatisticalCorrector.hh
 [     CXX] X86/python/_m5/param_PciLegacyIoBar.cc -> .o
 [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> X86/params/Gem5ToTlmBridge128.hh
 [SO Param] m5.objects.Sequencer, RubyPortProxy -> X86/params/RubyPortProxy.hh
 [     CXX] X86/python/_m5/param_TAGE_SC_L_8KB.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_TAGE_8KB.cc -> .o
 [     CXX] src/systemc/tlm_bridge/gem5_to_tlm.cc -> X86/systemc/tlm_bridge/gem5_to_tlm.o
 [     CXX] X86/python/_m5/param_RubyPortProxy.cc -> .o
 [     CXX] src/mem/ruby/system/RubyPortProxy.cc -> X86/mem/ruby/system/RubyPortProxy.o
 [     CXX] X86/python/_m5/param_Gem5ToTlmBridge128.cc -> .o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage_8KB.cc -> X86/cpu/pred/multiperspective_perceptron_tage_8KB.o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc -> .o
 [     CXX] X86/python/_m5/param_TAGE_SC_L.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_StatisticalCorrector.cc -> .o
 [     CXX] src/cpu/pred/tage_sc_l.cc -> X86/cpu/pred/tage_sc_l.o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc -> .o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc -> .o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage.cc -> X86/cpu/pred/multiperspective_perceptron_tage.o
 [     CXX] X86/python/_m5/param_StatisticalCorrector.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_LoopPredictor.cc -> .o
 [     CXX] src/cpu/pred/statistical_corrector.cc -> X86/cpu/pred/statistical_corrector.o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_StatisticalCorrector_64KB.cc -> .o
 [     CXX] src/cpu/pred/tage_sc_l_64KB.cc -> X86/cpu/pred/tage_sc_l_64KB.o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_LoopPredictor_8KB.cc -> .o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_LoopPredictor.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_TAGE.cc -> .o
 [     CXX] src/cpu/pred/multiperspective_perceptron_tage_64KB.cc -> X86/cpu/pred/multiperspective_perceptron_tage_64KB.o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc -> .o
 [     CXX] X86/python/_m5/param_MultiperspectivePerceptronTAGE.cc -> .o
 [     CXX] src/cpu/pred/tage_sc_l_8KB.cc -> X86/cpu/pred/tage_sc_l_8KB.o
 [     CXX] X86/python/_m5/param_TAGE_SC_L_TAGE.cc -> .o
 [SO Param] m5.objects.GarnetLink, GarnetIntLink -> X86/params/GarnetIntLink.hh
 [SO Param] m5.objects.X86ISA, X86ISA -> X86/params/X86ISA.hh
 [     CXX] X86/python/_m5/param_GarnetExtLink.cc -> .o
 [     CXX] X86/python/_m5/param_X86ISA.cc -> .o
 [     CXX] src/arch/x86/isa.cc -> X86/arch/x86/isa.o
 [     CXX] src/mem/ruby/network/garnet/NetworkBridge.cc -> X86/mem/ruby/network/garnet/NetworkBridge.o
 [     CXX] X86/python/_m5/param_GarnetIntLink.cc -> .o
 [     CXX] X86/python/_m5/param_NetworkBridge.cc -> .o
 [     CXX] src/mem/ruby/network/garnet/GarnetNetwork.cc -> X86/mem/ruby/network/garnet/GarnetNetwork.o
 [     CXX] src/mem/ruby/network/garnet/GarnetLink.cc -> X86/mem/ruby/network/garnet/GarnetLink.o
 [SO Param] m5.objects.Prefetcher, StridePrefetcher -> X86/params/StridePrefetcher.hh
 [ENUM STR] m5.objects.Cache, Clusivity -> X86/enums/Clusivity.cc
 [SO Param] m5.objects.Compressors, Base16Delta8 -> X86/python/_m5/param_Base16Delta8.cc
 [     CXX] X86/enums/Clusivity.cc -> .o
 [     CXX] X86/python/_m5/param_Base16Delta8.cc -> .o
 [     CXX] X86/python/_m5/param_StridePrefetcher.cc -> .o
 [     CXX] src/mem/cache/prefetch/stride.cc -> X86/mem/cache/prefetch/stride.o
 [SO Param] m5.objects.CPUTracers, NativeTrace -> X86/params/NativeTrace.hh
 [     CXX] src/cpu/nativetrace.cc -> X86/cpu/nativetrace.o
 [     CXX] src/arch/x86/nativetrace.cc -> X86/arch/x86/nativetrace.o
 [     CXX] X86/python/_m5/param_X86NativeTrace.cc -> .o
 [     CXX] X86/python/_m5/param_NativeTrace.cc -> .o
 [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> X86/params/HeteroMemCtrl.hh
 [SO Param] m5.objects.Ide, IdeController -> X86/params/IdeController.hh
 [SO Param] m5.objects.BranchPredictor, BiModeBP -> X86/python/_m5/param_BiModeBP.cc
 [     CXX] src/mem/hetero_mem_ctrl.cc -> X86/mem/hetero_mem_ctrl.o
 [     CXX] X86/python/_m5/param_HeteroMemCtrl.cc -> .o
 [     CXX] X86/python/_m5/param_IdeDisk.cc -> .o
 [     CXX] src/dev/storage/ide_disk.cc -> X86/dev/storage/ide_disk.o
 [     CXX] X86/python/_m5/param_BiModeBP.cc -> .o
 [     CXX] src/dev/x86/ide_ctrl.cc -> X86/dev/x86/ide_ctrl.o
 [     CXX] src/dev/storage/ide_ctrl.cc -> X86/dev/storage/ide_ctrl.o
 [     CXX] X86/python/_m5/param_X86IdeController.cc -> .o
 [     CXX] X86/python/_m5/param_IdeController.cc -> .o
 [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> X86/params/BaseAtomicSimpleCPU.hh
 [     CXX] X86/python/_m5/param_BaseNonCachingSimpleCPU.cc -> .o
 [     CXX] src/cpu/simple/noncaching.cc -> X86/cpu/simple/noncaching.o
 [     CXX] src/cpu/simple/atomic.cc -> X86/cpu/simple/atomic.o
 [     CXX] X86/python/_m5/param_BaseAtomicSimpleCPU.cc -> .o
 [SO Param] m5.objects.SMBios, X86SMBiosSMBiosTable -> X86/python/_m5/param_X86SMBiosSMBiosTable.cc
 [SO Param] m5.objects.Directory_Controller, Directory_Controller -> X86/params/Directory_Controller.hh
 [SO Param] m5.objects.CommMonitor, CommMonitor -> X86/python/_m5/param_CommMonitor.cc
 [     CXX] X86/python/_m5/param_X86SMBiosSMBiosTable.cc -> .o
 [     CXX] X86/mem/ruby/protocol/MachineType.cc -> .o
 [     CXX] X86/python/_m5/param_Directory_Controller.cc -> .o
 [     CXX] X86/python/_m5/param_CommMonitor.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_Wakeup.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_Controller.cc -> .o
 [     CXX] X86/mem/ruby/protocol/Directory_Transitions.cc -> .o
 [SO Param] m5.objects.ACPI, X86ACPIMadtNMI -> X86/params/X86ACPIMadtNMI.hh
 [     CXX] X86/python/_m5/param_X86ACPIMadtLAPICOverride.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIRSDT.cc -> .o
 [     CXX] src/arch/x86/fs_workload.cc -> X86/arch/x86/fs_workload.o
 [     CXX] X86/python/_m5/param_X86FsWorkload.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIMadtNMI.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPISysDescTable.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIMadtIntSourceOverride.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIMadtIOAPIC.cc -> .o
 [     CXX] src/arch/x86/bios/acpi.cc -> X86/arch/x86/bios/acpi.o
 [     CXX] X86/python/_m5/param_X86ACPIMadtRecord.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIMadtLAPIC.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIRSDP.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIXSDT.cc -> .o
 [     CXX] X86/python/_m5/param_X86ACPIMadt.cc -> .o
 [SO Param] m5.objects.MemChecker, MemChecker -> X86/python/_m5/param_MemChecker.cc
 [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> X86/params/BloomFilterPerfect.hh
 [     CXX] X86/python/_m5/param_MemChecker.cc -> .o
 [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> X86/python/_m5/param_MPP_StatisticalCorrector_8KB.cc
 [     CXX] src/base/filters/perfect_bloom_filter.cc -> X86/base/filters/perfect_bloom_filter.o
 [     CXX] X86/python/_m5/param_BloomFilterPerfect.cc -> .o
 [     CXX] X86/python/_m5/param_MPP_StatisticalCorrector_8KB.cc -> .o
 [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> X86/params/ThermalCapacitor.hh
 [SO Param] m5.objects.IntelMP, X86IntelMPIOAPIC -> X86/params/X86IntelMPIOAPIC.hh
 [SO Param] m5.objects.SimpleMemory, SimpleMemory -> X86/python/_m5/param_SimpleMemory.cc
 [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> X86/python/_m5/param_TAGE_SC_L_64KB.cc
 [     CXX] X86/python/_m5/param_ThermalCapacitor.cc -> .o
 [     CXX] src/arch/x86/bios/intelmp.cc -> X86/arch/x86/bios/intelmp.o
 [     CXX] X86/python/_m5/param_SimpleMemory.cc -> .o
 [     CXX] X86/python/_m5/param_X86IntelMPIOAPIC.cc -> .o
 [     CXX] src/sim/power/thermal_model.cc -> X86/sim/power/thermal_model.o
 [SO Param] m5.objects.Tags, BaseTags -> X86/params/BaseTags.hh
 [     CXX] X86/python/_m5/param_TAGE_SC_L_64KB.cc -> .o
 [     CXX] X86/python/_m5/param_BaseTags.cc -> .o
 [     CXX] src/mem/cache/base.cc -> X86/mem/cache/base.o
 [     CXX] X86/python/_m5/param_CompressedTags.cc -> .o
 [     CXX] src/mem/cache/compressors/frequent_values.cc -> X86/mem/cache/compressors/frequent_values.o
 [     CXX] src/mem/cache/noncoherent_cache.cc -> X86/mem/cache/noncoherent_cache.o
 [     CXX] src/mem/cache/prefetch/queued.cc -> X86/mem/cache/prefetch/queued.o
 [     CXX] src/mem/cache/tags/sector_tags.cc -> X86/mem/cache/tags/sector_tags.o
 [     CXX] src/mem/cache/tags/base_set_assoc.cc -> X86/mem/cache/tags/base_set_assoc.o
 [     CXX] src/mem/cache/prefetch/base.cc -> X86/mem/cache/prefetch/base.o
 [     CXX] X86/python/_m5/param_BaseCache.cc -> .o
 [     CXX] src/mem/cache/tags/fa_lru.cc -> X86/mem/cache/tags/fa_lru.o
 [     CXX] X86/python/_m5/param_SectorTags.cc -> .o
 [     CXX] src/mem/cache/compressors/base.cc -> X86/mem/cache/compressors/base.o
 [     CXX] src/mem/cache/tags/base.cc -> X86/mem/cache/tags/base.o
 [     CXX] src/mem/cache/write_queue_entry.cc -> X86/mem/cache/write_queue_entry.o
 [     CXX] X86/python/_m5/param_WriteAllocator.cc -> .o
 [     CXX] src/mem/cache/mshr.cc -> X86/mem/cache/mshr.o
 [     CXX] X86/python/_m5/param_NoncoherentCache.cc -> .o
 [     CXX] X86/python/_m5/param_BaseSetAssoc.cc -> .o
 [     CXX] src/mem/cache/prefetch/indirect_memory.cc -> X86/mem/cache/prefetch/indirect_memory.o
 [     CXX] src/mem/cache/cache.cc -> X86/mem/cache/cache.o
 [     CXX] X86/python/_m5/param_FALRU.cc -> .o
 [     CXX] src/mem/cache/tags/compressed_tags.cc -> X86/mem/cache/tags/compressed_tags.o
 [     CXX] X86/python/_m5/param_FrequentValuesCompressor.cc -> .o
 [     CXX] X86/python/_m5/param_Cache.cc -> .o
 [     CXX] src/base/date.cc -> X86/base/date.o
 [    LINK]  -> X86/gem5.opt
scons: done building targets.
*** Summary of Warnings ***
Warning: Header file <png.h> not found.
         This host has no libpng library.
         Disabling support for PNG framebuffers.
Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support.
Warning: While checking protoc version: [Errno 2] No such file or directory:
         'protoc'
Warning: Protocol buffer compiler (protoc) not found.
         Please install protobuf-compiler for tracing support.
642 s
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hhsrc/base/statistics.hh::279279: : warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.ccsrc/mem/dram_interface.cc:418:: 690warn: Sockets disabled, not accepting gdb connections
: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hhwarn: No dot file generated. Please install pydot to generate the dot file and pdf.
:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58236
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_512_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58221
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_128_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58194
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58185
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=128kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58241
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=8 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58248
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=4 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58250
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=4 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.ccsrc/sim/simulate.cc::194194: : info: Entering event queue @ 0.  Starting simulation...
info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58197
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_1_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58146
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58192
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Global frequency set at 1000000000000 ticks per second
Length distribution mean: 325
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58187
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58202
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Length distribution s.d.: 200
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58220
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_32_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=32MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58218
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_2_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=2MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58243
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=4 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Number of samples:        5000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58186
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58247
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/simulate.cc:194gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58245
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=8 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58191
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58244
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
: random seed:              1000000000
info: Entering event queue @ 0.  Starting simulation...
Freely distributed under the GNU General Public License (GPL)
Length distribution mean: 325
src/sim/simulate.ccsrc/sim/mem_state.cc:194src/sim/mem_state.cc: :info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]
443:: - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.ccHMMER 2.3 (May 2003)
443info: Increasing stack size by one page.
: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cchmmcalibrate -- calibrate HMM search statistics
:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
:- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58179
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/simulate.cchmmcalibrate -- calibrate HMM search statistics
:194: gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58233
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_64_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
hmmcalibrate -- calibrate HMM search statistics

src/sim/mem_state.ccsrc/base/statistics.hh:443: :info: Increasing stack size by one page.
279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Length distribution s.d.: 200
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58144
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=2kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
src/sim/simulate.cchmmcalibrate -- calibrate HMM search statistics
:HMMER 2.3 (May 2003)
194HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58242
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58189
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58161
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=16kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58147
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
random seed:              1000000000
src/sim/mem_state.cc:Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58251
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58246
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_16_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=16MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Freely distributed under the GNU General Public License (GPL)
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/simulate.cc:194hmmcalibrate -- calibrate HMM search statistics
: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution s.d.: 200
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58235
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_256_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.ccsrc/sim/mem_state.cc:- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
443:: 443Number of samples:        5000
: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:HMMER 2.3 (May 2003)
443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58238
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=8 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...

HMMER 2.3 (May 2003)
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58162
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=64kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58133
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=4kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
src/base/remote_gdb.cchistogram(s) saved to:    [not saved]
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.ccHMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
:HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/mem_state.cc:HMMER 2.3 (May 2003)
443hmmcalibrate -- calibrate HMM search statistics
:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
443Freely distributed under the GNU General Public License (GPL)
: info: Increasing stack size by one page.
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
: - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
info: Increasing stack size by one page.
src/sim/mem_state.ccCopyright (C) 1992-2003 HHMI/Washington University School of Medicine
:443: Length distribution mean: 325
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58213
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_8_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
src/sim/simulate.cc:194HMMER 2.3 (May 2003)
: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58239
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58160
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=32kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
Number of samples:        5000
Length distribution mean: 325
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Length distribution mean: 325
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58212
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_4_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=4MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
hmmcalibrate -- calibrate HMM search statistics
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
info: Increasing stack size by one page.
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics

Freely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
random seed:              1000000000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
src/sim/mem_state.ccHMMER 2.3 (May 2003)
:HMMER 2.3 (May 2003)
443: Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.ccinfo: Increasing stack size by one page.
:443: Length distribution s.d.: 200
info: Increasing stack size by one page.
Length distribution s.d.: 200
Length distribution s.d.: 200
src/sim/mem_state.cc:src/sim/mem_state.cc443: :HMMER 2.3 (May 2003)
info: Increasing stack size by one page.
443- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
Length distribution s.d.: 200
Length distribution s.d.: 200
Length distribution s.d.: 200
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
: Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
Number of samples:        5000
Number of samples:        5000
histogram(s) saved to:    [not saved]
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58216
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_64_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=64MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Number of samples:        5000
Number of samples:        5000
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/simulate.cchmmcalibrate -- calibrate HMM search statistics
:194: - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
histogram(s) saved to:    [not saved]
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
histogram(s) saved to:    [not saved]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58228
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_32_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
histogram(s) saved to:    [not saved]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
src/sim/simulate.ccNumber of samples:        5000
:194histogram(s) saved to:    [not saved]
HMMER 2.3 (May 2003)
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Number of samples:        5000
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58237
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_16_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
443: Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
info: Increasing stack size by one page.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/simulate.ccLength distribution mean: 325
:194Length distribution mean: 325
: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm


HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
: info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
random seed:              1000000000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58252
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325

Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)


random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
src/sim/mem_state.ccHMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
:Length distribution mean: 325
random seed:              1000000000
Length distribution s.d.: 200
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution s.d.: 200
Length distribution s.d.: 200
Length distribution s.d.: 200
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.ccLength distribution mean: 325
:histogram(s) saved to:    [not saved]
443Length distribution mean: 325

Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
443- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution s.d.: 200
: info: Increasing stack size by one page.
Number of samples:        5000
Number of samples:        5000
Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
Length distribution mean: 325
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
Length distribution mean: 325
Number of samples:        5000
Length distribution s.d.: 200

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
Length distribution s.d.: 200
random seed:              1000000000
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
Length distribution s.d.: 200
Length distribution mean: 325
Number of samples:        5000

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
random seed:              1000000000
Length distribution mean: 325
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
Length distribution mean: 325
Number of samples:        5000
histogram(s) saved to:    [not saved]

histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
histogram(s) saved to:    [not saved]
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
random seed:              1000000000
Number of samples:        5000
histogram(s) saved to:    [not saved]
Number of samples:        5000
Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
random seed:              1000000000
random seed:              1000000000
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
Number of samples:        5000
Length distribution mean: 325
Number of samples:        5000
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
HMMER 2.3 (May 2003)
Number of samples:        5000
random seed:              1000000000
random seed:              1000000000


histogram(s) saved to:    [not saved]
random seed:              1000000000

Number of samples:        5000
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
Number of samples:        5000
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

histogram(s) saved to:    [not saved]
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
Number of samples:        5000

random seed:              1000000000
random seed:              1000000000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine

src/base/remote_gdb.ccFreely distributed under the GNU General Public License (GPL)
:418random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000

Length distribution s.d.: 200

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
: histogram(s) saved to:    [not saved]
warn: Sockets disabled, not accepting gdb connections
random seed:              1000000000
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]


Number of samples:        5000
Number of samples:        5000

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine

Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000

random seed:              1000000000
random seed:              1000000000

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Length distribution mean: 325

Length distribution mean: 325
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
Number of samples:        5000
histogram(s) saved to:    [not saved]
Length distribution mean: 325
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
random seed:              1000000000
Length distribution s.d.: 200
random seed:              1000000000
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -


random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58229
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_128_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=128MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:26:13
gem5 executing on ip-172-31-39-215, pid 58219
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_8_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Exiting @ tick 97515071500 because a thread reached the max instruction count
Exiting @ tick 96388526500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:05
gem5 executing on ip-172-31-39-215, pid 58253
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=4 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:06
gem5 executing on ip-172-31-39-215, pid 58254
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=4 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 96920559500 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:07
gem5 executing on ip-172-31-39-215, pid 58255
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 97515071500 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:09
gem5 executing on ip-172-31-39-215, pid 58256
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:09
gem5 executing on ip-172-31-39-215, pid 58257
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_128_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=128MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:09
gem5 executing on ip-172-31-39-215, pid 58258
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97629200000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:22
gem5 executing on ip-172-31-39-215, pid 58259
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97442202000 because a thread reached the max instruction count
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:28
gem5 executing on ip-172-31-39-215, pid 58260
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=16kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 95789600000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:28
gem5 executing on ip-172-31-39-215, pid 58261
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:29
gem5 executing on ip-172-31-39-215, pid 58262
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 96343887500 because a thread reached the max instruction count
Exiting @ tick 102629676000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:32
gem5 executing on ip-172-31-39-215, pid 58263
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:33
gem5 executing on ip-172-31-39-215, pid 58265
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_512_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:33
gem5 executing on ip-172-31-39-215, pid 58264
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=8 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:34
gem5 executing on ip-172-31-39-215, pid 58266
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_4_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=4MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 98695166500 because a thread reached the max instruction count
Exiting @ tick 97515071500 because a thread reached the max instruction count
Exiting @ tick 97515071500 because a thread reached the max instruction count
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:35
gem5 executing on ip-172-31-39-215, pid 58268
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:35
gem5 executing on ip-172-31-39-215, pid 58267
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_256_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 96066340000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:35
gem5 executing on ip-172-31-39-215, pid 58271
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_32_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=32MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97420770500 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:35
gem5 executing on ip-172-31-39-215, pid 58269
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_2_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=2MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:36
gem5 executing on ip-172-31-39-215, pid 58270
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_64_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=64MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 97515071500 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 97515071500 because a thread reached the max instruction count
Exiting @ tick 97523180000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:36
gem5 executing on ip-172-31-39-215, pid 58272
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97502209500 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:37
gem5 executing on ip-172-31-39-215, pid 58273
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=32kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 97496345000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 97419018500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:37
gem5 executing on ip-172-31-39-215, pid 58274
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=8 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:37
gem5 executing on ip-172-31-39-215, pid 58275
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_1_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:37
gem5 executing on ip-172-31-39-215, pid 58276
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 97515071500 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:38
gem5 executing on ip-172-31-39-215, pid 58277
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=4 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:38
gem5 executing on ip-172-31-39-215, pid 58279
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=8 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:38
gem5 executing on ip-172-31-39-215, pid 58278
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=64kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:39
gem5 executing on ip-172-31-39-215, pid 58280
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_16_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=16MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
Exiting @ tick 98316875500 because a thread reached the max instruction count
Exiting @ tick 100666954000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hhwarn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:41
gem5 executing on ip-172-31-39-215, pid 58281
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L2_Size_8_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:41
gem5 executing on ip-172-31-39-215, pid 58282
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_32_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97515071500 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:41
gem5 executing on ip-172-31-39-215, pid 58283
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_16_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 104463349500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:42
gem5 executing on ip-172-31-39-215, pid 58284
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_64_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:43
gem5 executing on ip-172-31-39-215, pid 58285
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 104224873000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 97415615500 because a thread reached the max instruction count
Exiting @ tick 96231094500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:45
gem5 executing on ip-172-31-39-215, pid 58286
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_8_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:46
gem5 executing on ip-172-31-39-215, pid 58287
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=128kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:47
gem5 executing on ip-172-31-39-215, pid 58288
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 99593721000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:48
gem5 executing on ip-172-31-39-215, pid 58289
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 118830095000 because a thread reached the max instruction count
Exiting @ tick 109263664000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:50
gem5 executing on ip-172-31-39-215, pid 58290
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 104021459000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 97648919500 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:51
gem5 executing on ip-172-31-39-215, pid 58291
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1D_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 125913336000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:52
gem5 executing on ip-172-31-39-215, pid 58292
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=2kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:52
gem5 executing on ip-172-31-39-215, pid 58293
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Cacheline_128_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=8kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:28:53
gem5 executing on ip-172-31-39-215, pid 58294
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 97639054000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 24 2023 00:29:00
gem5 executing on ip-172-31-39-215, pid 58295
command line: ../../../gem5/build/X86/gem5.opt -d ../output/L1I_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=4kB --l2_size=8MB --l1d_assoc=2 --l1i_assoc=2 --l2_assoc=2 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |
    |    | *N |    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *P |  +----+----+----+----+----+----+----+----+
 *P |8 |    | *R |
  +----+----+----+----+----+----+----+----+
    |6 |    | *P |    |    | *K |    | *B |    |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |    |    | *N |    |    | *P | *P |  P | *P | *P |    |    |
  +----+----+----+----+----+----+----+----+
    |6 | *Q | *P |
  +----+----+----+----+----+----+----+----+
    |4 |    |  P |    | *P |    |    |    |    |    |  N | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |    |    |
  +----+----+----+----+----+----+----+----+
    |3 | *P |    |  P |    | *P |    |    |  B |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
  P |4 |  P |  P |
  +----+----+----+----+----+----+----+----+
 *P |2 |    |    |    |  P |  N |  Q |    |    |    |    |    |  P |
  +----+----+----+----+----+----+----+----+
    |3 |    |    |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R |  B |    |    |    |    |    |  P |  P |  K |    |
  +----+----+----+----+----+----+----+----+
    |2 |  R |    |  P |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

  Q |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |Searching to 10 ply
  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 322057733500 because a thread reached the max instruction count
368 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |Exiting @ tick 238080017500 because a thread reached the max instruction count
    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |378 s
    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |Opening phase.
  +----+----+----+----+----+----+----+----+
5 |    |    |
 *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |Time for move : 1000000
 *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    |
 *Q |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
  +----+----+----+----+----+----+----+----+
4 |  P |8 | *P | *R |    |    |    |    |  N |    |    | *K |    | *B |    |    |
  +----+----+----+----+----+----+----+----+
 *R |3 |
  +----+----+----+----+----+----+----+----+
    |7 |    |    |    |    |  B |    |    | *N |    |    |  P | *P |  P | *P |
  +----+----+----+----+----+----+----+----+
    |2 |
  +----+----+----+----+----+----+----+----+
    |6 |  P | *P |  Q |    |    |    |    |    |  P |    |    |    | *P |    |    |
  +----+----+----+----+----+----+----+----+
5 |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R | *P |    |  P |    | *P |    |    |  K |    |    | *Q |    |  R |
  +----+----+----+----+----+----+----+----+
4 |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

  P |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

 *P |    |Searching to 10 ply
    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |Exiting @ tick 556123577500 because a thread reached the max instruction count
  P | *P |    |    | *Q |

  +----+----+----+----+----+----+----+----+
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
4 |  +----+----+----+----+----+----+----+----+
  P |8 | *P | *R |    |    |    |    |  N |    |    | *K |    |    |
  +----+----+----+----+----+----+----+----+
 *B |3 |    |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
  B |7 |    |    |    |    |  P |    |  P | *N |    |
  +----+----+----+----+----+----+----+----+
 *P |2 | *P |    |  P |    |  Q |
  +----+----+----+----+----+----+----+----+
    |6 |    | *P |  P |    |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R |    | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |  K |    |    |    |    |  R | *P |  P |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

 *P |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |Searching to 10 ply
 *Q |
  +----+----+----+----+----+----+----+----+
400 s
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |Opening phase.  R |    |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  K |Time for move : 1000000
    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |
  R |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
Opening phase.5 |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |Time for move : 1000000
 *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |
  P |
  +----+----+----+----+----+----+----+----+
2 |    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |  +----+----+----+----+----+----+----+----+
  Q |8 |    |    | *R |    |  P |    |    |    |    | *K |
  +----+----+----+----+----+----+----+----+
 *B |1 |    |  R |    | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 |  K |    |    |    |    |    | *N |  R |    |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

 *P |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

 *P |    |Searching to 10 ply

  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
  +----+----+----+----+----+----+----+----+
3 |8 |    |    | *R |    |    |  B |    |    |    |Opening phase. *K |    |
 *B |  P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  P |Time for move : 1000000
 *R |
  +----+----+----+----+----+----+----+----+
2 |
  +----+----+----+----+----+----+----+----+
    |7 |  P |    |    |  Q |    |    |    | *N |  P |    |    | *P |    | *P |
  +----+----+----+----+----+----+----+----+
    |1 |
  +----+----+----+----+----+----+----+----+
  R |6 |    | *P |    |    |    |    |  K |    |    |    |    |    |  R |    |
  +----+----+----+----+----+----+----+----+
 *P |
     a    b    c    d    e    f    g    h


  +----+----+----+----+----+----+----+----+
EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

5 |    |Searching to 10 ply
    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+

3 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+
    |
    |  B |    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |8 |  +----+----+----+----+----+----+----+----+
  P | *R |  P |8 |    |
  +----+----+----+----+----+----+----+----+
 *R |    |2 |    |    |    |    | *K |  P |    | *B |  Q | *K |    |    | *B | *R |    |    |
  +----+----+----+----+----+----+----+----+
  P | *R |    |7 |
  +----+----+----+----+----+----+----+----+
    |    |7 |    |

  +----+----+----+----+----+----+----+----+
    |Opening phase.    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
1 | *N |
  +----+----+----+----+----+----+----+----+
    |  R |    | *P |    | *N |src/sim/mem_state.cc    |:443 *P |:     |8 |info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |    | *P |Time for move : 1000000
  K |
  +----+----+----+----+----+----+----+----+
 *P |    |    |6 | *R |    | *P |
  +----+----+----+----+----+----+----+----+
  R |    |6 | *P |
  +----+----+----+----+----+----+----+----+
    |    |    |
     a    b    c    d    e    f    g    h

    |    |    |    |    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |    | *K |    |Searching to 10 ply
    | *B |    |    | *P | *R |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
5 | *P |    |7 |
  +----+----+----+----+----+----+----+----+
    |    |5 | *P |    |    |  P |    | *N |    | *P |    | *P |    | *P |  P |    | *P | *P | *Q |    |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
    |4 |6 |  P | *P |    | *P |    | *Q |    |    |    |
  +----+----+----+----+----+----+----+----+
    |  N |4 |    |    |    |  P |    |    |    | *P | *P |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
    |5 |    |3 |    |    |  N |    | *P |    |  P |    | *P |    |    |    |  B |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
3 |4 |    |  P |    |  P | *P |  P |    |    |    |    |
  +----+----+----+----+----+----+----+----+
  N |  B |    |2 |    |    |    |
  +----+----+----+----+----+----+----+----+
    |3 |  P |    |  Q |    |    |    |    |Opening phase.    |  B |  P |
    |    |src/sim/mem_state.cc  P |:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |Time for move : 1000000
  P |    |  P |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
2 |2 |    |1 |    |  R |  P |  P |    |  Q |  Q |    |    |    |    |    |  K |    |  P |    |  P |    |    |    |    |  R |    |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
1 |
  +----+----+----+----+----+----+----+----+
1 |
     a    b    c    d    e    f    g    h

  R |  R |    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |    |Searching to 10 ply
  K |    |    |    |    |  R |  K |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |Searching to 10 ply
  R |
  +----+----+----+----+----+----+----+----+
Exiting @ tick 650346159500 because a thread reached the max instruction count

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
407 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |
  K |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+
    |  R |8 |
  +----+----+----+----+----+----+----+----+
 *R |
     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |Searching to 10 ply
 *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    |
 *N |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+
 *P | *P |8 |    | *R |
  +----+----+----+----+----+----+----+----+
    |6 |    | *P |    |    | *K |    | *B |    |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 | *P |    |
  +----+----+----+----+----+----+----+----+
    |Opening phase.5 |    |    | *N |    |    | *P | *P |
  P | *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *P |    |Time for move : 1000000
    |
  +----+----+----+----+----+----+----+----+
    |6 | *Q | *P |
  +----+----+----+----+----+----+----+----+
    |4 |    |  P |    | *P |    |    |    |    |    |  N | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |    |    |
  +----+----+----+----+----+----+----+----+
    |3 | *P |    |  P |    | *P |    |    |  B |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
  P |4 |  P |  P |
  +----+----+----+----+----+----+----+----+
 *P |2 |    |    |    |  P |  N |  Q |    |    |    |    |    |  P |
  +----+----+----+----+----+----+----+----+
    |3 |    |    |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R |  B |    |    |    |    |    |  P |  K |  P |    |
  +----+----+----+----+----+----+----+----+
    |2 |  R |    |
  +----+----+----+----+----+----+----+----+
  P |
     a    b    c    d    e    f    g    h

  Q |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |Searching to 10 ply
  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 651475280500 because a thread reached the max instruction count
421 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 650408471500 because a thread reached the max instruction count
423 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    |Opening phase. *N |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *P |Time for move : 1000000
 *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    |Exiting @ tick 422581677500 because a thread reached the max instruction count
 *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P |426 s
 *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 650491155500 because a thread reached the max instruction count
427 s
Exiting @ tick 650491155500 because a thread reached the max instruction count
432 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 650255668500 because a thread reached the max instruction count
437 s
Exiting @ tick 651062516500 because a thread reached the max instruction count
439 s
Exiting @ tick 650491155500 because a thread reached the max instruction count
440 s
Exiting @ tick 650355790500 because a thread reached the max instruction count
440 s
Exiting @ tick 650491155500 because a thread reached the max instruction count
442 s
Exiting @ tick 649873666500 because a thread reached the max instruction count
444 s
Exiting @ tick 650408471500 because a thread reached the max instruction count
446 s
Exiting @ tick 650752889500 because a thread reached the max instruction count
Exiting @ tick 651679052500 because a thread reached the max instruction count
446 s
446 s
Exiting @ tick 645183341500 because a thread reached the max instruction count
447 s
Exiting @ tick 650264255500 because a thread reached the max instruction count
447 s
Exiting @ tick 651511772500 because a thread reached the max instruction count
447 s
Exiting @ tick 651440544500 because a thread reached the max instruction count
448 s
Exiting @ tick 651440544500 because a thread reached the max instruction count
448 s
Exiting @ tick 650841537500 because a thread reached the max instruction count
Exiting @ tick 650491155500 because a thread reached the max instruction count
449 s
449 s
Exiting @ tick 650491155500 because a thread reached the max instruction count
451 s
Exiting @ tick 648104797500 because a thread reached the max instruction count
451 s
Exiting @ tick 650856575500 because a thread reached the max instruction count
452 s
Exiting @ tick 650939759500 because a thread reached the max instruction count
452 s
Exiting @ tick 650491155500 because a thread reached the max instruction count
Exiting @ tick 650864063500 because a thread reached the max instruction count
453 s
453 s
Exiting @ tick 652674564500 because a thread reached the max instruction count
453 s
Exiting @ tick 649693746500 because a thread reached the max instruction count
454 s
Exiting @ tick 650694755500 because a thread reached the max instruction count
454 s
Exiting @ tick 651004514500 because a thread reached the max instruction count
Exiting @ tick 650156970500 because a thread reached the max instruction count
455 s
455 s
Exiting @ tick 650607028500 because a thread reached the max instruction count
455 s
Exiting @ tick 650743574500 because a thread reached the max instruction count
457 s
Exiting @ tick 651440544500 because a thread reached the max instruction count
457 s
Exiting @ tick 650774719500 because a thread reached the max instruction count
462 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 1138255631500 because a thread reached the max instruction count
493 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 2106712883500 because a thread reached the max instruction count
594 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 1681071363500 because a thread reached the max instruction count
675 s
