Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 21 19:08:51 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LuckyNumberGame_control_sets_placed.rpt
| Design       : LuckyNumberGame
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             164 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                          Enable Signal                                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                                | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/p_8_out[0]                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/p_8_out[3]                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/p_8_out[2]                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/p_8_out[1]                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  Q_reg_i_1_n_0 |                                                                                                |                  |                7 |             12 |         1.71 |
|  Q_reg_i_1_n_0 |                                                                                                | rst_IBUF         |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/counter_pressed_hold_button[1][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/counter_pressed_hold_button[2][31]_i_1_n_0 | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/counter_pressed_hold_button[0][31]_i_1_n_0 | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | fsm_for_button_state_inst/read_button_debounce_inst/counter_pressed_hold_button[3][31]_i_1_n_0 | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | frequency_for_button_read_inst/counter_0                                                       | rst_IBUF         |               12 |             32 |         2.67 |
+----------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


