Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan 25 10:48:02 2019
| Host         : ocaepc56 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1253 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.439        0.000                      0                 2974        0.019        0.000                      0                 2974        2.000        0.000                       0                  1410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
cam_clk_pin                        {0.000 20.000}       40.000          25.000          
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
pl_clk                             {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_clk_pin                             25.812        0.000                      0                  203        0.067        0.000                      0                  203       19.500        0.000                       0                   151  
pl_clk                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         21.439        0.000                      0                 2353        0.179        0.000                      0                 2353       19.020        0.000                       0                  1255  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       21.452        0.000                      0                 2353        0.179        0.000                      0                 2353       19.020        0.000                       0                  1255  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cam_clk_pin                      clk_out1_design_1_clk_wiz_0_0         26.025        0.000                      0                  418        2.272        0.000                      0                  418  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         21.439        0.000                      0                 2353        0.019        0.000                      0                 2353  
cam_clk_pin                      clk_out1_design_1_clk_wiz_0_0_1       26.038        0.000                      0                  418        2.285        0.000                      0                  418  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       21.439        0.000                      0                 2353        0.019        0.000                      0                 2353  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_clk_pin
  To Clock:  cam_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       25.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.812ns  (required time - arrival time)
  Source:                 CAMERA_DATA[5]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.481ns (49.356%)  route 0.493ns (50.644%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 41.872 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    U17                                               0.000    15.000 r  CAMERA_DATA[5] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[5]
    U17                  IBUF (Prop_ibuf_I_O)         0.481    15.481 r  CAMERA_DATA_IBUF[5]_inst/O
                         net (fo=1, routed)           0.493    15.974    cam/CAMERA_DATA[5]
    SLICE_X42Y38         FDRE                                         r  cam/camera_tmp_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590    41.872    cam/cam_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  cam/camera_tmp_reg[data][5]/C
                         clock pessimism              0.000    41.872    
                         clock uncertainty           -0.035    41.836    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)       -0.051    41.785    cam/camera_tmp_reg[data][5]
  -------------------------------------------------------------------
                         required time                         41.785    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                 25.812    

Slack (MET) :             25.833ns  (required time - arrival time)
  Source:                 CAMERA_VS
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[vs]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.517ns (53.814%)  route 0.443ns (46.186%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 41.867 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    U14                                               0.000    15.000 r  CAMERA_VS (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_VS
    U14                  IBUF (Prop_ibuf_I_O)         0.517    15.517 r  CAMERA_VS_IBUF_inst/O
                         net (fo=1, routed)           0.443    15.960    cam/CAMERA_VS
    SLICE_X42Y31         FDRE                                         r  cam/camera_tmp_reg[vs]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585    41.867    cam/cam_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  cam/camera_tmp_reg[vs]/C
                         clock pessimism              0.000    41.867    
                         clock uncertainty           -0.035    41.831    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)       -0.038    41.793    cam/camera_tmp_reg[vs]
  -------------------------------------------------------------------
                         required time                         41.793    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 25.833    

Slack (MET) :             25.834ns  (required time - arrival time)
  Source:                 CAMERA_DATA[6]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.413ns (43.739%)  route 0.532ns (56.261%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 41.866 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    T17                                               0.000    15.000 r  CAMERA_DATA[6] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[6]
    T17                  IBUF (Prop_ibuf_I_O)         0.413    15.413 r  CAMERA_DATA_IBUF[6]_inst/O
                         net (fo=1, routed)           0.532    15.945    cam/CAMERA_DATA[6]
    SLICE_X42Y19         FDRE                                         r  cam/camera_tmp_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.584    41.866    cam/cam_i_1_n_0
    SLICE_X42Y19         FDRE                                         r  cam/camera_tmp_reg[data][6]/C
                         clock pessimism              0.000    41.866    
                         clock uncertainty           -0.035    41.830    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)       -0.051    41.779    cam/camera_tmp_reg[data][6]
  -------------------------------------------------------------------
                         required time                         41.779    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                 25.834    

Slack (MET) :             25.837ns  (required time - arrival time)
  Source:                 CAMERA_DATA[3]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.488ns (50.700%)  route 0.475ns (49.300%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 41.874 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    V12                                               0.000    15.000 r  CAMERA_DATA[3] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[3]
    V12                  IBUF (Prop_ibuf_I_O)         0.488    15.488 r  CAMERA_DATA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.475    15.963    cam/CAMERA_DATA[3]
    SLICE_X42Y43         FDRE                                         r  cam/camera_tmp_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592    41.874    cam/cam_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  cam/camera_tmp_reg[data][3]/C
                         clock pessimism              0.000    41.874    
                         clock uncertainty           -0.035    41.838    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)       -0.038    41.800    cam/camera_tmp_reg[data][3]
  -------------------------------------------------------------------
                         required time                         41.800    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                 25.837    

Slack (MET) :             25.846ns  (required time - arrival time)
  Source:                 CAMERA_DATA[2]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.432ns (45.880%)  route 0.509ns (54.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 41.866 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    W16                                               0.000    15.000 r  CAMERA_DATA[2] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.432    15.432 r  CAMERA_DATA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.509    15.941    cam/CAMERA_DATA[2]
    SLICE_X42Y19         FDRE                                         r  cam/camera_tmp_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.584    41.866    cam/cam_i_1_n_0
    SLICE_X42Y19         FDRE                                         r  cam/camera_tmp_reg[data][2]/C
                         clock pessimism              0.000    41.866    
                         clock uncertainty           -0.035    41.830    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)       -0.043    41.787    cam/camera_tmp_reg[data][2]
  -------------------------------------------------------------------
                         required time                         41.787    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 25.846    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 CAMERA_HS
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[hs]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.473ns (50.609%)  route 0.462ns (49.391%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 41.872 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    P14                                               0.000    15.000 r  CAMERA_HS (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_HS
    P14                  IBUF (Prop_ibuf_I_O)         0.473    15.473 r  CAMERA_HS_IBUF_inst/O
                         net (fo=1, routed)           0.462    15.935    cam/CAMERA_HS
    SLICE_X42Y38         FDRE                                         r  cam/camera_tmp_reg[hs]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590    41.872    cam/cam_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  cam/camera_tmp_reg[hs]/C
                         clock pessimism              0.000    41.872    
                         clock uncertainty           -0.035    41.836    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)       -0.038    41.798    cam/camera_tmp_reg[hs]
  -------------------------------------------------------------------
                         required time                         41.798    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 CAMERA_DATA[4]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.475ns (50.909%)  route 0.458ns (49.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 41.874 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    V13                                               0.000    15.000 r  CAMERA_DATA[4] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[4]
    V13                  IBUF (Prop_ibuf_I_O)         0.475    15.475 r  CAMERA_DATA_IBUF[4]_inst/O
                         net (fo=1, routed)           0.458    15.933    cam/CAMERA_DATA[4]
    SLICE_X42Y43         FDRE                                         r  cam/camera_tmp_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592    41.874    cam/cam_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  cam/camera_tmp_reg[data][4]/C
                         clock pessimism              0.000    41.874    
                         clock uncertainty           -0.035    41.838    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)       -0.038    41.800    cam/camera_tmp_reg[data][4]
  -------------------------------------------------------------------
                         required time                         41.800    
                         arrival time                         -15.933    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 CAMERA_DATA[0]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.416ns (48.866%)  route 0.436ns (51.134%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 41.871 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    H15                                               0.000    15.000 r  CAMERA_DATA[0] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[0]
    H15                  IBUF (Prop_ibuf_I_O)         0.416    15.416 r  CAMERA_DATA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.436    15.852    cam/CAMERA_DATA[0]
    SLICE_X42Y57         FDRE                                         r  cam/camera_tmp_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589    41.871    cam/cam_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  cam/camera_tmp_reg[data][0]/C
                         clock pessimism              0.000    41.871    
                         clock uncertainty           -0.035    41.835    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)       -0.043    41.792    cam/camera_tmp_reg[data][0]
  -------------------------------------------------------------------
                         required time                         41.792    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.958ns  (required time - arrival time)
  Source:                 CAMERA_DATA[1]
                            (input port clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_tmp_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.414ns (47.758%)  route 0.453ns (52.242%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 41.875 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    J15                                               0.000    15.000 r  CAMERA_DATA[1] (IN)
                         net (fo=0)                   0.000    15.000    CAMERA_DATA[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.414    15.414 r  CAMERA_DATA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.453    15.867    cam/CAMERA_DATA[1]
    SLICE_X40Y49         FDRE                                         r  cam/camera_tmp_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244    40.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012    41.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    41.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.593    41.875    cam/cam_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  cam/camera_tmp_reg[data][1]/C
                         clock pessimism              0.000    41.875    
                         clock uncertainty           -0.035    41.839    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.014    41.825    cam/camera_tmp_reg[data][1]
  -------------------------------------------------------------------
                         required time                         41.825    
                         arrival time                         -15.867    
  -------------------------------------------------------------------
                         slack                                 25.958    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 cam/RGB2Lum/lum_out_reg[c][1][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/proc_out_mem_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_clk_pin rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.899ns (54.074%)  route 3.312ns (45.926%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 45.195 - 40.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.752     5.809    cam/RGB2Lum/CLK
    SLICE_X37Y43         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.265 f  cam/RGB2Lum/lum_out_reg[c][1][1]/Q
                         net (fo=6, routed)           0.978     7.243    cam/stream_cam_L[c][1][1]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.367 r  cam/memi_i_86/O
                         net (fo=1, routed)           0.000     7.367    cam/memi_i_86_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.899 r  cam/memi_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.899    cam/memi_i_51_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.170 r  cam/memi_i_27/CO[0]
                         net (fo=18, routed)          1.134     9.305    cam/memi_i_27_n_3
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.373     9.678 r  cam/memi_i_35/O
                         net (fo=1, routed)           0.000     9.678    cam/memi_i_35_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.076 r  cam/memi_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.076    cam/memi_i_18_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  cam/memi_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.190    cam/memi_i_30_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.412 f  cam/memi_i_58/O[0]
                         net (fo=2, routed)           0.702    11.114    cam/memi_i_58_n_7
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.299    11.413 r  cam/memi_i_60/O
                         net (fo=1, routed)           0.000    11.413    cam/memi_i_60_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.640 r  cam/memi_i_29/O[1]
                         net (fo=1, routed)           0.497    12.137    cam/memi_i_29_n_6
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    13.020 r  cam/memi_i_1/O[2]
                         net (fo=1, routed)           0.000    13.020    cam/addra[16]
    SLICE_X36Y48         FDRE                                         r  cam/proc_out_mem_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                     40.000    40.000 r  
    V17                                               0.000    40.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000    40.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.122    43.528    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.619 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.576    45.195    cam/cam_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  cam/proc_out_mem_addr_reg[16]/C
                         clock pessimism              0.590    45.785    
                         clock uncertainty           -0.035    45.750    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    45.812    cam/proc_out_mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         45.812    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                 32.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cam/camera_tmp_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/camera_reg[data][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.011%)  route 0.246ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.871    cam/cam_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  cam/camera_tmp_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     2.035 r  cam/camera_tmp_reg[data][0]/Q
                         net (fo=1, routed)           0.246     2.281    cam/camera_tmp_reg[data_n_0_][0]
    SLICE_X40Y49         FDRE                                         r  cam/camera_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     2.499    cam/cam_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  cam/camera_reg[data][0]/C
                         clock pessimism             -0.355     2.144    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070     2.214    cam/camera_reg[data][0]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/lum_out_reg[data][2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/proc_out_mem_data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/RGB2Lum/CLK
    SLICE_X39Y47         FDRE                                         r  cam/RGB2Lum/lum_out_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  cam/RGB2Lum/lum_out_reg[data][2]/Q
                         net (fo=1, routed)           0.087     2.101    cam/stream_cam_L[data][2]
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.860     2.497    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
                         clock pessimism             -0.611     1.886    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.085     1.971    cam/proc_out_mem_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/lum_out_reg[data][6]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/proc_out_mem_data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.874    cam/RGB2Lum/CLK
    SLICE_X40Y45         FDRE                                         r  cam/RGB2Lum/lum_out_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     2.015 r  cam/RGB2Lum/lum_out_reg[data][6]/Q
                         net (fo=1, routed)           0.128     2.142    cam/stream_cam_L[data][6]
    SLICE_X36Y45         FDRE                                         r  cam/proc_out_mem_data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     2.496    cam/cam_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  cam/proc_out_mem_data_in_reg[6]/C
                         clock pessimism             -0.588     1.908    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070     1.978    cam/proc_out_mem_data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cam/cam/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/RGB2Lum/rgb_q_reg[data][2][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.874    cam/cam/camera_clk
    SLICE_X41Y43         FDRE                                         r  cam/cam/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     2.015 r  cam/cam/data_q_reg[3]/Q
                         net (fo=1, routed)           0.095     2.110    cam/cam/d[3]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.049     2.159 r  cam/cam/camera_stream[data][2][6]_INST_0/O
                         net (fo=1, routed)           0.000     2.159    cam/RGB2Lum/rgb_in[data][2][6]
    SLICE_X40Y43         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[data][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.861     2.498    cam/RGB2Lum/CLK
    SLICE_X40Y43         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[data][2][6]/C
                         clock pessimism             -0.611     1.887    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.107     1.994    cam/RGB2Lum/rgb_q_reg[data][2][6]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/lum_out_reg[data][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/proc_out_mem_data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/RGB2Lum/CLK
    SLICE_X39Y43         FDRE                                         r  cam/RGB2Lum/lum_out_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/RGB2Lum/lum_out_reg[data][1]/Q
                         net (fo=1, routed)           0.112     2.125    cam/stream_cam_L[data][1]
    SLICE_X39Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     2.496    cam/cam_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[1]/C
                         clock pessimism             -0.608     1.888    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.070     1.958    cam/proc_out_mem_data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cam/cam/camera_q_reg[data][5]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/cam/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.567%)  route 0.127ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam/camera_clk
    SLICE_X41Y42         FDRE                                         r  cam/cam/camera_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  cam/cam/camera_q_reg[data][5]/Q
                         net (fo=2, routed)           0.127     2.141    cam/cam/d[13]
    SLICE_X38Y43         FDRE                                         r  cam/cam/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     2.496    cam/cam/camera_clk
    SLICE_X38Y43         FDRE                                         r  cam/cam/data_q_reg[5]/C
                         clock pessimism             -0.588     1.908    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.059     1.967    cam/cam/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cam/cam/c_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/RGB2Lum/rgb_q_reg[c][1][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.823%)  route 0.107ns (43.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.871    cam/cam/camera_clk
    SLICE_X36Y42         FDRE                                         r  cam/cam/c_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     2.012 r  cam/cam/c_q_reg[1][1]/Q
                         net (fo=3, routed)           0.107     2.119    cam/RGB2Lum/rgb_in[c][1][1]
    SLICE_X37Y42         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[c][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     2.495    cam/RGB2Lum/CLK
    SLICE_X37Y42         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[c][1][1]/C
                         clock pessimism             -0.611     1.884    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.051     1.935    cam/RGB2Lum/rgb_q_reg[c][1][1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/rgb_q_reg[c][0][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/RGB2Lum/lum_out_reg[c][0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.845    cam/RGB2Lum/CLK
    SLICE_X33Y43         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[c][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  cam/RGB2Lum/rgb_q_reg[c][0][1]/Q
                         net (fo=1, routed)           0.116     2.102    cam/RGB2Lum/rgb_q_reg[c_n_0_][0][1]
    SLICE_X32Y43         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     2.468    cam/RGB2Lum/CLK
    SLICE_X32Y43         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][0][1]/C
                         clock pessimism             -0.610     1.858    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.059     1.917    cam/RGB2Lum/lum_out_reg[c][0][1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/rgb_q_reg[c][1][0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/RGB2Lum/lum_out_reg[c][1][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/RGB2Lum/CLK
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[c][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/RGB2Lum/rgb_q_reg[c][1][0]/Q
                         net (fo=1, routed)           0.116     2.129    cam/RGB2Lum/rgb_q_reg[c_n_0_][1][0]
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     2.496    cam/RGB2Lum/CLK
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][1][0]/C
                         clock pessimism             -0.624     1.872    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070     1.942    cam/RGB2Lum/lum_out_reg[c][1][0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam/RGB2Lum/rgb_q_reg[c][1][4]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/RGB2Lum/lum_out_reg[c][1][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_clk_pin rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/RGB2Lum/CLK
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/rgb_q_reg[c][1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/RGB2Lum/rgb_q_reg[c][1][4]/Q
                         net (fo=1, routed)           0.116     2.129    cam/RGB2Lum/rgb_q_reg[c_n_0_][1][4]
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.176     1.608    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.637 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     2.496    cam/RGB2Lum/CLK
    SLICE_X37Y45         FDRE                                         r  cam/RGB2Lum/lum_out_reg[c][1][4]/C
                         clock pessimism             -0.624     1.872    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.066     1.938    cam/RGB2Lum/lum_out_reg[c][1][4]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CAMERA_PCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  CAMERA_PCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X35Y44   cam/RGB2Lum/lum_out_reg[c][0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X32Y43   cam/RGB2Lum/lum_out_reg[c][0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X33Y41   cam/RGB2Lum/lum_out_reg[c][0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X33Y40   cam/RGB2Lum/lum_out_reg[c][0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X35Y44   cam/RGB2Lum/lum_out_reg[c][0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X32Y43   cam/RGB2Lum/lum_out_reg[c][0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X33Y43   cam/RGB2Lum/lum_out_reg[c][0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X34Y44   cam/RGB2Lum/lum_out_reg[c][0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X34Y44   cam/RGB2Lum/lum_out_reg[c][0][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X33Y41   cam/RGB2Lum/lum_out_reg[c][0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X33Y40   cam/RGB2Lum/lum_out_reg[c][0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X38Y42   cam/RGB2Lum/lum_out_reg[c][1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y42   cam/RGB2Lum/lum_out_reg[c][1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y47   cam/RGB2Lum/lum_out_reg[data][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y47   cam/RGB2Lum/lum_out_reg[data][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X39Y47   cam/RGB2Lum/lum_out_reg[data][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X39Y47   cam/RGB2Lum/lum_out_reg[data][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X40Y44   cam/RGB2Lum/lum_out_reg[data][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X40Y44   cam/RGB2Lum/lum_out_reg[data][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y45   cam/RGB2Lum/lum_out_reg[c][1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y43   cam/RGB2Lum/lum_out_reg[c][1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X38Y42   cam/RGB2Lum/lum_out_reg[c][1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y42   cam/RGB2Lum/lum_out_reg[c][1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y45   cam/RGB2Lum/lum_out_reg[c][1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y46   cam/RGB2Lum/lum_out_reg[c][1][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y46   cam/RGB2Lum/lum_out_reg[c][1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X38Y45   cam/RGB2Lum/lum_out_reg[c][1][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X38Y46   cam/RGB2Lum/lum_out_reg[c][1][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y47   cam/RGB2Lum/lum_out_reg[data][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pl_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 8.836ns (48.205%)  route 9.494ns (51.795%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.223    16.769    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.893 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23241/O
                         net (fo=1, routed)           0.665    17.558    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63429z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.682 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63429z51494/O
                         net (fo=1, routed)           0.000    17.682    cam/CNN_main_map/CNN_main_simple_core_inst/nx15089z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    39.121    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.632ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
                            (2)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 8.836ns (48.587%)  route 9.350ns (51.413%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.063    16.610    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.124    16.734 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23246/O
                         net (fo=1, routed)           0.680    17.414    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62432z2
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.538 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62432z51494/O
                         net (fo=1, routed)           0.000    17.538    cam/CNN_main_map/CNN_main_simple_core_inst/nx20074z1
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    39.170    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                 21.632    

Slack (MET) :             21.698ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 8.569ns (47.221%)  route 9.577ns (52.779%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 38.736 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.877    17.374    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34852z50466/O
                         net (fo=1, routed)           0.000    17.498    cam/CNN_main_map/CNN_main_simple_core_inst/nx34852z1
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.568    38.736    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/C
                         clock pessimism              0.588    39.324    
                         clock uncertainty           -0.160    39.164    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.032    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 21.698    

Slack (MET) :             21.703ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 8.836ns (48.904%)  route 9.232ns (51.096%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.192    16.739    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.863 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23242/O
                         net (fo=1, routed)           0.433    17.296    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62440z2
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.420 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62440z51494/O
                         net (fo=1, routed)           0.000    17.420    cam/CNN_main_map/CNN_main_simple_core_inst/nx16086z1
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.029    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.830ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 8.569ns (47.578%)  route 9.442ns (52.422%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.741    17.238    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix53437z50466/O
                         net (fo=1, routed)           0.000    17.362    cam/CNN_main_map/CNN_main_simple_core_inst/nx53437z1
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.564    38.732    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.160    39.160    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032    39.192    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 21.830    

Slack (MET) :             21.835ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 8.836ns (49.266%)  route 9.099ns (50.734%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          1.076    16.636    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.760 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23247/O
                         net (fo=1, routed)           0.403    17.163    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61443z2
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.287 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61443z51494/O
                         net (fo=1, routed)           0.000    17.287    cam/CNN_main_map/CNN_main_simple_core_inst/nx21071z1
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029    39.122    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)
  -------------------------------------------------------------------
                         required time                         39.122    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.877ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 8.452ns (47.274%)  route 9.427ns (52.726%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.649 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.832 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/O[3]
                         net (fo=1, routed)           0.975    14.806    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[11]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.307    15.113 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix7901z1527/O
                         net (fo=20, routed)          1.993    17.107    cam/CNN_main_map/CNN_main_simple_core_inst/nx7901z2
    SLICE_X25Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.231 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix48059z44834/O
                         net (fo=1, routed)           0.000    17.231    cam/CNN_main_map/CNN_main_simple_core_inst/nx48059z1
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.481    38.649    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/C
                         clock pessimism              0.588    39.237    
                         clock uncertainty           -0.160    39.077    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    39.108    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 21.877    

Slack (MET) :             21.950ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.822ns  (logic 8.836ns (49.581%)  route 8.986ns (50.419%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.228    16.774    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.898 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23238/O
                         net (fo=1, routed)           0.151    17.049    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63435z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.173 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63435z51494/O
                         net (fo=1, routed)           0.000    17.173    cam/CNN_main_map/CNN_main_simple_core_inst/nx29247z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 21.950    

Slack (MET) :             21.965ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
                            (0)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.836ns (49.488%)  route 9.019ns (50.512%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          0.946    16.506    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.630 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23248/O
                         net (fo=1, routed)           0.452    17.082    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61441z2
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.206 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61441z51494/O
                         net (fo=1, routed)           0.000    17.206    cam/CNN_main_map/CNN_main_simple_core_inst/nx22068z1
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)        0.077    39.171    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)
  -------------------------------------------------------------------
                         required time                         39.171    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 21.965    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
                            (3)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.569ns (47.992%)  route 9.286ns (52.008%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 38.737 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.475    15.424    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.307    15.731 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46795z42819/O
                         net (fo=10, routed)          1.352    17.083    cam/CNN_main_map/CNN_main_simple_core_inst/nx46795z2
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.207 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix50915z42274/O
                         net (fo=1, routed)           0.000    17.207    cam/CNN_main_map/CNN_main_simple_core_inst/nx50915z1
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.569    38.737    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/C
                         clock pessimism              0.588    39.325    
                         clock uncertainty           -0.160    39.165    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 21.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.580    -0.481    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X36Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/Q
                         net (fo=2, routed)           0.097    -0.243    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_4_14_1_sva_1[9]
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.198 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34333z10306/O
                         net (fo=1, routed)           0.000    -0.198    cam/CNN_main_map/CNN_main_simple_core_inst/nx34333z1
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.846    -0.717    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/C
                         clock pessimism              0.249    -0.468    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091    -0.377    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.565    -0.496    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X15Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/Q
                         net (fo=1, routed)           0.098    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx8593z2
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix8593z802/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx59685z1
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.833    -0.730    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/C
                         clock pessimism              0.247    -0.483    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.092    -0.391    cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.594    -0.467    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X41Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/Q
                         net (fo=1, routed)           0.097    -0.229    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx2882z2
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix2882z1322/O
                         net (fo=1, routed)           0.000    -0.184    cam/CNN_main_map/CNN_main_simple_core_inst/nx11263z1
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.863    -0.700    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/C
                         clock pessimism              0.246    -0.454    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.091    -0.363    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.558    -0.503    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/Q
                         net (fo=2, routed)           0.098    -0.264    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR2_simple_aux_15_lpi_7_dfm
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix54454z1314/O
                         net (fo=1, routed)           0.000    -0.219    cam/CNN_main_map/CNN_main_simple_core_inst/nx26147z1
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.824    -0.739    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/C
                         clock pessimism              0.249    -0.490    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.091    -0.399    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.587    -0.474    cam/VGA_clk
    SLICE_X41Y59         FDRE                                         r  cam/vga_dbg_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cam/vga_dbg_reg[data][1][6]/Q
                         net (fo=1, routed)           0.122    -0.211    cam/vga_dbg_reg[data_n_0_][1][6]
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.857    -0.706    cam/VGA_clk
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.070    -0.391    cam/VGA_Go_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
                            (5)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
                            (5)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.553    -0.508    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/Q
                         net (fo=2, routed)           0.100    -0.267    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR3_simple_aux_14_1_lpi_7_dfm[5]
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix49476z51494/O
                         net (fo=1, routed)           0.000    -0.222    cam/CNN_main_map/CNN_main_simple_core_inst/nx32591z1
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.819    -0.744    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/C
                         clock pessimism              0.249    -0.495    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.091    -0.404    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.586    -0.475    cam/VGA_clk
    SLICE_X42Y61         FDRE                                         r  cam/vga_dbg_reg[data][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cam/vga_dbg_reg[data][1][7]/Q
                         net (fo=1, routed)           0.110    -0.201    cam/vga_dbg_reg[data_n_0_][1][7]
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.856    -0.707    cam/VGA_clk
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.072    -0.390    cam/VGA_Go_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/Q
                         net (fo=2, routed)           0.108    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/nx11277z7
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix10937z61762/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx10937z1
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                         clock pessimism              0.250    -0.493    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.091    -0.402    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/Q
                         net (fo=3, routed)           0.109    -0.256    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_1_14_1_sva_2[6]
    SLICE_X27Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46180z61934/O
                         net (fo=1, routed)           0.000    -0.211    cam/CNN_main_map/CNN_main_simple_core_inst/nx46180z1
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                         clock pessimism              0.250    -0.493    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.402    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.557    -0.504    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/Q
                         net (fo=3, routed)           0.109    -0.254    cam/CNN_main_map/CNN_main_simple_core_inst/CR2_simple_aux_14_1_lpi_7[9]
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix23928z1511/O
                         net (fo=1, routed)           0.000    -0.209    cam/CNN_main_map/CNN_main_simple_core_inst/nx23928z1
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.823    -0.740    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/C
                         clock pessimism              0.249    -0.491    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.091    -0.400    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      cam/CNN_main_map/memory_1_rsc_comp_mem/memory_1_rsc_comp_mem_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y1      cam/CNN_main_map/memory_2_rsc_comp_mem/memory_2_rsc_comp_mem_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      cam/BIAS_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      cam/BIAS_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pl_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.452ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 8.836ns (48.205%)  route 9.494ns (51.795%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.223    16.769    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.893 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23241/O
                         net (fo=1, routed)           0.665    17.558    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63429z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.682 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63429z51494/O
                         net (fo=1, routed)           0.000    17.682    cam/CNN_main_map/CNN_main_simple_core_inst/nx15089z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.147    39.105    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    39.134    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)
  -------------------------------------------------------------------
                         required time                         39.134    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 21.452    

Slack (MET) :             21.645ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
                            (2)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 8.836ns (48.587%)  route 9.350ns (51.413%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.063    16.610    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.124    16.734 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23246/O
                         net (fo=1, routed)           0.680    17.414    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62432z2
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.538 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62432z51494/O
                         net (fo=1, routed)           0.000    17.538    cam/CNN_main_map/CNN_main_simple_core_inst/nx20074z1
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.147    39.106    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    39.183    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                 21.645    

Slack (MET) :             21.711ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 8.569ns (47.221%)  route 9.577ns (52.779%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 38.736 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.877    17.374    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34852z50466/O
                         net (fo=1, routed)           0.000    17.498    cam/CNN_main_map/CNN_main_simple_core_inst/nx34852z1
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.568    38.736    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/C
                         clock pessimism              0.588    39.324    
                         clock uncertainty           -0.147    39.177    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.032    39.209    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.209    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 21.711    

Slack (MET) :             21.716ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 8.836ns (48.904%)  route 9.232ns (51.096%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.192    16.739    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.863 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23242/O
                         net (fo=1, routed)           0.433    17.296    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62440z2
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.420 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62440z51494/O
                         net (fo=1, routed)           0.000    17.420    cam/CNN_main_map/CNN_main_simple_core_inst/nx16086z1
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.147    39.107    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.029    39.136    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 21.716    

Slack (MET) :             21.843ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 8.569ns (47.578%)  route 9.442ns (52.422%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.741    17.238    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix53437z50466/O
                         net (fo=1, routed)           0.000    17.362    cam/CNN_main_map/CNN_main_simple_core_inst/nx53437z1
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.564    38.732    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.147    39.173    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032    39.205    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 21.843    

Slack (MET) :             21.848ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 8.836ns (49.266%)  route 9.099ns (50.734%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          1.076    16.636    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.760 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23247/O
                         net (fo=1, routed)           0.403    17.163    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61443z2
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.287 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61443z51494/O
                         net (fo=1, routed)           0.000    17.287    cam/CNN_main_map/CNN_main_simple_core_inst/nx21071z1
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.147    39.106    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029    39.135    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)
  -------------------------------------------------------------------
                         required time                         39.135    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.890ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 8.452ns (47.274%)  route 9.427ns (52.726%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.649 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.832 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/O[3]
                         net (fo=1, routed)           0.975    14.806    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[11]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.307    15.113 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix7901z1527/O
                         net (fo=20, routed)          1.993    17.107    cam/CNN_main_map/CNN_main_simple_core_inst/nx7901z2
    SLICE_X25Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.231 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix48059z44834/O
                         net (fo=1, routed)           0.000    17.231    cam/CNN_main_map/CNN_main_simple_core_inst/nx48059z1
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.481    38.649    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/C
                         clock pessimism              0.588    39.237    
                         clock uncertainty           -0.147    39.090    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    39.121    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 21.890    

Slack (MET) :             21.963ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.822ns  (logic 8.836ns (49.581%)  route 8.986ns (50.419%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.228    16.774    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.898 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23238/O
                         net (fo=1, routed)           0.151    17.049    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63435z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.173 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63435z51494/O
                         net (fo=1, routed)           0.000    17.173    cam/CNN_main_map/CNN_main_simple_core_inst/nx29247z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.147    39.105    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    39.136    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 21.963    

Slack (MET) :             21.977ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
                            (0)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.836ns (49.488%)  route 9.019ns (50.512%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          0.946    16.506    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.630 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23248/O
                         net (fo=1, routed)           0.452    17.082    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61441z2
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.206 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61441z51494/O
                         net (fo=1, routed)           0.000    17.206    cam/CNN_main_map/CNN_main_simple_core_inst/nx22068z1
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.147    39.107    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)        0.077    39.184    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)
  -------------------------------------------------------------------
                         required time                         39.184    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 21.977    

Slack (MET) :             22.002ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
                            (3)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.569ns (47.992%)  route 9.286ns (52.008%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 38.737 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.475    15.424    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.307    15.731 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46795z42819/O
                         net (fo=10, routed)          1.352    17.083    cam/CNN_main_map/CNN_main_simple_core_inst/nx46795z2
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.207 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix50915z42274/O
                         net (fo=1, routed)           0.000    17.207    cam/CNN_main_map/CNN_main_simple_core_inst/nx50915z1
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.569    38.737    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/C
                         clock pessimism              0.588    39.325    
                         clock uncertainty           -0.147    39.178    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    39.209    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)
  -------------------------------------------------------------------
                         required time                         39.209    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 22.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.580    -0.481    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X36Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/Q
                         net (fo=2, routed)           0.097    -0.243    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_4_14_1_sva_1[9]
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.198 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34333z10306/O
                         net (fo=1, routed)           0.000    -0.198    cam/CNN_main_map/CNN_main_simple_core_inst/nx34333z1
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.846    -0.717    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/C
                         clock pessimism              0.249    -0.468    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091    -0.377    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.565    -0.496    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X15Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/Q
                         net (fo=1, routed)           0.098    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx8593z2
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix8593z802/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx59685z1
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.833    -0.730    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/C
                         clock pessimism              0.247    -0.483    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.092    -0.391    cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.594    -0.467    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X41Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/Q
                         net (fo=1, routed)           0.097    -0.229    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx2882z2
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix2882z1322/O
                         net (fo=1, routed)           0.000    -0.184    cam/CNN_main_map/CNN_main_simple_core_inst/nx11263z1
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.863    -0.700    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/C
                         clock pessimism              0.246    -0.454    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.091    -0.363    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.558    -0.503    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/Q
                         net (fo=2, routed)           0.098    -0.264    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR2_simple_aux_15_lpi_7_dfm
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix54454z1314/O
                         net (fo=1, routed)           0.000    -0.219    cam/CNN_main_map/CNN_main_simple_core_inst/nx26147z1
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.824    -0.739    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/C
                         clock pessimism              0.249    -0.490    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.091    -0.399    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.587    -0.474    cam/VGA_clk
    SLICE_X41Y59         FDRE                                         r  cam/vga_dbg_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cam/vga_dbg_reg[data][1][6]/Q
                         net (fo=1, routed)           0.122    -0.211    cam/vga_dbg_reg[data_n_0_][1][6]
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.857    -0.706    cam/VGA_clk
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.070    -0.391    cam/VGA_Go_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
                            (5)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
                            (5)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.553    -0.508    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/Q
                         net (fo=2, routed)           0.100    -0.267    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR3_simple_aux_14_1_lpi_7_dfm[5]
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix49476z51494/O
                         net (fo=1, routed)           0.000    -0.222    cam/CNN_main_map/CNN_main_simple_core_inst/nx32591z1
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.819    -0.744    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/C
                         clock pessimism              0.249    -0.495    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.091    -0.404    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.586    -0.475    cam/VGA_clk
    SLICE_X42Y61         FDRE                                         r  cam/vga_dbg_reg[data][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cam/vga_dbg_reg[data][1][7]/Q
                         net (fo=1, routed)           0.110    -0.201    cam/vga_dbg_reg[data_n_0_][1][7]
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.856    -0.707    cam/VGA_clk
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.072    -0.390    cam/VGA_Go_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/Q
                         net (fo=2, routed)           0.108    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/nx11277z7
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix10937z61762/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx10937z1
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                         clock pessimism              0.250    -0.493    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.091    -0.402    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/Q
                         net (fo=3, routed)           0.109    -0.256    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_1_14_1_sva_2[6]
    SLICE_X27Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46180z61934/O
                         net (fo=1, routed)           0.000    -0.211    cam/CNN_main_map/CNN_main_simple_core_inst/nx46180z1
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                         clock pessimism              0.250    -0.493    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.402    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.557    -0.504    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/Q
                         net (fo=3, routed)           0.109    -0.254    cam/CNN_main_map/CNN_main_simple_core_inst/CR2_simple_aux_14_1_lpi_7[9]
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix23928z1511/O
                         net (fo=1, routed)           0.000    -0.209    cam/CNN_main_map/CNN_main_simple_core_inst/nx23928z1
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.823    -0.740    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/C
                         clock pessimism              0.249    -0.491    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.091    -0.400    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y2      cam/CNN_main_map/memory_1_rsc_comp_mem/memory_1_rsc_comp_mem_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y1      cam/CNN_main_map/memory_2_rsc_comp_mem/memory_2_rsc_comp_mem_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      cam/BIAS_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      cam/BIAS_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Hsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y48     cam/rd/vga_q_q_reg[sync][Vsync]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y50     cam/rd/vga_q_q_reg[sync][c][0][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y56     cam/rd/vga_q_q_reg[sync][c][1][2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cam_clk_pin
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.025ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.419ns (7.522%)  route 5.151ns (92.478%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          5.151    11.380    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.406    38.315    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.406    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.406    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                 26.025    

Slack (MET) :             26.110ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.419ns (7.642%)  route 5.064ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          5.064    11.293    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.406    38.315    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.912    37.403    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 26.110    

Slack (MET) :             26.150ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.419ns (7.720%)  route 5.009ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          5.009    11.238    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.406    38.297    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.388    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 26.150    

Slack (MET) :             26.175ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.518ns (9.263%)  route 5.074ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          5.074    11.402    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.406    38.315    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.578    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 26.175    

Slack (MET) :             26.268ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.419ns (7.865%)  route 4.908ns (92.135%))
  Logic Levels:           0  
  Clock Path Skew:        -7.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.752     5.809    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     6.228 r  cam/proc_out_mem_data_in_reg[5]/Q
                         net (fo=19, routed)          4.908    11.136    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.406    38.315    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.910    37.405    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 26.268    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.456ns (8.467%)  route 4.929ns (91.533%))
  Logic Levels:           0  
  Clock Path Skew:        -7.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.752     5.809    cam/cam_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     6.265 r  cam/proc_out_mem_data_in_reg[4]/Q
                         net (fo=19, routed)          4.929    11.195    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.520    38.688    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.688    
                         clock uncertainty           -0.406    38.282    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    37.545    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.545    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.437ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.419ns (8.156%)  route 4.719ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          4.719    10.948    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.406    38.297    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.912    37.385    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.385    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 26.437    

Slack (MET) :             26.503ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.518ns (9.872%)  route 4.729ns (90.128%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          4.729    11.057    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.406    38.297    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.560    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 26.503    

Slack (MET) :             26.505ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.419ns (8.261%)  route 4.653ns (91.739%))
  Logic Levels:           0  
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 38.702 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          4.653    10.882    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.534    38.702    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.702    
                         clock uncertainty           -0.406    38.296    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.387    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                 26.505    

Slack (MET) :             26.575ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.518ns (10.013%)  route 4.655ns (89.987%))
  Logic Levels:           0  
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 38.702 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          4.655    10.984    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.534    38.702    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.702    
                         clock uncertainty           -0.406    38.296    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.559    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 26.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.855%)  route 0.275ns (66.145%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  cam/proc_out_mem_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/proc_out_mem_data_in_reg[6]/Q
                         net (fo=19, routed)          0.275     2.288    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.016    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.604%)  route 0.279ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/proc_out_mem_data_in_reg[4]/Q
                         net (fo=19, routed)          0.279     2.291    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.016    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.303ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.726%)  route 0.283ns (63.274%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          0.283     2.319    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.016    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.313ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.700%)  route 0.276ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     2.001 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          0.276     2.276    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.037    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.789%)  route 0.288ns (69.211%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[5]/Q
                         net (fo=19, routed)          0.288     2.287    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.037    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.334ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.784%)  route 0.228ns (58.216%))
  Logic Levels:           0  
  Clock Path Skew:        -2.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.845    cam/cam_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  cam/proc_out_mem_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  cam/proc_out_mem_addr_reg[1]/Q
                         net (fo=19, routed)          0.228     2.237    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.097    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.851%)  route 0.320ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        -2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          0.320     2.357    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.871    -0.692    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.692    
                         clock uncertainty            0.406    -0.286    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.010    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.731%)  route 0.318ns (71.269%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     2.001 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          0.318     2.318    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242    -0.038    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.371ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (27.999%)  route 0.329ns (72.001%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[3]/Q
                         net (fo=19, routed)          0.329     2.329    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.871    -0.692    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.692    
                         clock uncertainty            0.406    -0.286    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.043    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.521%)  route 0.337ns (72.479%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[3]/Q
                         net (fo=19, routed)          0.337     2.337    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.406    -0.280    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.037    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  2.373    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 8.836ns (48.205%)  route 9.494ns (51.795%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.223    16.769    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.893 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23241/O
                         net (fo=1, routed)           0.665    17.558    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63429z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.682 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63429z51494/O
                         net (fo=1, routed)           0.000    17.682    cam/CNN_main_map/CNN_main_simple_core_inst/nx15089z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    39.121    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.632ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
                            (2)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 8.836ns (48.587%)  route 9.350ns (51.413%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.063    16.610    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.124    16.734 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23246/O
                         net (fo=1, routed)           0.680    17.414    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62432z2
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.538 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62432z51494/O
                         net (fo=1, routed)           0.000    17.538    cam/CNN_main_map/CNN_main_simple_core_inst/nx20074z1
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    39.170    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                 21.632    

Slack (MET) :             21.698ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 8.569ns (47.221%)  route 9.577ns (52.779%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 38.736 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.877    17.374    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34852z50466/O
                         net (fo=1, routed)           0.000    17.498    cam/CNN_main_map/CNN_main_simple_core_inst/nx34852z1
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.568    38.736    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/C
                         clock pessimism              0.588    39.324    
                         clock uncertainty           -0.160    39.164    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.032    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 21.698    

Slack (MET) :             21.703ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 8.836ns (48.904%)  route 9.232ns (51.096%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.192    16.739    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.863 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23242/O
                         net (fo=1, routed)           0.433    17.296    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62440z2
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.420 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62440z51494/O
                         net (fo=1, routed)           0.000    17.420    cam/CNN_main_map/CNN_main_simple_core_inst/nx16086z1
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.029    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.830ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 8.569ns (47.578%)  route 9.442ns (52.422%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.741    17.238    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix53437z50466/O
                         net (fo=1, routed)           0.000    17.362    cam/CNN_main_map/CNN_main_simple_core_inst/nx53437z1
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.564    38.732    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.160    39.160    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032    39.192    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 21.830    

Slack (MET) :             21.835ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 8.836ns (49.266%)  route 9.099ns (50.734%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          1.076    16.636    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.760 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23247/O
                         net (fo=1, routed)           0.403    17.163    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61443z2
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.287 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61443z51494/O
                         net (fo=1, routed)           0.000    17.287    cam/CNN_main_map/CNN_main_simple_core_inst/nx21071z1
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029    39.122    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)
  -------------------------------------------------------------------
                         required time                         39.122    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.877ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 8.452ns (47.274%)  route 9.427ns (52.726%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.649 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.832 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/O[3]
                         net (fo=1, routed)           0.975    14.806    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[11]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.307    15.113 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix7901z1527/O
                         net (fo=20, routed)          1.993    17.107    cam/CNN_main_map/CNN_main_simple_core_inst/nx7901z2
    SLICE_X25Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.231 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix48059z44834/O
                         net (fo=1, routed)           0.000    17.231    cam/CNN_main_map/CNN_main_simple_core_inst/nx48059z1
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.481    38.649    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/C
                         clock pessimism              0.588    39.237    
                         clock uncertainty           -0.160    39.077    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    39.108    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 21.877    

Slack (MET) :             21.950ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.822ns  (logic 8.836ns (49.581%)  route 8.986ns (50.419%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.228    16.774    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.898 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23238/O
                         net (fo=1, routed)           0.151    17.049    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63435z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.173 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63435z51494/O
                         net (fo=1, routed)           0.000    17.173    cam/CNN_main_map/CNN_main_simple_core_inst/nx29247z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 21.950    

Slack (MET) :             21.965ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
                            (0)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.836ns (49.488%)  route 9.019ns (50.512%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          0.946    16.506    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.630 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23248/O
                         net (fo=1, routed)           0.452    17.082    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61441z2
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.206 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61441z51494/O
                         net (fo=1, routed)           0.000    17.206    cam/CNN_main_map/CNN_main_simple_core_inst/nx22068z1
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)        0.077    39.171    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)
  -------------------------------------------------------------------
                         required time                         39.171    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 21.965    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
                            (3)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.569ns (47.992%)  route 9.286ns (52.008%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 38.737 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.475    15.424    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.307    15.731 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46795z42819/O
                         net (fo=10, routed)          1.352    17.083    cam/CNN_main_map/CNN_main_simple_core_inst/nx46795z2
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.207 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix50915z42274/O
                         net (fo=1, routed)           0.000    17.207    cam/CNN_main_map/CNN_main_simple_core_inst/nx50915z1
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.569    38.737    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/C
                         clock pessimism              0.588    39.325    
                         clock uncertainty           -0.160    39.165    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 21.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.580    -0.481    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X36Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/Q
                         net (fo=2, routed)           0.097    -0.243    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_4_14_1_sva_1[9]
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.198 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34333z10306/O
                         net (fo=1, routed)           0.000    -0.198    cam/CNN_main_map/CNN_main_simple_core_inst/nx34333z1
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.846    -0.717    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/C
                         clock pessimism              0.249    -0.468    
                         clock uncertainty            0.160    -0.308    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091    -0.217    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.594    -0.467    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X41Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/Q
                         net (fo=1, routed)           0.097    -0.229    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx2882z2
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix2882z1322/O
                         net (fo=1, routed)           0.000    -0.184    cam/CNN_main_map/CNN_main_simple_core_inst/nx11263z1
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.863    -0.700    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.160    -0.294    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.091    -0.203    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.565    -0.496    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X15Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/Q
                         net (fo=1, routed)           0.098    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx8593z2
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix8593z802/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx59685z1
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.833    -0.730    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/C
                         clock pessimism              0.247    -0.483    
                         clock uncertainty            0.160    -0.323    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.092    -0.231    cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.558    -0.503    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/Q
                         net (fo=2, routed)           0.098    -0.264    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR2_simple_aux_15_lpi_7_dfm
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix54454z1314/O
                         net (fo=1, routed)           0.000    -0.219    cam/CNN_main_map/CNN_main_simple_core_inst/nx26147z1
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.824    -0.739    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/C
                         clock pessimism              0.249    -0.490    
                         clock uncertainty            0.160    -0.330    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.091    -0.239    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.587    -0.474    cam/VGA_clk
    SLICE_X41Y59         FDRE                                         r  cam/vga_dbg_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cam/vga_dbg_reg[data][1][6]/Q
                         net (fo=1, routed)           0.122    -0.211    cam/vga_dbg_reg[data_n_0_][1][6]
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.857    -0.706    cam/VGA_clk
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/C
                         clock pessimism              0.245    -0.461    
                         clock uncertainty            0.160    -0.300    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.070    -0.230    cam/VGA_Go_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
                            (5)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
                            (5)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.553    -0.508    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/Q
                         net (fo=2, routed)           0.100    -0.267    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR3_simple_aux_14_1_lpi_7_dfm[5]
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix49476z51494/O
                         net (fo=1, routed)           0.000    -0.222    cam/CNN_main_map/CNN_main_simple_core_inst/nx32591z1
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.819    -0.744    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.160    -0.335    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.091    -0.244    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.586    -0.475    cam/VGA_clk
    SLICE_X42Y61         FDRE                                         r  cam/vga_dbg_reg[data][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cam/vga_dbg_reg[data][1][7]/Q
                         net (fo=1, routed)           0.110    -0.201    cam/vga_dbg_reg[data_n_0_][1][7]
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.856    -0.707    cam/VGA_clk
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.160    -0.301    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.072    -0.229    cam/VGA_Go_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/Q
                         net (fo=2, routed)           0.108    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/nx11277z7
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix10937z61762/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx10937z1
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.091    -0.242    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/Q
                         net (fo=3, routed)           0.109    -0.256    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_1_14_1_sva_2[6]
    SLICE_X27Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46180z61934/O
                         net (fo=1, routed)           0.000    -0.211    cam/CNN_main_map/CNN_main_simple_core_inst/nx46180z1
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.242    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.557    -0.504    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/Q
                         net (fo=3, routed)           0.109    -0.254    cam/CNN_main_map/CNN_main_simple_core_inst/CR2_simple_aux_14_1_lpi_7[9]
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix23928z1511/O
                         net (fo=1, routed)           0.000    -0.209    cam/CNN_main_map/CNN_main_simple_core_inst/nx23928z1
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.823    -0.740    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.160    -0.331    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.091    -0.240    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.031    





---------------------------------------------------------------------------------------------------
From Clock:  cam_clk_pin
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.038ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.419ns (7.522%)  route 5.151ns (92.478%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          5.151    11.380    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.393    38.328    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.419    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                 26.038    

Slack (MET) :             26.123ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.419ns (7.642%)  route 5.064ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          5.064    11.293    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.393    38.328    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.912    37.416    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.416    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 26.123    

Slack (MET) :             26.163ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.419ns (7.720%)  route 5.009ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          5.009    11.238    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.393    38.310    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.401    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.401    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 26.163    

Slack (MET) :             26.188ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.518ns (9.263%)  route 5.074ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -7.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          5.074    11.402    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.393    38.328    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.591    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.591    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 26.188    

Slack (MET) :             26.281ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.419ns (7.865%)  route 4.908ns (92.135%))
  Logic Levels:           0  
  Clock Path Skew:        -7.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.752     5.809    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     6.228 r  cam/proc_out_mem_data_in_reg[5]/Q
                         net (fo=19, routed)          4.908    11.136    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.553    38.721    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.721    
                         clock uncertainty           -0.393    38.328    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.910    37.418    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 26.281    

Slack (MET) :             26.363ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.456ns (8.467%)  route 4.929ns (91.533%))
  Logic Levels:           0  
  Clock Path Skew:        -7.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.752     5.809    cam/cam_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     6.265 r  cam/proc_out_mem_data_in_reg[4]/Q
                         net (fo=19, routed)          4.929    11.195    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y14         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.520    38.688    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.688    
                         clock uncertainty           -0.393    38.295    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    37.558    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.558    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                 26.363    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.419ns (8.156%)  route 4.719ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          4.719    10.948    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.393    38.310    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.912    37.398    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.398    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.516ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.518ns (9.872%)  route 4.729ns (90.128%))
  Logic Levels:           0  
  Clock Path Skew:        -7.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.703 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          4.729    11.057    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.535    38.703    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.703    
                         clock uncertainty           -0.393    38.310    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.573    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.573    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 26.516    

Slack (MET) :             26.518ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.419ns (8.261%)  route 4.653ns (91.739%))
  Logic Levels:           0  
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 38.702 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     6.229 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          4.653    10.882    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.534    38.702    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.702    
                         clock uncertainty           -0.393    38.309    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909    37.400    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                 26.518    

Slack (MET) :             26.588ns  (required time - arrival time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.518ns (10.013%)  route 4.655ns (89.987%))
  Logic Levels:           0  
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 38.702 - 40.000 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.480     3.956    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.057 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.753     5.810    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.328 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          4.655    10.984    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.534    38.702    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    38.702    
                         clock uncertainty           -0.393    38.309    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.572    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.572    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 26.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.855%)  route 0.275ns (66.145%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  cam/proc_out_mem_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/proc_out_mem_data_in_reg[6]/Q
                         net (fo=19, routed)          0.275     2.288    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.004    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.288ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.604%)  route 0.279ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  cam/proc_out_mem_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  cam/proc_out_mem_data_in_reg[4]/Q
                         net (fo=19, routed)          0.279     2.291    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.004    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.726%)  route 0.283ns (63.274%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          0.283     2.319    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.004    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.326ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.700%)  route 0.276ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     2.001 r  cam/proc_out_mem_data_in_reg[7]/Q
                         net (fo=19, routed)          0.276     2.276    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.049    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.789%)  route 0.288ns (69.211%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[5]/Q
                         net (fo=19, routed)          0.288     2.287    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.049    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.784%)  route 0.228ns (58.216%))
  Logic Levels:           0  
  Clock Path Skew:        -2.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.845    cam/cam_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  cam/proc_out_mem_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  cam/proc_out_mem_addr_reg[1]/Q
                         net (fo=19, routed)          0.228     2.237    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.109    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.360ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.851%)  route 0.320ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        -2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     2.037 r  cam/proc_out_mem_data_in_reg[2]/Q
                         net (fo=19, routed)          0.320     2.357    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.871    -0.692    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.692    
                         clock uncertainty            0.393    -0.298    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.002    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.369ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.731%)  route 0.318ns (71.269%))
  Logic Levels:           0  
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.873    cam/cam_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  cam/proc_out_mem_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     2.001 r  cam/proc_out_mem_data_in_reg[0]/Q
                         net (fo=19, routed)          0.318     2.318    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242    -0.050    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (27.999%)  route 0.329ns (72.001%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[3]/Q
                         net (fo=19, routed)          0.329     2.329    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.871    -0.692    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.692    
                         clock uncertainty            0.393    -0.298    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.055    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 cam/proc_out_mem_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - cam_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.521%)  route 0.337ns (72.479%))
  Logic Levels:           0  
  Clock Path Skew:        -2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_clk_pin rise edge)
                                                      0.000     0.000 r  
    V17                                               0.000     0.000 r  CAMERA_PCLK (IN)
                         net (fo=0)                   0.000     0.000    CAMERA_PCLK
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CAMERA_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.012     1.256    CAMERA_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.282 r  CAMERA_PCLK_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.872    cam/cam_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  cam/proc_out_mem_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  cam/proc_out_mem_data_in_reg[3]/Q
                         net (fo=19, routed)          0.337     2.337    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.877    -0.686    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -0.686    
                         clock uncertainty            0.393    -0.292    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.049    cam/memo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  2.386    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.330ns  (logic 8.836ns (48.205%)  route 9.494ns (51.795%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.223    16.769    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.893 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23241/O
                         net (fo=1, routed)           0.665    17.558    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63429z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.682 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63429z51494/O
                         net (fo=1, routed)           0.000    17.682    cam/CNN_main_map/CNN_main_simple_core_inst/nx15089z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    39.121    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(7)
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                         -17.682    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.632ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
                            (2)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 8.836ns (48.587%)  route 9.350ns (51.413%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.063    16.610    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.124    16.734 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23246/O
                         net (fo=1, routed)           0.680    17.414    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62432z2
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.538 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62432z51494/O
                         net (fo=1, routed)           0.000    17.538    cam/CNN_main_map/CNN_main_simple_core_inst/nx20074z1
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    39.170    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(2)
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                 21.632    

Slack (MET) :             21.698ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.146ns  (logic 8.569ns (47.221%)  route 9.577ns (52.779%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 38.736 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.877    17.374    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34852z50466/O
                         net (fo=1, routed)           0.000    17.498    cam/CNN_main_map/CNN_main_simple_core_inst/nx34852z1
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.568    38.736    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X39Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1/C
                         clock pessimism              0.588    39.324    
                         clock uncertainty           -0.160    39.164    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.032    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_5_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 21.698    

Slack (MET) :             21.703ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 8.836ns (48.904%)  route 9.232ns (51.096%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.192    16.739    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.863 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23242/O
                         net (fo=1, routed)           0.433    17.296    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx62440z2
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.420 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix62440z51494/O
                         net (fo=1, routed)           0.000    17.420    cam/CNN_main_map/CNN_main_simple_core_inst/nx16086z1
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.029    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(6)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 21.703    

Slack (MET) :             21.830ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 8.569ns (47.578%)  route 9.442ns (52.422%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.242    15.190    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.497 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix9376z42820/O
                         net (fo=10, routed)          1.741    17.238    cam/CNN_main_map/CNN_main_simple_core_inst/nx9376z3
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    17.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix53437z50466/O
                         net (fo=1, routed)           0.000    17.362    cam/CNN_main_map/CNN_main_simple_core_inst/nx53437z1
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.564    38.732    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.160    39.160    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032    39.192    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_6_0_sva_1
  -------------------------------------------------------------------
                         required time                         39.192    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                 21.830    

Slack (MET) :             21.835ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.935ns  (logic 8.836ns (49.266%)  route 9.099ns (50.734%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          1.076    16.636    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.760 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23247/O
                         net (fo=1, routed)           0.403    17.163    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61443z2
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.287 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61443z51494/O
                         net (fo=1, routed)           0.000    17.287    cam/CNN_main_map/CNN_main_simple_core_inst/nx21071z1
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.497    38.665    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X31Y13         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)/C
                         clock pessimism              0.588    39.253    
                         clock uncertainty           -0.160    39.093    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029    39.122    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(1)
  -------------------------------------------------------------------
                         required time                         39.122    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.877ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.879ns  (logic 8.452ns (47.274%)  route 9.427ns (52.726%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.649 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.832 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/O[3]
                         net (fo=1, routed)           0.975    14.806    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[11]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.307    15.113 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix7901z1527/O
                         net (fo=20, routed)          1.993    17.107    cam/CNN_main_map/CNN_main_simple_core_inst/nx7901z2
    SLICE_X25Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.231 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix48059z44834/O
                         net (fo=1, routed)           0.000    17.231    cam/CNN_main_map/CNN_main_simple_core_inst/nx48059z1
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.481    38.649    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X25Y25         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)/C
                         clock pessimism              0.588    39.237    
                         clock uncertainty           -0.160    39.077    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    39.108    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(10)
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 21.877    

Slack (MET) :             21.950ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
                            (10)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.822ns  (logic 8.836ns (49.581%)  route 8.986ns (50.419%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.890    15.244    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.302    15.546 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z55929/O
                         net (fo=30, routed)          1.228    16.774    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z3
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.898 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23238/O
                         net (fo=1, routed)           0.151    17.049    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx63435z2
    SLICE_X29Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.173 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix63435z51494/O
                         net (fo=1, routed)           0.000    17.173    cam/CNN_main_map/CNN_main_simple_core_inst/nx29247z1
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.496    38.664    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X29Y15         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)/C
                         clock pessimism              0.588    39.252    
                         clock uncertainty           -0.160    39.092    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    39.123    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(10)
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 21.950    

Slack (MET) :             21.965ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
                            (0)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.836ns (49.488%)  route 9.019ns (50.512%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[13]
                         net (fo=1, routed)           1.324    13.117    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[1]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.241 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix19439z1320/O
                         net (fo=1, routed)           0.000    13.241    cam/CNN_main_map/CNN_main_simple_core_inst/nx19439z1
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.773 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.773    cam/CNN_main_map/CNN_main_simple_core_inst/nx19435z1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.887 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.887    cam/CNN_main_map/CNN_main_simple_core_inst/nx19431z1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.001    cam/CNN_main_map/CNN_main_simple_core_inst/nx19020z1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.115 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_12_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.115    cam/CNN_main_map/CNN_main_simple_core_inst/nx19024z1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 f  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1_add19_5_muxcy_16_CARRY4/O[2]
                         net (fo=4, routed)           0.904    15.258    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_B_if_acc_psp_sva_1[18]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.302    15.560 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix45236z23161/O
                         net (fo=30, routed)          0.946    16.506    cam/CNN_main_map/CNN_main_simple_core_inst/nx45236z4
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.630 f  cam/CNN_main_map/CNN_main_simple_core_inst/ix43222z23248/O
                         net (fo=1, routed)           0.452    17.082    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx61441z2
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124    17.206 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix61441z51494/O
                         net (fo=1, routed)           0.000    17.206    cam/CNN_main_map/CNN_main_simple_core_inst/nx22068z1
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.498    38.666    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X30Y12         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)/C
                         clock pessimism              0.588    39.254    
                         clock uncertainty           -0.160    39.094    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)        0.077    39.171    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR1_simple_aux_14_1_lpi_7(0)
  -------------------------------------------------------------------
                         required time                         39.171    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 21.965    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
                            (3)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 8.569ns (47.992%)  route 9.286ns (52.008%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 38.737 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.710    -0.648    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.806 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.715     3.521    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.645 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.645    cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     3.854 r  cam/FILTER_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.449     5.303    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/F_2_rsc_q[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.297     5.600 f  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z5410/O
                         net (fo=1, routed)           1.269     6.869    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx41218z2
    SLICE_X23Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.993 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix41218z1527/O
                         net (fo=2, routed)           0.959     7.952    cam/CNN_main_map/CNN_main_simple_core_inst/nx25076z15
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[20])
                                                      3.841    11.793 r  cam/CNN_main_map/CNN_main_simple_core_inst/DSP48E1_0/P[20]
                         net (fo=2, routed)           1.067    12.860    cam/CNN_main_map/CNN_main_simple_core_inst/z_out_18_31_12[8]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.124    12.984 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix60793z1320/O
                         net (fo=1, routed)           0.000    12.984    cam/CNN_main_map/CNN_main_simple_core_inst/nx60793z1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.517 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_4_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.517    cam/CNN_main_map/CNN_main_simple_core_inst/nx10115z1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_8_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.634    cam/CNN_main_map/CNN_main_simple_core_inst/nx64576z1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.949 r  cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1_add17_22_muxcy_12_CARRY4/O[3]
                         net (fo=35, routed)          1.475    15.424    cam/CNN_main_map/CNN_main_simple_core_inst/FOR_K_7_acc_7_psp_sva_1[15]
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.307    15.731 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46795z42819/O
                         net (fo=10, routed)          1.352    17.083    cam/CNN_main_map/CNN_main_simple_core_inst/nx46795z2
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.207 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix50915z42274/O
                         net (fo=1, routed)           0.000    17.207    cam/CNN_main_map/CNN_main_simple_core_inst/nx50915z1
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  pl_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        1.569    38.737    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)/C
                         clock pessimism              0.588    39.325    
                         clock uncertainty           -0.160    39.165    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    39.196    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_7_14_1_sva_1(3)
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 21.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.580    -0.481    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X36Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_1(9)/Q
                         net (fo=2, routed)           0.097    -0.243    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_4_14_1_sva_1[9]
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.198 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix34333z10306/O
                         net (fo=1, routed)           0.000    -0.198    cam/CNN_main_map/CNN_main_simple_core_inst/nx34333z1
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.846    -0.717    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X37Y23         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)/C
                         clock pessimism              0.249    -0.468    
                         clock uncertainty            0.160    -0.308    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091    -0.217    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_4_14_1_sva_2(9)
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.594    -0.467    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X41Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva_1(1)/Q
                         net (fo=1, routed)           0.097    -0.229    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx2882z2
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix2882z1322/O
                         net (fo=1, routed)           0.000    -0.184    cam/CNN_main_map/CNN_main_simple_core_inst/nx11263z1
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.863    -0.700    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X40Y3          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.160    -0.294    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.091    -0.203    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_i_3_0_sva(1)
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
                            (7)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.565    -0.496    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X15Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_sva_1(7)/Q
                         net (fo=1, routed)           0.098    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/nx8593z2
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix8593z802/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx59685z1
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.833    -0.730    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X14Y6          FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)/C
                         clock pessimism              0.247    -0.483    
                         clock uncertainty            0.160    -0.323    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.092    -0.231    cam/CNN_main_map/CNN_main_simple_core_inst/reg_reshape_simple_add_N_10_0_lpi_4(7)
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.558    -0.503    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7_dfm/Q
                         net (fo=2, routed)           0.098    -0.264    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR2_simple_aux_15_lpi_7_dfm
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix54454z1314/O
                         net (fo=1, routed)           0.000    -0.219    cam/CNN_main_map/CNN_main_simple_core_inst/nx26147z1
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.824    -0.739    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y18         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7/C
                         clock pessimism              0.249    -0.490    
                         clock uncertainty            0.160    -0.330    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.091    -0.239    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_15_lpi_7
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.587    -0.474    cam/VGA_clk
    SLICE_X41Y59         FDRE                                         r  cam/vga_dbg_reg[data][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cam/vga_dbg_reg[data][1][6]/Q
                         net (fo=1, routed)           0.122    -0.211    cam/vga_dbg_reg[data_n_0_][1][6]
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.857    -0.706    cam/VGA_clk
    SLICE_X40Y59         FDRE                                         r  cam/VGA_Go_reg[6]/C
                         clock pessimism              0.245    -0.461    
                         clock uncertainty            0.160    -0.300    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.070    -0.230    cam/VGA_Go_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
                            (5)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
                            (5)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.553    -0.508    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7_dfm(5)/Q
                         net (fo=2, routed)           0.100    -0.267    cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/CR3_simple_aux_14_1_lpi_7_dfm[5]
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  cam/CNN_main_map/CNN_main_simple_core_inst/CNN_main_simple_core_core_fsm_inst/ix49476z51494/O
                         net (fo=1, routed)           0.000    -0.222    cam/CNN_main_map/CNN_main_simple_core_inst/nx32591z1
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.819    -0.744    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y20         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.160    -0.335    
    SLICE_X23Y20         FDRE (Hold_fdre_C_D)         0.091    -0.244    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR3_simple_aux_14_1_lpi_7(5)
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cam/vga_dbg_reg[data][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/VGA_Go_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.586    -0.475    cam/VGA_clk
    SLICE_X42Y61         FDRE                                         r  cam/vga_dbg_reg[data][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  cam/vga_dbg_reg[data][1][7]/Q
                         net (fo=1, routed)           0.110    -0.201    cam/vga_dbg_reg[data_n_0_][1][7]
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.856    -0.707    cam/VGA_clk
    SLICE_X43Y61         FDRE                                         r  cam/VGA_Go_reg[7]/C
                         clock pessimism              0.245    -0.462    
                         clock uncertainty            0.160    -0.301    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.072    -0.229    cam/VGA_Go_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/Q
                         net (fo=2, routed)           0.108    -0.257    cam/CNN_main_map/CNN_main_simple_core_inst/nx11277z7
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix10937z61762/O
                         net (fo=1, routed)           0.000    -0.212    cam/CNN_main_map/CNN_main_simple_core_inst/nx10937z1
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.091    -0.242    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
                            (6)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
                            (6)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.555    -0.506    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X26Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_2(6)/Q
                         net (fo=3, routed)           0.109    -0.256    cam/CNN_main_map/CNN_main_simple_core_inst/Prob_1_14_1_sva_2[6]
    SLICE_X27Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix46180z61934/O
                         net (fo=1, routed)           0.000    -0.211    cam/CNN_main_map/CNN_main_simple_core_inst/nx46180z1
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.820    -0.743    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X27Y22         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.242    cam/CNN_main_map/CNN_main_simple_core_inst/reg_Prob_1_14_1_sva_1(6)
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.557    -0.504    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X22Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7(9)/Q
                         net (fo=3, routed)           0.109    -0.254    cam/CNN_main_map/CNN_main_simple_core_inst/CR2_simple_aux_14_1_lpi_7[9]
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  cam/CNN_main_map/CNN_main_simple_core_inst/ix23928z1511/O
                         net (fo=1, routed)           0.000    -0.209    cam/CNN_main_map/CNN_main_simple_core_inst/nx23928z1
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  pl_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1254, routed)        0.823    -0.740    cam/CNN_main_map/CNN_main_simple_core_inst/clk
    SLICE_X23Y16         FDRE                                         r  cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.160    -0.331    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.091    -0.240    cam/CNN_main_map/CNN_main_simple_core_inst/reg_CR2_simple_aux_14_1_lpi_7_dfm(9)
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.031    





