module data_modulus_phase # (
    parameter _DATA_WIDTH = 14,
    parameter _FIFO_DEPTH = 16384,
    parameter _COUNTER_WIDTH = 14
    
    )
(
    input             clk,
    input             rst_n,
    input             aclken,
    // FFT STï¿½Ó¿ï¿½
    input   [_DATA_WIDTH:0]     source_real,   // Êµï¿½ï¿½ ï¿½Ð·ï¿½ï¿½ï¿½ï¿½ï¿½
    input   [_DATA_WIDTH:0]     source_imag,   // ï¿½é²¿ ï¿½Ð·ï¿½ï¿½ï¿½ï¿½ï¿½
    input             source_eop,    // FFTï¿½ï¿½ï¿½ï¿½Í¨ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½Ý±ï¿½Ö¾ï¿½Åºï¿?
    input             source_valid,  // ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ÅºÅ£ï¿½FFTï¿½ä»»ï¿½ï¿½Éºó£?´ï¿½ï¿½Åºï¿½ï¿½Ã¸ß£ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    // È¡Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý½Ó¿ï¿½
    output  [15:0]    data_modulus,  // È¡Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    output            data_eop,      // È¡Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö¹ï¿½Åºï¿?
    output            data_valid,    // È¡Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿?

    output [_COUNTER_WIDTH - 1 :0] modulus_cnt,
    output [_COUNTER_WIDTH - 1 :0] phase_cnt,
    // È¡ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý½Ó¿ï¿½
    output  [15:0]    data_phase,    // È¡ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    output            phase_valid    // È¡ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿?
);

// reg define
reg  [2*_DATA_WIDTH - 1 :0]    source_data;         // Ô­ï¿½ï¿½Æ½ï¿½ï¿½ï¿½ï¿½
reg  [_DATA_WIDTH - 1 :0]     data_real;           // Êµï¿½ï¿½Ô­ï¿½ï¿½
reg  [_DATA_WIDTH - 1 :0]     data_imag;           // ï¿½é²¿Ô­ï¿½ï¿½
reg  [_DATA_WIDTH - 1 :0]     source_valid_d;
reg  [_DATA_WIDTH - 1 :0]     source_eop_d;

// parameter _FIFO_DEPTH_LOG2 = 14;
parameter _FIFO_DEPTH_LOG2 = $clog2(_FIFO_DEPTH);

reg [_COUNTER_WIDTH - 1 :0] modulus_cnt;
reg [_COUNTER_WIDTH - 1 :0] phase_cnt;

assign  data_eop = source_eop_d[7];

// È¡Êµï¿½ï¿½ï¿½ï¿½ï¿½é²¿ï¿½ï¿½Æ½ï¿½ï¿½ï¿½ï¿½
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        source_data <= 'd0;
        data_real   <= 'd0;
        data_imag   <= 'd0;
    end
    else begin
        if(source_real[_DATA_WIDTH] == 1'b0)             // ï¿½É²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô?ï¿½ï¿½
            data_real <= source_real[_DATA_WIDTH - 1 :0];
        else
            data_real <= ~source_real[_DATA_WIDTH - 1 :0] + 1'b1;
            
        if(source_imag[_DATA_WIDTH] == 1'b0)             // ï¿½É²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô?ï¿½ï¿½
            data_imag <= source_imag[_DATA_WIDTH - 1 :0];
        else
            data_imag <= ~source_imag[_DATA_WIDTH - 1 :0] + 1'b1;

        source_data <= (data_real * data_real) + (data_imag * data_imag); // ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½Æ½ï¿½ï¿½ï¿½ï¿½
    end
end
  
// ï¿½ï¿½ï¿½ÅºÅ½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        source_eop_d   <= 8'd0;
        source_valid_d <= 8'd0;
    end
    else begin
        source_valid_d <= {source_valid_d[6:0], source_valid};
        source_eop_d   <= {source_eop_d[6:0], source_eop};
    end
end
//create modulus_cnt
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        modulus_cnt <= 'h0;
    end
    else if(source_valid_d[0] == 1'b1) begin
        modulus_cnt <= modulus_cnt + 1'b1;
    end
    else begin
        modulus_cnt <= 'h0;
    end
end
//create phase_cnt
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        phase_cnt <= 'h0;
    end
    else if(source_valid_d[0] == 1'b1) begin
        phase_cnt <= phase_cnt + 1'b1;
    end
    else begin
        phase_cnt <= 'h0;
    end
end


// ï¿½ï¿½ï¿½ï¿½cordicÄ£ï¿½é£¬ï¿½ï¿½ï¿½Ð¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£
cordic_0 u_cordic_0 (
    .aclk(clk),
    .aclken(aclken),
    .aresetn(rst_n),
    .s_axis_cartesian_tvalid(source_valid_d[1]),
    .s_axis_cartesian_tdata({4'h0,source_data}),
    .m_axis_dout_tvalid(data_valid),
    // .m_axis_dout_tlast(),
    .m_axis_dout_tdata(data_modulus)
);

// ï¿½ï¿½ï¿½ï¿½ï¿½Ú¶ï¿½ï¿½ï¿½cordicÄ£ï¿½é£¬ï¿½ï¿½ï¿½ï¿½arctanï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»
cordic_1 u_cordic_1 (
    .aclk(clk),
    .aclken(aclken),
    .aresetn(rst_n),
    .s_axis_cartesian_tvalid(source_valid_d[1]),
    .s_axis_cartesian_tdata({data_real, data_imag}),
    .m_axis_dout_tvalid(phase_valid),
    .m_axis_dout_tdata(data_phase)
);

endmodule
