Analysis & Synthesis report for 305MiniProject
Thu May 11 13:59:14 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated
  6. Source assignments for renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component|altsyncram_ltg1:auto_generated
  7. Source assignments for renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated
  8. Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BIRD_ROM
  9. Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BGKGRD_ROM
 11. Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: renderer:C1|text_renderer:SCORE_TEXT
 13. Parameter Settings for User Entity Instance: renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component
 14. Port Connectivity Checks: "collision:C6"
 15. Port Connectivity Checks: "MOUSE:C4"
 16. Port Connectivity Checks: "player_update:C3"
 17. Port Connectivity Checks: "renderer:C1|text_renderer:SCORE_TEXT"
 18. Port Connectivity Checks: "renderer:C1|sprite_rom:BGKGRD_ROM"
 19. Port Connectivity Checks: "renderer:C1"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 11 13:59:14 2023               ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; 305MiniProject                                  ;
; Top-level Entity Name       ; main                                            ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; main               ; 305MiniProject     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component|altsyncram_ltg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BIRD_ROM ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; sprite_file    ; ROM/BRD3_ROM.mif ; String                                   ;
; addr_width     ; 5                ; Signed Integer                           ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 13                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ROM/BRD3_ROM.mif     ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ppg1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BGKGRD_ROM ;
+----------------+-------------------+-------------------------------------------+
; Parameter Name ; Value             ; Type                                      ;
+----------------+-------------------+-------------------------------------------+
; sprite_file    ; ROM/REAL_BACK.mif ; String                                    ;
; addr_width     ; 5                 ; Signed Integer                            ;
+----------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 13                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ROM/REAL_BACK.mif    ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ltg1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|text_renderer:SCORE_TEXT ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; str            ; SCORE ; String                                                   ;
; size           ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; ROM/TCGROM.mif       ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ahg1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "collision:C6"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; collided ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOUSE:C4"                                                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_button        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_column ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player_update:C3"                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; hittoporbottom ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "renderer:C1|text_renderer:SCORE_TEXT" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; x[10..5] ; Input ; Info     ; Stuck at GND                       ;
; x[3..0]  ; Input ; Info     ; Stuck at GND                       ;
; x[4]     ; Input ; Info     ; Stuck at VCC                       ;
; y[9..5]  ; Input ; Info     ; Stuck at GND                       ;
; y[3..0]  ; Input ; Info     ; Stuck at GND                       ;
; y[4]     ; Input ; Info     ; Stuck at VCC                       ;
+----------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "renderer:C1|sprite_rom:BGKGRD_ROM"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; visible ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "renderer:C1"                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; score ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu May 11 13:59:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 305MiniProject -c 305MiniProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/score_tracker.vhd
    Info (12022): Found design unit 1: score_tracker-track File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 24
    Info (12023): Found entity 1: score_tracker File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/lfsr.vhd
    Info (12022): Found design unit 1: LFSR-LFSRbehaviour File: H:/Documents/305-MiniProject/modelsim/lfsr.vhd Line: 14
    Info (12023): Found entity 1: LFSR File: H:/Documents/305-MiniProject/modelsim/lfsr.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/text_renderer.vhd
    Info (12022): Found design unit 1: text_renderer-behave File: H:/Documents/305-MiniProject/modelsim/text_renderer.vhd Line: 16
    Info (12023): Found entity 1: text_renderer File: H:/Documents/305-MiniProject/modelsim/text_renderer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: H:/Documents/305-MiniProject/modelsim/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: H:/Documents/305-MiniProject/modelsim/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/collision.vhd
    Info (12022): Found design unit 1: collision-behaviour File: H:/Documents/305-MiniProject/modelsim/collision.vhd Line: 18
    Info (12023): Found entity 1: collision File: H:/Documents/305-MiniProject/modelsim/collision.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file /documents/305-miniproject/modelsim/types.vhd
    Info (12022): Found design unit 1: types File: H:/Documents/305-MiniProject/modelsim/types.vhd Line: 6
    Info (12022): Found design unit 2: constants File: H:/Documents/305-MiniProject/modelsim/types.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/pipes.vhd
    Info (12022): Found design unit 1: pipes-construction File: H:/Documents/305-MiniProject/modelsim/pipes.vhd Line: 20
    Info (12023): Found entity 1: pipes File: H:/Documents/305-MiniProject/modelsim/pipes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/sprite_rom.vhd
    Info (12022): Found design unit 1: sprite_rom-behave File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 27
    Info (12023): Found entity 1: sprite_rom File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: H:/Documents/305-MiniProject/modelsim/vga_sync.vhd Line: 15
    Info (12023): Found entity 1: VGA_SYNC File: H:/Documents/305-MiniProject/modelsim/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/renderer.vhd
    Info (12022): Found design unit 1: renderer-behave File: H:/Documents/305-MiniProject/modelsim/renderer.vhd Line: 31
    Info (12023): Found entity 1: renderer File: H:/Documents/305-MiniProject/modelsim/renderer.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/player_update.vhd
    Info (12022): Found design unit 1: player_update-rtl File: H:/Documents/305-MiniProject/modelsim/player_update.vhd Line: 21
    Info (12023): Found entity 1: player_update File: H:/Documents/305-MiniProject/modelsim/player_update.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/main.vhd
    Info (12022): Found design unit 1: main-behave File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 21
    Info (12023): Found entity 1: main File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 6
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at main.vhd(15): used implicit default value for signal "Collided" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at main.vhd(17): used implicit default value for signal "scoreTens" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at main.vhd(136): used implicit default value for signal "RandomReset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 136
Info (12128): Elaborating entity "renderer" for hierarchy "renderer:C1" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 154
Info (12128): Elaborating entity "sprite_rom" for hierarchy "renderer:C1|sprite_rom:BIRD_ROM" File: H:/Documents/305-MiniProject/modelsim/renderer.vhd Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
Info (12130): Elaborated megafunction instantiation "renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
Info (12133): Instantiated megafunction "renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component" with the following parameter: File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM/BRD3_ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppg1.tdf
    Info (12023): Found entity 1: altsyncram_ppg1 File: H:/Documents/305-MiniProject/quartus/db/altsyncram_ppg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ppg1" for hierarchy "renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_rom" for hierarchy "renderer:C1|sprite_rom:BGKGRD_ROM" File: H:/Documents/305-MiniProject/modelsim/renderer.vhd Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
Info (12130): Elaborated megafunction instantiation "renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
Info (12133): Instantiated megafunction "renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component" with the following parameter: File: H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd Line: 58
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM/REAL_BACK.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltg1.tdf
    Info (12023): Found entity 1: altsyncram_ltg1 File: H:/Documents/305-MiniProject/quartus/db/altsyncram_ltg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ltg1" for hierarchy "renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component|altsyncram_ltg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "text_renderer" for hierarchy "renderer:C1|text_renderer:SCORE_TEXT" File: H:/Documents/305-MiniProject/modelsim/renderer.vhd Line: 167
Info (12128): Elaborating entity "char_rom" for hierarchy "renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM" File: H:/Documents/305-MiniProject/modelsim/text_renderer.vhd Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component" File: H:/Documents/305-MiniProject/modelsim/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component" with the following parameter: File: H:/Documents/305-MiniProject/modelsim/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM/TCGROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahg1.tdf
    Info (12023): Found entity 1: altsyncram_ahg1 File: H:/Documents/305-MiniProject/quartus/db/altsyncram_ahg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ahg1" for hierarchy "renderer:C1|text_renderer:SCORE_TEXT|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:C2" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 170
Info (12128): Elaborating entity "player_update" for hierarchy "player_update:C3" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at player_update.vhd(14): used explicit default value for signal "NewX" because signal was never assigned a value File: H:/Documents/305-MiniProject/modelsim/player_update.vhd Line: 14
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:C4" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 187
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305-MiniProject/modelsim/mouse.vhd Line: 157
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:C5" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 197
Info (12128): Elaborating entity "collision" for hierarchy "collision:C6" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 206
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:C7" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 215
Info (12128): Elaborating entity "score_tracker" for hierarchy "score_tracker:C8" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 221
Warning (10543): VHDL Variable Declaration warning at score_tracker.vhd(28): used default initial value for variable "v_CurrentPipeX" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 28
Warning (10543): VHDL Variable Declaration warning at score_tracker.vhd(29): used default initial value for variable "v_CurrentTopPipeY" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 29
Warning (10543): VHDL Variable Declaration warning at score_tracker.vhd(30): used default initial value for variable "v_CurrentBottomPipeY" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations. File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 30
Warning (10492): VHDL Process Statement warning at score_tracker.vhd(39): signal "PlayerY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 39
Warning (10873): Using initial value X (don't care) for net "TotalScore" at score_tracker.vhd(33) File: H:/Documents/305-MiniProject/modelsim/score_tracker.vhd Line: 33
Info (12128): Elaborating entity "BCD_to_SevenSeg" for hierarchy "BCD_to_SevenSeg:C9" File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 233
Error (12014): Net "scoreOnes[6]", which fans out to "scoreOnes[6]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[6]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[6]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[5]", which fans out to "scoreOnes[5]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[5]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[5]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[4]", which fans out to "scoreOnes[4]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[4]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[4]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[3]", which fans out to "scoreOnes[3]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[3]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[3]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[2]", which fans out to "scoreOnes[2]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[2]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[2]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[1]", which fans out to "scoreOnes[1]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[1]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[1]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Error (12014): Net "scoreOnes[0]", which fans out to "scoreOnes[0]", cannot be assigned more than one value File: H:/Documents/305-MiniProject/modelsim/main.vhd Line: 16
    Error (12015): Net is fed by "BCD_to_SevenSeg:C9|SevenSeg_out[0]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
    Error (12015): Net is fed by "BCD_to_SevenSeg:C10|SevenSeg_out[0]" File: H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd Line: 9
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 16 warnings
    Error: Peak virtual memory: 4864 megabytes
    Error: Processing ended: Thu May 11 13:59:14 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:17


