-- -------------------------------------------------------------
-- 
-- File Name: /mnt/data/NIH/simulink_models/models/flanger/hdlsrc/flanger/variable_delay.vhd
-- Created: 2019-10-02 17:07:54
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: variable_delay
-- Source Path: flanger/flanger_dataplane/Avalon Data Processing/Left Channel Processing/variable delay
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY variable_delay IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        data_in                           :   IN    std_logic_vector(39 DOWNTO 0);  -- sfix40_En32
        delay                             :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
        Enable_out5                       :   IN    std_logic;
        data_out                          :   OUT   std_logic_vector(39 DOWNTO 0)  -- sfix40_En32
        );
END variable_delay;


ARCHITECTURE rtl OF variable_delay IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT read_address_generator
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          delay                           :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          write_addr                      :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          Enable_out5                     :   IN    std_logic;
          read_addr                       :   OUT   std_logic_vector(8 DOWNTO 0)  -- ufix9
          );
  END COMPONENT;

  COMPONENT SimpleDualPortRAM_generic
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          wr_din                          :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          rd_dout                         :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : read_address_generator
    USE ENTITY work.read_address_generator(rtl);

  FOR ALL : SimpleDualPortRAM_generic
    USE ENTITY work.SimpleDualPortRAM_generic(rtl);

  -- Signals
  SIGNAL enb_gated                        : std_logic;
  SIGNAL write_address_generator_out1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL read_address_generator_out1      : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL enb_gated_1                      : std_logic;
  SIGNAL Simple_Dual_Port_RAM_out1        : std_logic_vector(39 DOWNTO 0);  -- ufix40

BEGIN
  u_read_address_generator : read_address_generator
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              delay => delay,  -- ufix9
              write_addr => std_logic_vector(write_address_generator_out1),  -- ufix9
              Enable_out5 => Enable_out5,
              read_addr => read_address_generator_out1  -- ufix9
              );

  u_Simple_Dual_Port_RAM : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 9,
                 DataWidth => 40
                 )
    PORT MAP( clk => clk,
              enb => enb_gated_1,
              wr_din => data_in,
              wr_addr => std_logic_vector(write_address_generator_out1),
              wr_en => Constant_out1,
              rd_addr => read_address_generator_out1,
              rd_dout => Simple_Dual_Port_RAM_out1
              );

  enb_gated <= Enable_out5 AND enb;

  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 511
  -- 
  write_address_generator_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      write_address_generator_out1 <= to_unsigned(16#000#, 9);
    ELSIF rising_edge(clk) THEN
      IF enb_gated = '1' THEN
        write_address_generator_out1 <= write_address_generator_out1 + to_unsigned(16#001#, 9);
      END IF;
    END IF;
  END PROCESS write_address_generator_process;


  Constant_out1 <= '1';

  enb_gated_1 <= Enable_out5 AND enb;

  data_out <= Simple_Dual_Port_RAM_out1;

END rtl;

