chip {
    io: [
        input,
        input,
    ],
    cabs: [
        cab 1 with clocks 1, 3 {
            cams: [
                Integrator as integ1 {
                    reset: true,
                    integ_const: 8,
                },
            ],
        },
        cab 2 with clocks 1, 3 {
            cams: [
                Integrator as integ2 {
                    reset: true,
                    integ_const: 8,
                },
            ],
        },
        cab 3 with clocks 1, 3 {
            cams: [
                Integrator as integ3 {
                    reset: true,
                    integ_const: 8,
                },
            ],
        },
        cab 4 with clocks 1, 3 {
            cams: [
                Integrator as integ4 {
                    reset: true,
                    integ_const: 8,
                },
            ],
        },
    ],
    routing: [
        io1 -> integ1,
        io2 -> integ1:cmp,
        
        io1 -> integ2,
        io2 -> integ2:cmp,
        
        io1 -> integ3,
        io2 -> integ3:cmp,
        
        io1 -> integ4,
        io2 -> integ4:cmp,
    ],
}
