<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="wave_gen_ver_s6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/char_fifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/char_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/char_fifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/char_fifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/clk_core.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/clk_core.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/clk_core.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/samp_ram.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/samp_ram.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/samp_ram.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="wave_gen.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wave_gen.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wave_gen.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wave_gen.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wave_gen.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="wave_gen.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wave_gen.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="wave_gen.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="wave_gen.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="wave_gen.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wave_gen.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="wave_gen.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wave_gen.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wave_gen.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="wave_gen.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="wave_gen.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="wave_gen.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wave_gen.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="wave_gen.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wave_gen.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="wave_gen_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wave_gen_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wave_gen_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wave_gen_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="wave_gen_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wave_gen_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wave_gen_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="wave_gen_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="wave_gen_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wave_gen_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wave_gen_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="wave_gen_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="wave_gen_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wave_gen_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384977998" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384977998" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5126700638535381953" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384977998" xil_pn:in_ck="-4773031315194677944" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2829982152511824995" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/char_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/char_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/clk_core.v"/>
      <outfile xil_pn:name="ipcore_dir/samp_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/samp_ram.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384977998" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3428001345211968061" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384977998" xil_pn:in_ck="8362973823084251061" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384977998" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6830796344791178579" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384978020" xil_pn:in_ck="2134396169673338287" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8089864025625556548" xil_pn:start_ts="1384977998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="wave_gen.lso"/>
      <outfile xil_pn:name="wave_gen.ngc"/>
      <outfile xil_pn:name="wave_gen.ngr"/>
      <outfile xil_pn:name="wave_gen.prj"/>
      <outfile xil_pn:name="wave_gen.stx"/>
      <outfile xil_pn:name="wave_gen.syr"/>
      <outfile xil_pn:name="wave_gen.xst"/>
      <outfile xil_pn:name="wave_gen_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1384978020" xil_pn:in_ck="-2389497278816765538" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894342378689518" xil_pn:start_ts="1384978020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384978025" xil_pn:in_ck="-7276012832694777443" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2464275154440199932" xil_pn:start_ts="1384978020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="wave_gen.bld"/>
      <outfile xil_pn:name="wave_gen.ngd"/>
      <outfile xil_pn:name="wave_gen_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1384978053" xil_pn:in_ck="-4948620471531922333" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="3336218408344762823" xil_pn:start_ts="1384978025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="wave_gen.pcf"/>
      <outfile xil_pn:name="wave_gen_map.map"/>
      <outfile xil_pn:name="wave_gen_map.mrp"/>
      <outfile xil_pn:name="wave_gen_map.ncd"/>
      <outfile xil_pn:name="wave_gen_map.ngm"/>
      <outfile xil_pn:name="wave_gen_map.xrpt"/>
      <outfile xil_pn:name="wave_gen_summary.xml"/>
      <outfile xil_pn:name="wave_gen_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1384978078" xil_pn:in_ck="-8137613508747512452" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1384978053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="wave_gen.ncd"/>
      <outfile xil_pn:name="wave_gen.pad"/>
      <outfile xil_pn:name="wave_gen.par"/>
      <outfile xil_pn:name="wave_gen.ptwx"/>
      <outfile xil_pn:name="wave_gen.unroutes"/>
      <outfile xil_pn:name="wave_gen.xpi"/>
      <outfile xil_pn:name="wave_gen_pad.csv"/>
      <outfile xil_pn:name="wave_gen_pad.txt"/>
      <outfile xil_pn:name="wave_gen_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1384978084" xil_pn:in_ck="6168696624992201455" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1384978079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="wave_gen.ut"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1384978078" xil_pn:in_ck="-7365668801959990817" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1384978070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="wave_gen.twr"/>
      <outfile xil_pn:name="wave_gen.twx"/>
    </transform>
  </transforms>

</generated_project>
