m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/oliver/intelFPGA_lite_19.1/quartus
valtera_external_memory_bfm
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1574248610
!i10b 1
!s100 LTGG46WLZkenh[lbEAKK<0
I;4``HZQQ_50RS@D5KFB2f1
Z0 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_external_memory_bfm_sv_unit
S1
Z1 d/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/simulation
Z2 w1574244318
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv
L0 31
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1574248610.000000
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv|
!s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vboard
Z6 !s110 1574248890
!i10b 1
!s100 UZ7j7ablH8XoTTooZ_1L>1
Ik7k@dbRK4m5]zgcI@ZZUb0
R0
R1
w1573658699
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1574248890.000000
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v|
!s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v|
!i113 1
R4
R5
vcontroller
Z8 !s110 1574248943
!i10b 1
!s100 R[81c9PUYd6@aJ2]D9hlb3
IEKjY_D[Ke3E3ZRR[17DPF0
R0
R1
Z9 w1574246558
Z10 8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
Z11 F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
L0 19
R3
r1
!s85 0
31
Z12 !s108 1574248943.000000
Z13 !s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v|
Z14 !s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v|
!i113 1
R4
R5
vReset_Delay
R8
!i10b 1
!s100 dHN_gLf;L2j9`fZ8VE5hX1
I^U@KlaCPzG@9D5MWa4ALk0
R0
R1
R9
R10
R11
L0 1
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R4
R5
n@reset_@delay
vtestbench
R6
!i10b 1
!s100 dG59UCK_kc?23fdlgik7W3
I@;_b]MHmhXE[iAN=X7dKS1
R0
R1
w1574246648
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
L0 3
R3
r1
!s85 0
31
R7
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v|
!s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v|
!i113 1
R4
R5
vtestram
!s110 1574248880
!i10b 1
!s100 e=:Rzj`[a5gAA;Z6>R>8b1
IJEBfMR?KZZ2cdXSC9BVVD1
R0
R1
R2
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
L0 6
R3
r1
!s85 0
31
!s108 1574248880.000000
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v|
!s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v|
!i113 1
R4
R5
vVGA_Controller
R6
!i10b 1
!s100 PRFzOaQ`_em6:LB30C8SL3
I5[Od5^CbHzg4OM<o3]0ff2
R0
R1
w1283214498
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Param.h
L0 8
R3
r1
!s85 0
31
R7
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Param.h|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v|
!s90 -reportprogress|300|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v|
!i113 1
R4
R5
n@v@g@a_@controller
vvgadll
R6
!i10b 1
!s100 40DiizV9KacBngWH@kC<V0
I`hS`eI@EfOW30[k7Q;M1U1
R0
R1
w1573650090
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v
L0 35
R3
r1
!s85 0
31
R7
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v|
!s90 -reportprogress|30|-work|work|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v|
!i113 1
R4
R5
