HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_desgin.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/85||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_desgin.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/86||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_desgin.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/87||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_desgin.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/88||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_desgin.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/89||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit cnt_cam_clk[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_desgin.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/108||ov7670_ctrl_reg.v(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\ov7670_ctrl_reg.v'/linenumber/455
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cnt_cam_clk[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_desgin.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/109||ov7670_ctrl_reg.v(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\ov7670_ctrl_reg.v'/linenumber/455
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register pr_ctrl_st.||sccb_desgin.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/110||ov7670_ctrl_reg.v(536);liberoaction://cross_probe/hdl/file/'<project>\hdl\ov7670_ctrl_reg.v'/linenumber/536
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register pr_sccb_st.||sccb_desgin.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/119||sccb_master.v(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\sccb_master.v'/linenumber/234
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_desgin.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/130||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_desgin.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/243||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_desgin.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/261||null;null
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/264||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/265||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/266||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/267||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/268||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 97 sequential elements including top_ov7670_0.controller.i_sccb.pr_sccb_st[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_desgin.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/299||sccb_master.v(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\sccb_master.v'/linenumber/234
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_desgin.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/301||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_desgin.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/360||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_desgin.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/376||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/381||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/382||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/383||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/384||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_desgin.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/385||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO231||@N: Found counter in view:work.sccb_master(verilog) instance cnt_sclk_div4[6:0] ||sccb_desgin.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/400||sccb_master.v(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\sccb_master.v'/linenumber/160
Implementation;Synthesis||MO231||@N: Found counter in view:work.ov7670_ctrl_reg(verilog) instance cnt_reg[5:0] ||sccb_desgin.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/408||ov7670_ctrl_reg.v(486);liberoaction://cross_probe/hdl/file/'<project>\hdl\ov7670_ctrl_reg.v'/linenumber/486
Implementation;Synthesis||MO231||@N: Found counter in view:work.ov7670_ctrl_reg(verilog) instance cnt300ms[24:0] ||sccb_desgin.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/409||ov7670_ctrl_reg.v(592);liberoaction://cross_probe/hdl/file/'<project>\hdl\ov7670_ctrl_reg.v'/linenumber/592
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_206 ||sccb_desgin.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/443||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||sccb_desgin.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_desgin.srr'/linenumber/493||null;null
