// Seed: 4081496004
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3
);
  wire [(  -1  ) : 1] id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_0 = 0;
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd68
) (
    input  tri0  id_0,
    input  wor   id_1,
    input  uwire _id_2,
    output wire  id_3
);
  wire id_5;
  case ((-1))
    -1 == -1: always @(id_0 == -1'b0) if (-1) assume (-1);
    1: logic [id_2 : 1] id_6 = -1;
  endcase
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
