{
  "DESIGN_NAME": "timer_peripheral",
  "VERILOG_FILES": "dir::src/timer_peripheral.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,
  "FP_CORE_UTIL": 45,
  "PL_TARGET_DENSITY": 0.55,
  "RUN_CTS": true
}
