<p><strong>Study</strong>:  Attempt made to show how the timing is faring from 7nm – 5nm.  Focused only on timing numbers, didn’t review area numbers.</p><p><strong>Config: Hw_config_10_lite</strong></p><p><strong>Flow: DC, DCNXT, RTLA</strong></p><p><strong>Syn Variables: Clock Freq 1.6G, 5% ULVT, 15% clock uncertainty,  default floorplan created by the tools </strong></p><p><strong>Single Corner (SC):  ssgnp_0p675v_125c_rcworst_CCworst_T</strong></p><p><strong>Multi Corners (MC): ssgnp_0p675v_125c_cworst_CCworst_T.rcworst_CCworst_T, ssgnp_0p675v_m40c_cworst_CCworst_T.cworst_CCworst_T</strong></p><div class="table-wrap"><table data-layout="default" data-local-id="a5649fe1-9b49-42a5-9d01-01ff2e83bf80" class="confluenceTable"><colgroup><col style="width: 81.0px;"/><col style="width: 81.0px;"/><col style="width: 82.0px;"/><col style="width: 73.0px;"/><col style="width: 95.0px;"/><col style="width: 184.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>TechNode</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Blocks</strong></p></th><th class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th class="confluenceTh"><p><strong>Synth Checks</strong></p></th><th class="confluenceTh"><p><strong>Synth Variables</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_7nm_dct_sc/top_metrics.html" rel="nofollow">7nm</a></p></td><td class="confluenceTd"><p>Ncore3.4 hw_10_lite</p></td><td class="confluenceTd"><p>dce_a</p><p>dmi_a</p><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>DCT</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_7nm_dct_sc/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>Single Corner, 5% ULVT, 15% clock uncertainty, snps memories, default floorplan by tool.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_sc/top_metrics.html" rel="nofollow">5nm</a></p></td><td class="confluenceTd"><p>Ncore3.4 hw_10_lite</p></td><td class="confluenceTd"><p>dce_a</p><p>dmi_a</p><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>DCNXT</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_sc/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>Single Corner, 5% ULVT, 15% clock uncertainty, tsmc generic memories, default floorplan by tool.</p></td></tr></tbody></table></div><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/192020481/image-20230324-190410.png?api=v2"></span><div class="table-wrap"><table data-layout="default" data-local-id="5edeec1b-a417-4356-857a-531d662f2566" class="confluenceTable"><colgroup><col style="width: 81.0px;"/><col style="width: 81.0px;"/><col style="width: 82.0px;"/><col style="width: 82.0px;"/><col style="width: 96.0px;"/><col style="width: 174.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>TechNode</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Blocks</strong></p></th><th class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th class="confluenceTh"><p><strong>Synth Checks</strong></p></th><th class="confluenceTh"><p><strong>Synth Variables</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_mcmm/top_metrics.html" rel="nofollow">5nm</a></p></td><td class="confluenceTd"><p>Ncore3.4 hw_10_lite</p></td><td class="confluenceTd"><p>dce_a</p><p>dmi_a</p><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>DCNXT</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_mcmm/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>Multi Corner, 5% ULVT, 15% clock uncertainty, tsmc generic memories, default floorplan by tool.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_rtla/top_metrics.html" rel="nofollow">5nm</a></p></td><td class="confluenceTd"><p>Ncore3.4 hw_10_lite</p></td><td class="confluenceTd"><p>dce_a</p><p>dmi_a</p><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>RTLA</p><p>(with ULVT)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Multi Corner, 5% ULVT, 15% clock uncertainty, tsmc generic memories, default floorplan by tool.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_rtla_noULVT/top_metrics.html" rel="nofollow">5nm</a></p></td><td class="confluenceTd"><p>Ncore3.4 hw_10_lite</p></td><td class="confluenceTd"><p>dce_a</p><p>dmi_a</p><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>RTLA</p><p>(with noULVT)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Multi Corner, <strong>0% ULVT</strong>, 15% clock uncertainty, tsmc generic memories, default floorplan by tool.</p></td></tr></tbody></table></div><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/192020481/image-20230324-183542.png?api=v2"></span><p><strong><u>My analysis:</u></strong></p><ol start="1"><li><p>Timing improved in 5nm than 7nm. See table1 &amp; 2 below based on single corners.</p><ol start="1"><li><p>Cells are faster in 5nm. </p></li><li><p>DCNXT has better timing optimization engine.</p></li><li><p>However, RC delays are more dominant.</p></li></ol></li><li><p>Multi Corner synthesis is better optimized compared to single corner optimization. See Table 3.</p></li><li><p>Comparing DCNXT vs RTLA 5nm Multi corner results, RTLA timing has almost clean. See Table 4.</p><ol start="1"><li><p>however, RTLA paths have high Logic levels than DCNXT synthesis – this could be a potential problem to converge the timing in physical implementation.</p></li></ol></li><li><p>Table 5 shows the timing in RTLA without ULVT.</p></li></ol><p> </p>