FIRRTL version 1.2.0
circuit Convert :
  module Convert :
    input clock : Clock
    input reset : UInt<1>
    input io_vec_0 : UInt<8> @[src/main/scala/Convert.scala 5:14]
    input io_vec_1 : UInt<8> @[src/main/scala/Convert.scala 5:14]
    input io_vec_2 : UInt<8> @[src/main/scala/Convert.scala 5:14]
    input io_vec_3 : UInt<8> @[src/main/scala/Convert.scala 5:14]
    output io_int32 : UInt<32> @[src/main/scala/Convert.scala 5:14]
    input io_in : UInt<8> @[src/main/scala/Convert.scala 5:14]
    input io_in2 : UInt<16> @[src/main/scala/Convert.scala 5:14]
    output io_out : UInt<24> @[src/main/scala/Convert.scala 5:14]

    node vec_1 = io_vec_1 @[src/main/scala/Convert.scala 15:17 19:7]
    node vec_0 = io_vec_0 @[src/main/scala/Convert.scala 15:17 19:7]
    node word_lo = cat(vec_1, vec_0) @[src/main/scala/Convert.scala 16:18]
    node vec_3 = io_vec_3 @[src/main/scala/Convert.scala 15:17 19:7]
    node vec_2 = io_vec_2 @[src/main/scala/Convert.scala 15:17 19:7]
    node word_hi = cat(vec_3, vec_2) @[src/main/scala/Convert.scala 16:18]
    node word = cat(word_hi, word_lo) @[src/main/scala/Convert.scala 16:18]
    node _vec2_WIRE = word @[src/main/scala/Convert.scala 23:{27,27}]
    node _vec2_T = bits(_vec2_WIRE, 7, 0) @[src/main/scala/Convert.scala 23:27]
    node _vec2_T_1 = bits(_vec2_WIRE, 15, 8) @[src/main/scala/Convert.scala 23:27]
    node _vec2_T_2 = bits(_vec2_WIRE, 23, 16) @[src/main/scala/Convert.scala 23:27]
    node _vec2_T_3 = bits(_vec2_WIRE, 31, 24) @[src/main/scala/Convert.scala 23:27]
    node vec2_0 = _vec2_T @[src/main/scala/Convert.scala 23:{27,27}]
    node _T = eq(vec2_0, vec_0) @[src/main/scala/Convert.scala 27:18]
    node _T_1 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 27:9]
    node _T_2 = eq(_T, UInt<1>("h0")) @[src/main/scala/Convert.scala 27:9]
    node vec2_1 = _vec2_T_1 @[src/main/scala/Convert.scala 23:{27,27}]
    node _T_3 = eq(vec2_1, vec_1) @[src/main/scala/Convert.scala 28:18]
    node _T_4 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 28:9]
    node _T_5 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/Convert.scala 28:9]
    node vec2_2 = _vec2_T_2 @[src/main/scala/Convert.scala 23:{27,27}]
    node _T_6 = eq(vec2_2, vec_2) @[src/main/scala/Convert.scala 29:18]
    node _T_7 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 29:9]
    node _T_8 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/Convert.scala 29:9]
    node vec2_3 = _vec2_T_3 @[src/main/scala/Convert.scala 23:{27,27}]
    node _T_9 = eq(vec2_3, vec_3) @[src/main/scala/Convert.scala 30:18]
    node _T_10 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 30:9]
    node _T_11 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/Convert.scala 30:9]
    node bundle_a = io_in @[src/main/scala/Convert.scala 38:20 56:12]
    node bundle_b = io_in2 @[src/main/scala/Convert.scala 38:20 57:12]
    node word2 = cat(bundle_a, bundle_b) @[src/main/scala/Convert.scala 39:22]
    node _bundle2_WIRE = word2 @[src/main/scala/Convert.scala 43:{31,31}]
    node _bundle2_T = bits(_bundle2_WIRE, 15, 0) @[src/main/scala/Convert.scala 43:31]
    node _bundle2_T_1 = bits(_bundle2_WIRE, 23, 16) @[src/main/scala/Convert.scala 43:31]
    node bundle3_a = UInt<8>("h0") @[src/main/scala/Convert.scala 47:{29,29}]
    node _T_12 = eq(bundle3_a, UInt<1>("h0")) @[src/main/scala/Convert.scala 50:20]
    node _T_13 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 50:9]
    node _T_14 = eq(_T_12, UInt<1>("h0")) @[src/main/scala/Convert.scala 50:9]
    node bundle3_b = UInt<16>("h0") @[src/main/scala/Convert.scala 47:{29,29}]
    node _T_15 = eq(bundle3_b, UInt<1>("h0")) @[src/main/scala/Convert.scala 51:20]
    node _T_16 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 51:9]
    node _T_17 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/Convert.scala 51:9]
    node bundle2_a = _bundle2_T_1 @[src/main/scala/Convert.scala 43:{31,31}]
    node _T_18 = eq(bundle2_a, bundle_a) @[src/main/scala/Convert.scala 53:20]
    node _T_19 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 53:9]
    node _T_20 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/Convert.scala 53:9]
    node bundle2_b = _bundle2_T @[src/main/scala/Convert.scala 43:{31,31}]
    node _T_21 = eq(bundle2_b, bundle_b) @[src/main/scala/Convert.scala 54:20]
    node _T_22 = eq(reset, UInt<1>("h0")) @[src/main/scala/Convert.scala 54:9]
    node _T_23 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/Convert.scala 54:9]
    io_int32 <= word @[src/main/scala/Convert.scala 20:12]
    io_out <= word2 @[src/main/scala/Convert.scala 58:10]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_2), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:27 assert(vec2(0) === vec(0))\n") : printf @[src/main/scala/Convert.scala 27:9]
    assert(clock, _T, and(and(UInt<1>("h1"), _T_1), UInt<1>("h1")), "") : assert @[src/main/scala/Convert.scala 27:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_4), _T_5), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:28 assert(vec2(1) === vec(1))\n") : printf_1 @[src/main/scala/Convert.scala 28:9]
    assert(clock, _T_3, and(and(UInt<1>("h1"), _T_4), UInt<1>("h1")), "") : assert_1 @[src/main/scala/Convert.scala 28:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_8), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:29 assert(vec2(2) === vec(2))\n") : printf_2 @[src/main/scala/Convert.scala 29:9]
    assert(clock, _T_6, and(and(UInt<1>("h1"), _T_7), UInt<1>("h1")), "") : assert_2 @[src/main/scala/Convert.scala 29:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_11), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:30 assert(vec2(3) === vec(3))\n") : printf_3 @[src/main/scala/Convert.scala 30:9]
    assert(clock, _T_9, and(and(UInt<1>("h1"), _T_10), UInt<1>("h1")), "") : assert_3 @[src/main/scala/Convert.scala 30:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_13), _T_14), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:50 assert(bundle3.a === 0.U)\n") : printf_4 @[src/main/scala/Convert.scala 50:9]
    assert(clock, _T_12, and(and(UInt<1>("h1"), _T_13), UInt<1>("h1")), "") : assert_4 @[src/main/scala/Convert.scala 50:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_16), _T_17), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:51 assert(bundle3.b === 0.U)\n") : printf_5 @[src/main/scala/Convert.scala 51:9]
    assert(clock, _T_15, and(and(UInt<1>("h1"), _T_16), UInt<1>("h1")), "") : assert_5 @[src/main/scala/Convert.scala 51:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_20), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:53 assert(bundle2.a === bundle.a)\n") : printf_6 @[src/main/scala/Convert.scala 53:9]
    assert(clock, _T_18, and(and(UInt<1>("h1"), _T_19), UInt<1>("h1")), "") : assert_6 @[src/main/scala/Convert.scala 53:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_22), _T_23), UInt<1>("h1")), "Assertion failed\n    at Convert.scala:54 assert(bundle2.b === bundle.b)\n") : printf_7 @[src/main/scala/Convert.scala 54:9]
    assert(clock, _T_21, and(and(UInt<1>("h1"), _T_22), UInt<1>("h1")), "") : assert_7 @[src/main/scala/Convert.scala 54:9]
