-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_rd_0_0_v_frmbuf_rd is
generic (
    C_M_AXI_MM_VIDEO_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MM_VIDEO_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_MM_VIDEO_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MM_VIDEO_USER_VALUE : INTEGER := 0;
    C_M_AXI_MM_VIDEO_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MM_VIDEO_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mm_video_AWVALID : OUT STD_LOGIC;
    m_axi_mm_video_AWREADY : IN STD_LOGIC;
    m_axi_mm_video_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ADDR_WIDTH-1 downto 0);
    m_axi_mm_video_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ID_WIDTH-1 downto 0);
    m_axi_mm_video_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mm_video_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_AWUSER_WIDTH-1 downto 0);
    m_axi_mm_video_WVALID : OUT STD_LOGIC;
    m_axi_mm_video_WREADY : IN STD_LOGIC;
    m_axi_mm_video_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_DATA_WIDTH-1 downto 0);
    m_axi_mm_video_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_DATA_WIDTH/8-1 downto 0);
    m_axi_mm_video_WLAST : OUT STD_LOGIC;
    m_axi_mm_video_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ID_WIDTH-1 downto 0);
    m_axi_mm_video_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_WUSER_WIDTH-1 downto 0);
    m_axi_mm_video_ARVALID : OUT STD_LOGIC;
    m_axi_mm_video_ARREADY : IN STD_LOGIC;
    m_axi_mm_video_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ADDR_WIDTH-1 downto 0);
    m_axi_mm_video_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ID_WIDTH-1 downto 0);
    m_axi_mm_video_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mm_video_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ARUSER_WIDTH-1 downto 0);
    m_axi_mm_video_RVALID : IN STD_LOGIC;
    m_axi_mm_video_RREADY : OUT STD_LOGIC;
    m_axi_mm_video_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_DATA_WIDTH-1 downto 0);
    m_axi_mm_video_RLAST : IN STD_LOGIC;
    m_axi_mm_video_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ID_WIDTH-1 downto 0);
    m_axi_mm_video_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_RUSER_WIDTH-1 downto 0);
    m_axi_mm_video_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_BVALID : IN STD_LOGIC;
    m_axi_mm_video_BREADY : OUT STD_LOGIC;
    m_axi_mm_video_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_ID_WIDTH-1 downto 0);
    m_axi_mm_video_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_BUSER_WIDTH-1 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_rd_0_0_v_frmbuf_rd is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "design_1_v_frmbuf_rd_0_0_v_frmbuf_rd,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=6.663000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.863990,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3014,HLS_SYN_LUT=4865,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv29_5556 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000101010101010110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal width : STD_LOGIC_VECTOR (15 downto 0);
    signal height : STD_LOGIC_VECTOR (15 downto 0);
    signal stride : STD_LOGIC_VECTOR (15 downto 0);
    signal video_format : STD_LOGIC_VECTOR (15 downto 0);
    signal frm_buffer : STD_LOGIC_VECTOR (31 downto 0);
    signal frm_buffer2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frm_buffer3 : STD_LOGIC_VECTOR (31 downto 0);
    signal BYTES_PER_PIXEL_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal BYTES_PER_PIXEL_ce0 : STD_LOGIC;
    signal BYTES_PER_PIXEL_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal MEMORY2LIVE_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal MEMORY2LIVE_ce0 : STD_LOGIC;
    signal MEMORY2LIVE_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal frm_buffer_read_reg_321 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal stride_read_reg_326 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal empty_fu_217_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_reg_331 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal empty_50_fu_221_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_50_reg_336 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal empty_51_fu_225_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_51_reg_341 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal zext_ln132_1_fu_229_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln132_1_reg_346 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal zext_ln132_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln132_reg_351 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_58_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_58_reg_356 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal mul_ln184_fu_296_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln172_fu_310_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal colorFormat_reg_385 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWVALID : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WVALID : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WLAST : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARVALID : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_RREADY : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_BREADY : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_start : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TREADY : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_done : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_ready : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_idle : STD_LOGIC;
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_continue : STD_LOGIC;
    signal flush : STD_LOGIC;
    signal s_axi_CTRL_flush_done : STD_LOGIC := '0';
    signal m_axi_mm_video_flush_done : STD_LOGIC;
    signal mm_video_AWREADY : STD_LOGIC;
    signal mm_video_WREADY : STD_LOGIC;
    signal mm_video_ARVALID : STD_LOGIC;
    signal mm_video_ARREADY : STD_LOGIC;
    signal mm_video_RVALID : STD_LOGIC;
    signal mm_video_RREADY : STD_LOGIC;
    signal mm_video_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal mm_video_RFIFONUM : STD_LOGIC_VECTOR (6 downto 0);
    signal mm_video_BVALID : STD_LOGIC;
    signal WidthInBytes_reg_176 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready : STD_LOGIC;
    signal ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_done : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done : STD_LOGIC := '0';
    signal empty_53_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_52_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_55_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_54_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_57_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_56_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_280_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln184_fu_296_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln184_fu_296_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_301_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_314_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_fu_301_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_314_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_314_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal regslice_both_m_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal m_axis_video_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_video_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal grp_fu_314_p00 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln184_fu_296_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_rd_0_0_FrmbufRdHlsDataFlow IS
    port (
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_AWVALID : OUT STD_LOGIC;
        m_axi_mm_video_AWREADY : IN STD_LOGIC;
        m_axi_mm_video_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_WVALID : OUT STD_LOGIC;
        m_axi_mm_video_WREADY : IN STD_LOGIC;
        m_axi_mm_video_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mm_video_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_mm_video_WLAST : OUT STD_LOGIC;
        m_axi_mm_video_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_ARVALID : OUT STD_LOGIC;
        m_axi_mm_video_ARREADY : IN STD_LOGIC;
        m_axi_mm_video_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RVALID : IN STD_LOGIC;
        m_axi_mm_video_RREADY : OUT STD_LOGIC;
        m_axi_mm_video_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mm_video_RLAST : IN STD_LOGIC;
        m_axi_mm_video_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RFIFONUM : IN STD_LOGIC_VECTOR (6 downto 0);
        m_axi_mm_video_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_BVALID : IN STD_LOGIC;
        m_axi_mm_video_BREADY : OUT STD_LOGIC;
        m_axi_mm_video_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        HwReg_frm_buffer : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (14 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        p_read3_ap_vld : IN STD_LOGIC;
        p_read5_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        HwReg_frm_buffer_ap_vld : IN STD_LOGIC;
        p_read1_ap_vld : IN STD_LOGIC;
        p_read4_ap_vld : IN STD_LOGIC;
        p_read2_ap_vld : IN STD_LOGIC;
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_rd_0_0_mul_12ns_3ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_MEMORY2LIVE_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        width : OUT STD_LOGIC_VECTOR (15 downto 0);
        height : OUT STD_LOGIC_VECTOR (15 downto 0);
        stride : OUT STD_LOGIC_VECTOR (15 downto 0);
        video_format : OUT STD_LOGIC_VECTOR (15 downto 0);
        frm_buffer : OUT STD_LOGIC_VECTOR (31 downto 0);
        frm_buffer2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        frm_buffer3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        flush : OUT STD_LOGIC;
        flush_done : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_rd_0_0_mm_video_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        flush : IN STD_LOGIC;
        flush_done : OUT STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (6 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_rd_0_0_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    BYTES_PER_PIXEL_U : component design_1_v_frmbuf_rd_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BYTES_PER_PIXEL_address0,
        ce0 => BYTES_PER_PIXEL_ce0,
        q0 => BYTES_PER_PIXEL_q0);

    MEMORY2LIVE_U : component design_1_v_frmbuf_rd_0_0_MEMORY2LIVE_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MEMORY2LIVE_address0,
        ce0 => MEMORY2LIVE_ce0,
        q0 => MEMORY2LIVE_q0);

    grp_FrmbufRdHlsDataFlow_fu_186 : component design_1_v_frmbuf_rd_0_0_FrmbufRdHlsDataFlow
    port map (
        m_axis_video_TDATA => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDATA,
        m_axis_video_TKEEP => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TKEEP,
        m_axis_video_TSTRB => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TSTRB,
        m_axis_video_TUSER => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TUSER,
        m_axis_video_TLAST => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TLAST,
        m_axis_video_TID => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TID,
        m_axis_video_TDEST => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDEST,
        m_axi_mm_video_AWVALID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWVALID,
        m_axi_mm_video_AWREADY => ap_const_logic_0,
        m_axi_mm_video_AWADDR => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWADDR,
        m_axi_mm_video_AWID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWID,
        m_axi_mm_video_AWLEN => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWLEN,
        m_axi_mm_video_AWSIZE => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWSIZE,
        m_axi_mm_video_AWBURST => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWBURST,
        m_axi_mm_video_AWLOCK => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWLOCK,
        m_axi_mm_video_AWCACHE => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWCACHE,
        m_axi_mm_video_AWPROT => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWPROT,
        m_axi_mm_video_AWQOS => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWQOS,
        m_axi_mm_video_AWREGION => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWREGION,
        m_axi_mm_video_AWUSER => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_AWUSER,
        m_axi_mm_video_WVALID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WVALID,
        m_axi_mm_video_WREADY => ap_const_logic_0,
        m_axi_mm_video_WDATA => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WDATA,
        m_axi_mm_video_WSTRB => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WSTRB,
        m_axi_mm_video_WLAST => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WLAST,
        m_axi_mm_video_WID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WID,
        m_axi_mm_video_WUSER => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_WUSER,
        m_axi_mm_video_ARVALID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARVALID,
        m_axi_mm_video_ARREADY => mm_video_ARREADY,
        m_axi_mm_video_ARADDR => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARADDR,
        m_axi_mm_video_ARID => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARID,
        m_axi_mm_video_ARLEN => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARLEN,
        m_axi_mm_video_ARSIZE => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARSIZE,
        m_axi_mm_video_ARBURST => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARBURST,
        m_axi_mm_video_ARLOCK => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARLOCK,
        m_axi_mm_video_ARCACHE => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARCACHE,
        m_axi_mm_video_ARPROT => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARPROT,
        m_axi_mm_video_ARQOS => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARQOS,
        m_axi_mm_video_ARREGION => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARREGION,
        m_axi_mm_video_ARUSER => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARUSER,
        m_axi_mm_video_RVALID => mm_video_RVALID,
        m_axi_mm_video_RREADY => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_RREADY,
        m_axi_mm_video_RDATA => mm_video_RDATA,
        m_axi_mm_video_RLAST => ap_const_logic_0,
        m_axi_mm_video_RID => ap_const_lv1_0,
        m_axi_mm_video_RFIFONUM => mm_video_RFIFONUM,
        m_axi_mm_video_RUSER => ap_const_lv1_0,
        m_axi_mm_video_RRESP => ap_const_lv2_0,
        m_axi_mm_video_BVALID => ap_const_logic_0,
        m_axi_mm_video_BREADY => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_BREADY,
        m_axi_mm_video_BRESP => ap_const_lv2_0,
        m_axi_mm_video_BID => ap_const_lv1_0,
        m_axi_mm_video_BUSER => ap_const_lv1_0,
        HwReg_frm_buffer => frm_buffer_read_reg_321,
        p_read => empty_51_reg_341,
        p_read1 => empty_50_reg_336,
        p_read2 => stride_read_reg_326,
        p_read3 => empty_reg_331,
        p_read4 => WidthInBytes_reg_176,
        p_read5 => colorFormat_reg_385,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        p_read_ap_vld => ap_const_logic_1,
        p_read3_ap_vld => ap_const_logic_1,
        p_read5_ap_vld => ap_const_logic_1,
        ap_start => grp_FrmbufRdHlsDataFlow_fu_186_ap_start,
        HwReg_frm_buffer_ap_vld => ap_const_logic_1,
        p_read1_ap_vld => ap_const_logic_1,
        p_read4_ap_vld => ap_const_logic_1,
        p_read2_ap_vld => ap_const_logic_1,
        m_axis_video_TVALID => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        m_axis_video_TREADY => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TREADY,
        ap_done => grp_FrmbufRdHlsDataFlow_fu_186_ap_done,
        ap_ready => grp_FrmbufRdHlsDataFlow_fu_186_ap_ready,
        ap_idle => grp_FrmbufRdHlsDataFlow_fu_186_ap_idle,
        ap_continue => grp_FrmbufRdHlsDataFlow_fu_186_ap_continue);

    CTRL_s_axi_U : component design_1_v_frmbuf_rd_0_0_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        width => width,
        height => height,
        stride => stride,
        video_format => video_format,
        frm_buffer => frm_buffer,
        frm_buffer2 => frm_buffer2,
        frm_buffer3 => frm_buffer3,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        flush => flush,
        flush_done => s_axi_CTRL_flush_done);

    mm_video_m_axi_U : component design_1_v_frmbuf_rd_0_0_mm_video_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 105,
        NUM_READ_OUTSTANDING => 4,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 7,
        C_M_AXI_ID_WIDTH => C_M_AXI_MM_VIDEO_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MM_VIDEO_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MM_VIDEO_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MM_VIDEO_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MM_VIDEO_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MM_VIDEO_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MM_VIDEO_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MM_VIDEO_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MM_VIDEO_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MM_VIDEO_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MM_VIDEO_CACHE_VALUE,
        USER_DW => 64,
        USER_AW => 32)
    port map (
        AWVALID => m_axi_mm_video_AWVALID,
        AWREADY => m_axi_mm_video_AWREADY,
        AWADDR => m_axi_mm_video_AWADDR,
        AWID => m_axi_mm_video_AWID,
        AWLEN => m_axi_mm_video_AWLEN,
        AWSIZE => m_axi_mm_video_AWSIZE,
        AWBURST => m_axi_mm_video_AWBURST,
        AWLOCK => m_axi_mm_video_AWLOCK,
        AWCACHE => m_axi_mm_video_AWCACHE,
        AWPROT => m_axi_mm_video_AWPROT,
        AWQOS => m_axi_mm_video_AWQOS,
        AWREGION => m_axi_mm_video_AWREGION,
        AWUSER => m_axi_mm_video_AWUSER,
        WVALID => m_axi_mm_video_WVALID,
        WREADY => m_axi_mm_video_WREADY,
        WDATA => m_axi_mm_video_WDATA,
        WSTRB => m_axi_mm_video_WSTRB,
        WLAST => m_axi_mm_video_WLAST,
        WID => m_axi_mm_video_WID,
        WUSER => m_axi_mm_video_WUSER,
        ARVALID => m_axi_mm_video_ARVALID,
        ARREADY => m_axi_mm_video_ARREADY,
        ARADDR => m_axi_mm_video_ARADDR,
        ARID => m_axi_mm_video_ARID,
        ARLEN => m_axi_mm_video_ARLEN,
        ARSIZE => m_axi_mm_video_ARSIZE,
        ARBURST => m_axi_mm_video_ARBURST,
        ARLOCK => m_axi_mm_video_ARLOCK,
        ARCACHE => m_axi_mm_video_ARCACHE,
        ARPROT => m_axi_mm_video_ARPROT,
        ARQOS => m_axi_mm_video_ARQOS,
        ARREGION => m_axi_mm_video_ARREGION,
        ARUSER => m_axi_mm_video_ARUSER,
        RVALID => m_axi_mm_video_RVALID,
        RREADY => m_axi_mm_video_RREADY,
        RDATA => m_axi_mm_video_RDATA,
        RLAST => m_axi_mm_video_RLAST,
        RID => m_axi_mm_video_RID,
        RUSER => m_axi_mm_video_RUSER,
        RRESP => m_axi_mm_video_RRESP,
        BVALID => m_axi_mm_video_BVALID,
        BREADY => m_axi_mm_video_BREADY,
        BRESP => m_axi_mm_video_BRESP,
        BID => m_axi_mm_video_BID,
        BUSER => m_axi_mm_video_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        flush => flush,
        flush_done => m_axi_mm_video_flush_done,
        I_ARVALID => mm_video_ARVALID,
        I_ARREADY => mm_video_ARREADY,
        I_ARADDR => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARADDR,
        I_ARLEN => grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARLEN,
        I_RVALID => mm_video_RVALID,
        I_RREADY => mm_video_RREADY,
        I_RDATA => mm_video_RDATA,
        I_RFIFONUM => mm_video_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => mm_video_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => mm_video_WREADY,
        I_WDATA => ap_const_lv64_0,
        I_WSTRB => ap_const_lv8_0,
        I_BVALID => mm_video_BVALID,
        I_BREADY => ap_const_logic_0);

    mul_12ns_3ns_15_1_1_U112 : component design_1_v_frmbuf_rd_0_0_mul_12ns_3ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 3,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln184_fu_296_p0,
        din1 => mul_ln184_fu_296_p1,
        dout => mul_ln184_fu_296_p2);

    mul_mul_14ns_15ns_29_4_1_U113 : component design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 15,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_314_p0,
        din1 => grp_fu_314_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_314_p2);

    regslice_both_m_axis_video_V_data_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDATA,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => m_axis_video_TREADY_int_regslice,
        data_out => m_axis_video_TDATA,
        vld_out => regslice_both_m_axis_video_V_data_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_data_V_U_apdone_blk);

    regslice_both_m_axis_video_V_keep_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TKEEP,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_video_TKEEP,
        vld_out => regslice_both_m_axis_video_V_keep_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_video_V_strb_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TSTRB,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_video_TSTRB,
        vld_out => regslice_both_m_axis_video_V_strb_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_video_V_user_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TUSER,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_user_V_U_ack_in_dummy,
        data_out => m_axis_video_TUSER,
        vld_out => regslice_both_m_axis_video_V_user_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_user_V_U_apdone_blk);

    regslice_both_m_axis_video_V_last_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TLAST,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_last_V_U_ack_in_dummy,
        data_out => m_axis_video_TLAST,
        vld_out => regslice_both_m_axis_video_V_last_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_last_V_U_apdone_blk);

    regslice_both_m_axis_video_V_id_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TID,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_id_V_U_ack_in_dummy,
        data_out => m_axis_video_TID,
        vld_out => regslice_both_m_axis_video_V_id_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_id_V_U_apdone_blk);

    regslice_both_m_axis_video_V_dest_V_U : component design_1_v_frmbuf_rd_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TDEST,
        vld_in => grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_video_TDEST,
        vld_out => regslice_both_m_axis_video_V_dest_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_dest_V_U_apdone_blk);





    WidthInBytes_reg_176_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                WidthInBytes_reg_176 <= ap_const_lv15_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    WidthInBytes_reg_176 <= mul_ln184_fu_296_p2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (empty_58_reg_356 = ap_const_lv1_1))) then 
                    WidthInBytes_reg_176 <= zext_ln172_fu_310_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done <= ap_const_logic_0;
                elsif ((grp_FrmbufRdHlsDataFlow_fu_186_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready <= ap_const_logic_0;
                elsif ((grp_FrmbufRdHlsDataFlow_fu_186_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    colorFormat_reg_385_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                colorFormat_reg_385 <= ap_const_lv2_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    colorFormat_reg_385 <= MEMORY2LIVE_q0;
                end if; 
            end if;
        end if;
    end process;


    empty_50_reg_336_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                empty_50_reg_336 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    empty_50_reg_336 <= empty_50_fu_221_p1;
                end if; 
            end if;
        end if;
    end process;


    empty_51_reg_341_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                empty_51_reg_341 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    empty_51_reg_341 <= empty_51_fu_225_p1;
                end if; 
            end if;
        end if;
    end process;


    empty_58_reg_356_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                empty_58_reg_356 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    empty_58_reg_356 <= empty_58_fu_274_p2;
                end if; 
            end if;
        end if;
    end process;


    empty_reg_331_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                empty_reg_331 <= ap_const_lv6_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    empty_reg_331 <= empty_fu_217_p1;
                end if; 
            end if;
        end if;
    end process;


    frm_buffer_read_reg_321_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                frm_buffer_read_reg_321 <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    frm_buffer_read_reg_321 <= frm_buffer;
                end if; 
            end if;
        end if;
    end process;


    grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                    grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FrmbufRdHlsDataFlow_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    s_axi_CTRL_flush_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                s_axi_CTRL_flush_done <= ap_const_logic_0;
            else
                s_axi_CTRL_flush_done <= (m_axi_mm_video_flush_done);
            end if;
        end if;
    end process;


    stride_read_reg_326_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stride_read_reg_326 <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    stride_read_reg_326 <= stride;
                end if; 
            end if;
        end if;
    end process;


    zext_ln132_1_reg_346_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                zext_ln132_1_reg_346(0) <= '0';
                zext_ln132_1_reg_346(1) <= '0';
                zext_ln132_1_reg_346(2) <= '0';
                zext_ln132_1_reg_346(3) <= '0';
                zext_ln132_1_reg_346(4) <= '0';
                zext_ln132_1_reg_346(5) <= '0';
                zext_ln132_1_reg_346(6) <= '0';
                zext_ln132_1_reg_346(7) <= '0';
                zext_ln132_1_reg_346(8) <= '0';
                zext_ln132_1_reg_346(9) <= '0';
                zext_ln132_1_reg_346(10) <= '0';
                zext_ln132_1_reg_346(11) <= '0';
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                                        zext_ln132_1_reg_346(11 downto 0) <= zext_ln132_1_fu_229_p1(11 downto 0);
                end if; 
            end if;
        end if;
    end process;


    zext_ln132_reg_351_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                zext_ln132_reg_351(0) <= '0';
                zext_ln132_reg_351(1) <= '0';
                zext_ln132_reg_351(2) <= '0';
                zext_ln132_reg_351(3) <= '0';
                zext_ln132_reg_351(4) <= '0';
                zext_ln132_reg_351(5) <= '0';
                zext_ln132_reg_351(6) <= '0';
                zext_ln132_reg_351(7) <= '0';
                zext_ln132_reg_351(8) <= '0';
                zext_ln132_reg_351(9) <= '0';
                zext_ln132_reg_351(10) <= '0';
                zext_ln132_reg_351(11) <= '0';
                zext_ln132_reg_351(12) <= '0';
                zext_ln132_reg_351(13) <= '0';
                zext_ln132_reg_351(14) <= '0';
                zext_ln132_reg_351(15) <= '0';
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                                        zext_ln132_reg_351(15 downto 0) <= zext_ln132_fu_233_p1(15 downto 0);
                end if; 
            end if;
        end if;
    end process;

    zext_ln132_1_reg_346(14 downto 12) <= "000";
    zext_ln132_reg_351(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, empty_58_fu_274_p2, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, ap_CS_fsm_state8, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (empty_58_fu_274_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (empty_58_fu_274_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    BYTES_PER_PIXEL_address0 <= zext_ln132_fu_233_p1(6 - 1 downto 0);

    BYTES_PER_PIXEL_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            BYTES_PER_PIXEL_ce0 <= ap_const_logic_1;
        else 
            BYTES_PER_PIXEL_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    MEMORY2LIVE_address0 <= zext_ln132_reg_351(6 - 1 downto 0);

    MEMORY2LIVE_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            MEMORY2LIVE_ce0 <= ap_const_logic_1;
        else 
            MEMORY2LIVE_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready, ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready and ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state8, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_done <= (grp_FrmbufRdHlsDataFlow_fu_186_ap_done or ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_done);
    ap_sync_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready <= (grp_FrmbufRdHlsDataFlow_fu_186_ap_ready or ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready);
    empty_50_fu_221_p1 <= height(12 - 1 downto 0);
    empty_51_fu_225_p1 <= width(12 - 1 downto 0);
    empty_52_fu_238_p2 <= "1" when (empty_fu_217_p1 = ap_const_lv6_2B) else "0";
    empty_53_fu_244_p2 <= "1" when (empty_fu_217_p1 = ap_const_lv6_19) else "0";
    empty_54_fu_250_p2 <= (empty_53_fu_244_p2 or empty_52_fu_238_p2);
    empty_55_fu_256_p2 <= "1" when (empty_fu_217_p1 = ap_const_lv6_17) else "0";
    empty_56_fu_262_p2 <= (empty_55_fu_256_p2 or empty_54_fu_250_p2);
    empty_57_fu_268_p2 <= "1" when (empty_fu_217_p1 = ap_const_lv6_16) else "0";
    empty_58_fu_274_p2 <= (empty_57_fu_268_p2 or empty_56_fu_262_p2);
    empty_fu_217_p1 <= video_format(6 - 1 downto 0);

    grp_FrmbufRdHlsDataFlow_fu_186_ap_continue_assign_proc : process(ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_FrmbufRdHlsDataFlow_fu_186_ap_continue <= ap_const_logic_1;
        else 
            grp_FrmbufRdHlsDataFlow_fu_186_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_FrmbufRdHlsDataFlow_fu_186_ap_start <= grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg;
    grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TREADY <= (m_axis_video_TREADY_int_regslice and ap_CS_fsm_state7);
    grp_fu_314_p0 <= grp_fu_314_p00(14 - 1 downto 0);
    grp_fu_314_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_280_p3),29));
    grp_fu_314_p1 <= ap_const_lv29_5556(15 - 1 downto 0);
    m_axis_video_TVALID <= regslice_both_m_axis_video_V_data_V_U_vld_out;
    m_axis_video_TVALID_int_regslice <= grp_FrmbufRdHlsDataFlow_fu_186_m_axis_video_TVALID;

    mm_video_ARVALID_assign_proc : process(ap_CS_fsm_state6, grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARVALID, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            mm_video_ARVALID <= grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_ARVALID;
        else 
            mm_video_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mm_video_RREADY_assign_proc : process(ap_CS_fsm_state6, grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_RREADY, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            mm_video_RREADY <= grp_FrmbufRdHlsDataFlow_fu_186_m_axi_mm_video_RREADY;
        else 
            mm_video_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln184_fu_296_p0 <= zext_ln132_1_reg_346(12 - 1 downto 0);
    mul_ln184_fu_296_p1 <= mul_ln184_fu_296_p10(3 - 1 downto 0);
    mul_ln184_fu_296_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(BYTES_PER_PIXEL_q0),15));
    shl_ln_fu_280_p3 <= (empty_51_fu_225_p1 & ap_const_lv2_0);
    tmp_fu_301_p1 <= grp_fu_314_p2;
    tmp_fu_301_p4 <= tmp_fu_301_p1(28 downto 16);
    zext_ln132_1_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_51_fu_225_p1),15));
    zext_ln132_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(video_format),32));
    zext_ln172_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_301_p4),15));
end behav;
