#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  2 22:16:39 2022
# Process ID: 6032
# Current directory: F:/Vivado designs/seq_det_moore
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18476 F:\Vivado designs\seq_det_moore\seq_det_moore.xpr
# Log file: F:/Vivado designs/seq_det_moore/vivado.log
# Journal file: F:/Vivado designs/seq_det_moore\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Vivado designs/seq_det_moore/seq_det_moore.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/sources_1/new/for_loop.v} w ]
add_files {{F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/sources_1/new/for_loop.v}}
update_compile_order -fileset sources_1
set_property top for_loop [current_fileset]
update_compile_order -fileset sources_1
open_project {F:/Vivado designs/up_down_counter/up_down_counter.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project seq_det_moore
export_ip_user_files -of_objects  [get_files {{F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/sources_1/new/for_loop.v}}] -no_script -reset -force -quiet
remove_files  {{F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/sources_1/new/for_loop.v}}
file delete -force {F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/sources_1/new/for_loop.v}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Nov  2 22:56:59 2022] Launched synth_1...
Run output will be captured here: F:/Vivado designs/seq_det_moore/seq_det_moore.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Nov  2 22:57:33 2022] Launched impl_1...
Run output will be captured here: F:/Vivado designs/seq_det_moore/seq_det_moore.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1278.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1278.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1362.973 ; gain = 383.172
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports clk E3
place_ports rst V10
place_ports x V11
place_ports x U11
place_ports y V11
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[2]} {count[1]} {count[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list x]]
set_property IOSTANDARD LVCMOS33 [get_ports [list y]]
place_ports {count[2]} J13
place_ports {count[1]} K15
place_ports {count[0]} H17
file mkdir {F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/constrs_1/new}
close [ open {F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/constrs_1/new/seq_det_const.xdc} w ]
add_files -fileset constrs_1 {{F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/constrs_1/new/seq_det_const.xdc}}
set_property target_constrs_file {F:/Vivado designs/seq_det_moore/seq_det_moore.srcs/constrs_1/new/seq_det_const.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  2 23:06:09 2022] Launched synth_1...
Run output will be captured here: F:/Vivado designs/seq_det_moore/seq_det_moore.runs/synth_1/runme.log
[Wed Nov  2 23:06:09 2022] Launched impl_1...
Run output will be captured here: F:/Vivado designs/seq_det_moore/seq_det_moore.runs/impl_1/runme.log
open_hw
close_hw
close_design
close_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 23:10:57 2022...
