Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 11:53:09 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file PRG_IDELAY_wrapper_timing_summary_routed.rpt -pb PRG_IDELAY_wrapper_timing_summary_routed.pb -rpx PRG_IDELAY_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PRG_IDELAY_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.669      -55.728                     10                 1718        0.060        0.000                      0                 1718        0.001        0.000                       0                   863  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_PRG_IDELAY_clk_wiz_0_0  {0.000 1.613}        3.226           310.000         
  clkfbout_PRG_IDELAY_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               2.409        0.000                      0                 1708        0.060        0.000                      0                 1708        4.020        0.000                       0                   854  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_PRG_IDELAY_clk_wiz_0_0                                                                                                                                                    0.001        0.000                       0                     5  
  clkfbout_PRG_IDELAY_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_out1_PRG_IDELAY_clk_wiz_0_0       -5.669      -55.728                     10                   10        1.814        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.602ns (21.926%)  route 5.705ns (78.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=2, routed)           1.823     6.304    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.152     6.456 r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           3.882    10.337    PRG_IDELAY_i/del0/U0/gpio_core_1/D[0]
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.269    12.746    PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 1.604ns (22.441%)  route 5.544ns (77.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=2, routed)           1.758     6.239    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.154     6.393 r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=1, routed)           3.786    10.178    PRG_IDELAY_i/del1/U0/gpio_core_1/D[3]
    SLICE_X112Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X112Y147       FDRE (Setup_fdre_C_D)       -0.231    12.784    PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.602ns (23.841%)  route 5.117ns (76.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=2, routed)           1.637     6.118    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.152     6.270 r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=1, routed)           3.481     9.750    PRG_IDELAY_i/del0/U0/gpio_core_1/D[3]
    SLICE_X112Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X112Y149       FDRE (Setup_fdre_C_D)       -0.236    12.779    PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.574ns (22.684%)  route 5.365ns (77.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=2, routed)           5.365     9.846    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X113Y149       LUT4 (Prop_lut4_I0_O)        0.124     9.970 r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.970    PRG_IDELAY_i/del0/U0/gpio_core_1/D[4]
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)        0.032    13.047    PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.602ns (24.610%)  route 4.907ns (75.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=2, routed)           1.766     6.246    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.152     6.398 r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           3.142     9.540    PRG_IDELAY_i/del1/U0/gpio_core_1/D[0]
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)       -0.275    12.740    PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.574ns (23.159%)  route 5.223ns (76.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=2, routed)           5.223     9.703    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X113Y147       LUT4 (Prop_lut4_I0_O)        0.124     9.827 r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.827    PRG_IDELAY_i/del1/U0/gpio_core_1/D[4]
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.032    13.047    PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.574ns (23.385%)  route 5.157ns (76.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=2, routed)           5.157     9.638    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X113Y147       LUT4 (Prop_lut4_I0_O)        0.124     9.762 r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.762    PRG_IDELAY_i/del1/U0/gpio_core_1/D[2]
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.031    13.046    PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 1.574ns (23.661%)  route 5.078ns (76.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=2, routed)           5.078     9.559    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X113Y149       LUT4 (Prop_lut4_I3_O)        0.124     9.683 r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.683    PRG_IDELAY_i/del0/U0/gpio_core_1/D[1]
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)        0.031    13.046    PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.794ns (44.144%)  route 3.535ns (55.856%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.653     2.947    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y99         FDSE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.808     4.233    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y96         LUT2 (Prop_lut2_I0_O)        0.289     4.522 f  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.902     5.423    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X38Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.775 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.979     6.754    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.102 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.102    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.652 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.766    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.100 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.847     8.947    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.329     9.276 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.276    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X32Y93         FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.479    12.658    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)        0.118    12.851    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.574ns (25.324%)  route 4.641ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 13.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.737     3.031    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=2, routed)           4.641     9.122    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X113Y147       LUT4 (Prop_lut4_I3_O)        0.124     9.246 r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.246    PRG_IDELAY_i/del1/U0/gpio_core_1/D[1]
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         1.861    13.040    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X113Y147       FDRE (Setup_fdre_C_D)        0.031    13.046    PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  3.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.082%)  route 0.172ns (54.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del0/U0/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.172     1.288    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.573     0.909    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.105    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y87         SRLC32E                                      r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.840     1.206    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del0/U0/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.173     1.289    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.046     1.202    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.565%)  route 0.174ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del1/U0/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.174     1.313    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.060     1.216    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.183ns (33.010%)  route 0.371ns (66.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.557     0.893    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=5, routed)           0.371     1.405    PRG_IDELAY_i/del0/U0/gpio_core_1/bus2ip_rnw
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.042     1.447 r  PRG_IDELAY_i/del0/U0/gpio_core_1/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.447    PRG_IDELAY_i/del0/U0/ip2bus_wrack_i
    SLICE_X35Y102        FDRE                                         r  PRG_IDELAY_i/del0/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.912     1.278    PRG_IDELAY_i/del0/U0/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  PRG_IDELAY_i/del0/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.107     1.350    PRG_IDELAY_i/del0/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.756%)  route 0.179ns (52.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del1/U0/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.179     1.318    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.063     1.219    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.266%)  route 0.225ns (54.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.656     0.992    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.225     1.358    PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.403 r  PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.403    PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X26Y97         FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.844     1.210    PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y97         FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.121     1.296    PRG_IDELAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.857%)  route 0.202ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del1/U0/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  PRG_IDELAY_i/del1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.202     1.341    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.659     0.995    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.885     1.251    PRG_IDELAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    PRG_IDELAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.029%)  route 0.200ns (54.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.639     0.975    PRG_IDELAY_i/del0/U0/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  PRG_IDELAY_i/del0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.200     1.339    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.825     1.191    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    PRG_IDELAY_i/del0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y99    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y100   PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y100   PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y100   PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y100   PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y101   PRG_IDELAY_i/del1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   PRG_IDELAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PRG_IDELAY_clk_wiz_0_0
  To Clock:  clk_out1_PRG_IDELAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PRG_IDELAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  PRG_IDELAY_i/IDELAY_CTRL_BOI_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y149    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y147    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
Min Period  n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y17   PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  PRG_IDELAY_i/IDELAY_CTRL_BOI_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PRG_IDELAY_clk_wiz_0_0
  To Clock:  clkfbout_PRG_IDELAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PRG_IDELAY_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   PRG_IDELAY_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PRG_IDELAY_clk_wiz_0_0

Setup :           10  Failing Endpoints,  Worst Slack       -5.669ns,  Total Violation      -55.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.669ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.924%)  route 0.516ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.516    94.324    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[4]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.324    
  -------------------------------------------------------------------
                         slack                                 -5.669    

Slack (VIOLATED) :        -5.669ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.924%)  route 0.516ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.516    94.324    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[4]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.324    
  -------------------------------------------------------------------
                         slack                                 -5.669    

Slack (VIOLATED) :        -5.593ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.896ns  (logic 0.518ns (57.819%)  route 0.378ns (42.181%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    93.870 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.378    94.248    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[3]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.248    
  -------------------------------------------------------------------
                         slack                                 -5.593    

Slack (VIOLATED) :        -5.592ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.895ns  (logic 0.518ns (57.872%)  route 0.377ns (42.128%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.518    93.870 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.377    94.247    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[3]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.247    
  -------------------------------------------------------------------
                         slack                                 -5.592    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.357%)  route 0.383ns (45.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.383    94.191    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[0]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.191    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.357%)  route 0.383ns (45.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.383    94.191    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[2]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.191    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.357%)  route 0.383ns (45.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.383    94.191    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[0]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.191    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.357%)  route 0.383ns (45.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.383    94.191    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[2]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.191    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.531ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.683%)  route 0.378ns (45.317%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.378    94.186    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[1]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.186    
  -------------------------------------------------------------------
                         slack                                 -5.531    

Slack (VIOLATED) :        -5.531ns  (required time - arrival time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.683%)  route 0.378ns (45.317%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 89.016 - 90.323 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 93.352 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         2.058    93.352    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    93.808 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.378    94.186    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[1]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                     90.323    90.323 r  
    H16                                               0.000    90.323 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.323    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    91.703 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    92.865    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    85.051 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    87.063    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    87.154 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.862    89.016    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    89.016    
                         clock uncertainty           -0.259    88.757    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    88.655    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         88.655    
                         arrival time                         -94.186    
  -------------------------------------------------------------------
                         slack                                 -5.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[0]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[1]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[2]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[0]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[1]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.194     1.390    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[2]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.928%)  route 0.193ns (54.071%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.193     1.412    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[3]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.822%)  route 0.194ns (54.178%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.194     1.413    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[3]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.835%)  route 0.242ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y149       FDRE                                         r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.242     1.438    PRG_IDELAY_i/IDELAY_BOI_0/U0/TAP[4]
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_0/U0/LCLK
    IDELAY_X1Y149        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_PRG_IDELAY_clk_wiz_0_0  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_PRG_IDELAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PRG_IDELAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.835%)  route 0.242ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PRG_IDELAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PRG_IDELAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PRG_IDELAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=854, routed)         0.719     1.055    PRG_IDELAY_i/del1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y147       FDRE                                         r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  PRG_IDELAY_i/del1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.242     1.438    PRG_IDELAY_i/IDELAY_BOI_1/U0/TAP[4]
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PRG_IDELAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PRG_IDELAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PRG_IDELAY_i/clk_wiz_0/inst/clk_in1_PRG_IDELAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PRG_IDELAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PRG_IDELAY_i/clk_wiz_0/inst/clk_out1_PRG_IDELAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PRG_IDELAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.997    -0.743    PRG_IDELAY_i/IDELAY_BOI_1/U0/LCLK
    IDELAY_X1Y147        IDELAYE2                                     r  PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.259    -0.484    
    IDELAY_X1Y147        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    -0.424    PRG_IDELAY_i/IDELAY_BOI_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.862    





