module rx(
input clk,
input reset,//é«˜æœ‰æ•?

//æ¥æ”¶æ¨¡å—
input [431:0] gptp_rv_data,//å‰é¢çš„fifoä¸?å®šè¦ä¿æŒè¾“å‡º
input gptp_rv_vaild,
output gptp_rv_ready,//readyç½®é«˜å¯è¯»å…?



//gptpè¯»æ•°æ?
output [7:0] rx_gptp_rd_vaild,
output [79:0] rx_gptp_rd_data,
input [7:0] rx_gptp_rd_addr,
input rx_gptp_rd_ready//pdelay_respè¦ç”¨ä¸¤ä¸ªæ•°æ®ä½ç½® è¦readyä¸¤æ¬¡

);

wire rx_rev_wr_ready;//readyç½®é«˜è¡¨ç¤ºå¯ä»¥è¯»ä¸‹ä¸?ä¸ªæ•°æ?
wire rx_rev_wr_vaild;//å­˜å¸§ï¼Œä¸¥æ ¼ç½®é«?1clk
wire rx_rev_wr_v_ready;//æœ‰æ•ˆè¡¨ç¤ºå¯æ¥æ”¶rx_rev_wr_vaild
wire [7:0] rx_rev_wr_addr; //æŒ‡æ˜å¸§ç±»å?
wire [79:0] rx_rev_wr_data1;//pdelay_respè¦ç”¨ä¸¤ä¸ªæ•°æ®ä½ç½®  //jæ¥æ”¶æ—¶é—´æˆ?
wire [79:0] rx_rev_wr_data2; //å¸§æºå¸¦çš„æ—¶é—´æˆ?

rx_buffer buffer11(
.clk(clk),
.reset(reset),
.rx_gptp_rd_vaild(rx_gptp_rd_vaild),
.rx_gptp_rd_data(rx_gptp_rd_data),
.rx_gptp_rd_addr(rx_gptp_rd_addr),
.rx_gptp_rd_ready(rx_gptp_rd_ready),


.rx_rev_wr_ready(rx_rev_wr_ready),
.rx_rev_wr_vaild(rx_rev_wr_vaild),
.rx_rev_wr_v_ready(rx_rev_wr_v_ready),
.rx_rev_wr_addr(rx_rev_wr_addr),
.rx_rev_wr_data1(rx_rev_wr_data1),
.rx_rev_wr_data2(rx_rev_wr_data2)
);

rx_logic logic11(
.clk(clk),
.reset(reset),
.gptp_rv_data(gptp_rv_data),
.gptp_rv_vaild(gptp_rv_vaild),
.gptp_rv_ready(gptp_rv_ready),

.rx_rev_wr_ready(rx_rev_wr_ready),
.rx_rev_wr_vaild(rx_rev_wr_vaild),
.rx_rev_wr_v_ready(rx_rev_wr_v_ready),
.rx_rev_wr_addr(rx_rev_wr_addr),
.rx_rev_wr_data1(rx_rev_wr_data1),
.rx_rev_wr_data2(rx_rev_wr_data2)
);
endmodule
