{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694864284532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694864284532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:38:04 2023 " "Processing started: Sat Sep 16 19:38:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694864284532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694864284532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694864284532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694864284690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864284717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864284717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file buffterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864284717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864284717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694864284735 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xm_real " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xm_real\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1694864284767 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xm_imag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xm_imag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1694864284767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:stage\[0\].unit\[0\].u_butter " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:stage\[0\].unit\[0\].u_butter\"" {  } { { "FFT.v" "stage\[0\].unit\[0\].u_butter" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864284780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 buffterfly.v(111) " "Verilog HDL assignment warning at buffterfly.v(111): truncated value with size 25 to match size of target (24)" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694864284784 "|FFT|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 buffterfly.v(112) " "Verilog HDL assignment warning at buffterfly.v(112): truncated value with size 25 to match size of target (24)" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694864284784 "|FFT|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 buffterfly.v(113) " "Verilog HDL assignment warning at buffterfly.v(113): truncated value with size 25 to match size of target (24)" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694864284785 "|FFT|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 buffterfly.v(114) " "Verilog HDL assignment warning at buffterfly.v(114): truncated value with size 25 to match size of target (24)" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694864284785 "|FFT|butterfly:stage[0].unit[0].u_butter"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[0\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[0\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[0\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[0\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[1\].u_butter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[1\].u_butter\|Mult1\"" {  } { { "buffterfly.v" "Mult1" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[1\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[1\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[1\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[1\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[1\].u_butter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[1\].u_butter\|Mult2\"" {  } { { "buffterfly.v" "Mult2" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[2\].u_butter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[2\].u_butter\|Mult1\"" {  } { { "buffterfly.v" "Mult1" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[2\].u_butter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[2\].u_butter\|Mult2\"" {  } { { "buffterfly.v" "Mult2" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[3\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[3\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[2\].unit\[3\].u_butter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[2\].unit\[3\].u_butter\|Mult2\"" {  } { { "buffterfly.v" "Mult2" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[2\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[2\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[0\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[0\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[2\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[2\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[0\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[0\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[3\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[3\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[3\].u_butter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[3\].u_butter\|Mult2\"" {  } { { "buffterfly.v" "Mult2" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[3\].u_butter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[3\].u_butter\|Mult1\"" {  } { { "buffterfly.v" "Mult1" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[3\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[3\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[1\].u_butter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[1\].u_butter\|Mult1\"" {  } { { "buffterfly.v" "Mult1" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[1\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[1\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[1\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[1\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[1\].unit\[1\].u_butter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[1\].unit\[1\].u_butter\|Mult2\"" {  } { { "buffterfly.v" "Mult2" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[3\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[3\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[2\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[2\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[1\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[1\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[0\].u_butter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[0\].u_butter\|Mult0\"" {  } { { "buffterfly.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[3\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[3\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[2\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[2\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[1\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[1\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly:stage\[0\].unit\[0\].u_butter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly:stage\[0\].unit\[0\].u_butter\|Mult3\"" {  } { { "buffterfly.v" "Mult3" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286790 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1694864286790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[0\].u_butter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[0\].u_butter\|lpm_mult:Mult0\"" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[0\].u_butter\|lpm_mult:Mult0 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[0\].u_butter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286841 ""}  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864286841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_j8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864286882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864286882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\"" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286909 ""}  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864286909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8t " "Found entity 1: mult_h8t" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864286951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864286951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\"" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286966 ""}  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864286966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[2\].u_butter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[2\].u_butter\|lpm_mult:Mult1\"" {  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864286981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[2\].u_butter\|lpm_mult:Mult1 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[2\].u_butter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864286982 ""}  } { { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864286982 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "4 " "Converted 4 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 60 " "Used 60 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 60 60 " "Used 60 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 60 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "4 " "Converted the following 4 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_out4 " "DSP block output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_out4\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_mult3 " "DSP block multiplier node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 59 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_out4 " "DSP block output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_out4\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_mult3 " "DSP block multiplier node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 58 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_out4 " "DSP block output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_out4\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_mult3 " "DSP block multiplier node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult3\|mult_h8t:auto_generated\|mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 61 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_out4 " "DSP block output node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_out4\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_mult3 " "DSP block multiplier node \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult2\|mult_h8t:auto_generated\|mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "buffterfly.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/buffterfly.v" 60 -1 0 } } { "FFT.v" "" { Text "F:/Git_Repository/FPGA_myself/FFT/FFT.v" 127 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1694864287315 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 56 " "Used 56 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 56 56 " "Used 56 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 56 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1694864287315 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1694864287315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287375 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864287375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m6h1 " "Found entity 1: mac_mult_m6h1" {  } { { "db/mac_mult_m6h1.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mac_mult_m6h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864287415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864287415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gdo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gdo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gdo " "Found entity 1: mult_gdo" {  } { { "db/mult_gdo.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_gdo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864287463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864287463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult1\|mult_h8t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287541 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864287541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_bq82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_bq82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_bq82 " "Found entity 1: mac_out_bq82" {  } { { "db/mac_out_bq82.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mac_out_bq82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694864287582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694864287582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"butterfly:stage\[2\].unit\[1\].u_butter\|lpm_mult:Mult0\|mult_h8t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694864287594 ""}  } { { "db/mult_h8t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/FFT/db/mult_h8t.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694864287594 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1860 " "Ignored 1860 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1694864287908 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1844 " "Ignored 1844 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1694864287908 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1694864287908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1694864288525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "360 " "360 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1694864289205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1694864289627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694864289627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5429 " "Implemented 5429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "387 " "Implemented 387 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694864290130 ""} { "Info" "ICUT_CUT_TM_OPINS" "385 " "Implemented 385 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694864290130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4545 " "Implemented 4545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1694864290130 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1694864290130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694864290130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694864290154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:38:10 2023 " "Processing ended: Sat Sep 16 19:38:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694864290154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694864290154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694864290154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694864290154 ""}
