=====
SETUP
-7.685
9.700
2.015
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
n298_s2
7.388
7.958
n224_s23
8.137
8.686
n224_s22
8.687
9.149
n224_s24
9.151
9.700
fsm_next_state_0_s0
9.700
=====
SETUP
-7.135
9.149
2.015
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
n298_s2
7.388
7.958
n221_s14
8.137
8.686
n221_s13
8.687
9.149
fsm_next_state_1_s0
9.149
=====
SETUP
-6.904
9.937
3.033
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n96_s1
7.908
8.457
spi_master_inst/spi_mosi_s1
9.937
=====
SETUP
-6.584
8.599
2.015
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
spi_master_inst/n97_s1
7.693
8.242
spi_master_inst/current_bit_sample_s0
8.599
=====
SETUP
-6.480
8.495
2.015
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n106_s27
7.908
8.279
spi_master_inst/n106_s23
8.279
8.382
spi_master_inst/n106_s21
8.382
8.485
spi_master_inst/current_bit_sample_s0
8.495
=====
SETUP
-5.581
9.193
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n163_s1
7.900
8.470
spi_master_inst/input_register_3_s0
9.193
=====
SETUP
-5.560
9.172
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n155_s1
7.900
8.449
spi_master_inst/input_register_7_s0
9.172
=====
SETUP
-5.502
7.516
2.015
clk_ibuf
0.000
4.230
fsm_state_0_s0
6.501
6.733
n218_s4
7.145
7.516
fsm_next_state_2_s0
7.516
=====
SETUP
-5.194
8.806
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n167_s1
7.908
8.478
spi_master_inst/input_register_1_s0
8.806
=====
SETUP
-5.173
8.785
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n159_s1
7.908
8.457
spi_master_inst/input_register_5_s0
8.785
=====
SETUP
-5.030
8.642
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n169_s1
7.908
8.457
spi_master_inst/input_register_0_s0
8.642
=====
SETUP
-5.022
8.634
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n165_s1
7.900
8.449
spi_master_inst/input_register_2_s0
8.634
=====
SETUP
-5.002
8.614
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n157_s1
7.900
8.470
spi_master_inst/input_register_6_s0
8.614
=====
SETUP
-5.002
8.614
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n161_s1
7.900
8.470
spi_master_inst/input_register_4_s0
8.614
=====
SETUP
1.954
9.661
11.615
spi_master_inst/input_register_6_s0
8.496
8.728
spi_master_inst/rx_data_reg_6_s0
9.661
=====
SETUP
2.157
9.458
11.615
spi_master_inst/current_bit_index_3_s5
8.662
9.124
spi_master_inst/current_bit_index_1_s1
9.458
=====
SETUP
2.157
9.458
11.615
spi_master_inst/current_bit_index_3_s5
8.662
9.124
spi_master_inst/current_bit_index_2_s1
9.458
=====
SETUP
2.163
9.452
11.615
spi_master_inst/current_bit_index_3_s5
8.662
9.124
spi_master_inst/current_bit_index_3_s1
9.452
=====
SETUP
2.270
9.345
11.615
spi_master_inst/input_register_3_s0
8.496
8.728
spi_master_inst/rx_data_reg_3_s0
9.345
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_7_s0
8.496
8.728
spi_master_inst/rx_data_reg_7_s0
9.268
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_5_s0
8.496
8.728
spi_master_inst/rx_data_reg_5_s0
9.268
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_4_s0
8.496
8.728
spi_master_inst/rx_data_reg_4_s0
9.268
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_2_s0
8.496
8.728
spi_master_inst/rx_data_reg_2_s0
9.268
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_0_s0
8.496
8.728
spi_master_inst/rx_data_reg_0_s0
9.268
=====
SETUP
2.363
9.252
11.615
spi_master_inst/input_register_1_s0
8.496
8.728
spi_master_inst/rx_data_reg_1_s0
9.252
=====
HOLD
-2.636
6.862
9.498
fsm_next_state_0_s0
6.312
6.513
fsm_state_0_s0
6.862
=====
HOLD
-2.631
6.867
9.498
fsm_next_state_1_s0
6.312
6.513
fsm_state_1_s0
6.867
=====
HOLD
-2.631
6.867
9.498
fsm_next_state_2_s0
6.312
6.513
fsm_state_2_s0
6.867
=====
HOLD
-2.342
2.340
4.682
spi_master_inst/rx_data_reg_7_s0
2.340
=====
HOLD
-2.342
2.340
4.682
spi_master_inst/rx_data_reg_6_s0
2.340
=====
HOLD
-2.342
2.340
4.682
spi_master_inst/rx_data_reg_5_s0
2.340
=====
HOLD
-2.342
2.340
4.682
spi_master_inst/rx_data_reg_1_s0
2.340
=====
HOLD
-2.342
2.340
4.682
spi_master_inst/rx_data_reg_0_s0
2.340
=====
HOLD
-2.339
2.343
4.682
spi_master_inst/rx_data_reg_4_s0
2.343
=====
HOLD
-2.339
2.343
4.682
spi_master_inst/rx_data_reg_3_s0
2.343
=====
HOLD
-2.339
2.343
4.682
spi_master_inst/rx_data_reg_2_s0
2.343
=====
HOLD
-2.095
2.587
4.682
spi_master_inst/n128_s4
2.355
2.587
spi_master_inst/current_bit_index_0_s3
2.587
=====
HOLD
-2.037
2.645
4.682
spi_master_inst/n125_s1
2.355
2.645
spi_master_inst/current_bit_index_3_s1
2.645
=====
HOLD
-1.982
2.701
4.682
spi_master_inst/n127_s1
2.357
2.701
spi_master_inst/current_bit_index_1_s1
2.701
=====
HOLD
-1.982
2.701
4.682
spi_master_inst/n126_s1
2.357
2.701
spi_master_inst/current_bit_index_2_s1
2.701
=====
HOLD
-1.768
2.915
4.682
spi_master_inst/current_bit_index_3_s5
2.355
2.665
spi_master_inst/current_bit_index_3_s1
2.915
=====
HOLD
-1.763
2.920
4.682
spi_master_inst/current_bit_index_3_s5
2.355
2.665
spi_master_inst/current_bit_index_1_s1
2.920
=====
HOLD
-1.763
2.920
4.682
spi_master_inst/current_bit_index_3_s5
2.355
2.665
spi_master_inst/current_bit_index_2_s1
2.920
=====
HOLD
-1.607
7.891
9.498
spi_master_inst/input_register_1_s0
7.341
7.542
spi_master_inst/rx_data_reg_1_s0
7.891
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_7_s0
7.341
7.542
spi_master_inst/rx_data_reg_7_s0
7.895
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_5_s0
7.341
7.542
spi_master_inst/rx_data_reg_5_s0
7.895
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_4_s0
7.341
7.542
spi_master_inst/rx_data_reg_4_s0
7.895
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_2_s0
7.341
7.542
spi_master_inst/rx_data_reg_2_s0
7.895
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_0_s0
7.341
7.542
spi_master_inst/rx_data_reg_0_s0
7.895
=====
HOLD
-1.597
7.901
9.498
spi_master_inst/input_register_3_s0
7.341
7.543
spi_master_inst/rx_data_reg_3_s0
7.901
