#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Oct 29 13:54:17 2025
# Process ID: 2560
# Log file: C:/Users/Lenovo/Desktop/H_B/rippl_adder/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Lenovo/Desktop/H_B/rippl_adder/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -271 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Lenovo/Desktop/H_B/rippl_adder/pa.fromNetlist.tcl
# create_project -name rippl_adder -dir "C:/Users/Lenovo/Desktop/H_B/rippl_adder/planAhead_run_3" -part xc3s400pq208-4
create_project: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 458.391 ; gain = 17.500
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Lenovo/Desktop/H_B/rippl_adder/Ripple_Carry_Adder_4bit.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Lenovo/Desktop/H_B/rippl_adder} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Ripple_Carry_Adder_4bit.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Lenovo/Desktop/H_B/rippl_adder/Ripple_Carry_Adder_4bit.ucf' to fileset 'constrs_1'
# add_files [list {Ripple_Carry_Adder_4bit.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Ripple_Carry_Adder_4bit.ngc ...
WARNING:NetListWriters:298 - No output is written to
   Ripple_Carry_Adder_4bit.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Ripple_Carry_Adder_4bit.edif ...
ngc2edif: Total memory usage is 79992 kilobytes

Parsing EDIF File [./planAhead_run_3/rippl_adder.data/cache/Ripple_Carry_Adder_4bit_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/rippl_adder.data/cache/Ripple_Carry_Adder_4bit_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Lenovo/Desktop/H_B/rippl_adder/Ripple_Carry_Adder_4bit.ucf]
Finished Parsing UCF File [C:/Users/Lenovo/Desktop/H_B/rippl_adder/Ripple_Carry_Adder_4bit.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9d910f32
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 562.539 ; gain = 101.906
startgroup
set_property package_pin P183 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P182 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin P181 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P181 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P180 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin P171 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin P169 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P169 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P168 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P167 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin P71 [get_ports {S[3]}]
endgroup
set_property package_pin "" [get_ports [list  {S[2]}]]
startgroup
set_property package_pin P68 [get_ports {S[3]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin P65 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin P64 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin P161 [get_ports Cin]
endgroup
startgroup
set_property package_pin P71 [get_ports Cout]
endgroup
save_constraints
