<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan 18 16:06:51 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_2" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="7" NAME="switch_input_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_switch_input_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BinToBcd_0" PORT="switch_input"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="seg_7_data_0" RIGHT="0" SIGIS="undef" SIGNAME="seg_7_driver_0_seg_7_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_7_driver_0" PORT="seg_7_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg_7_enable_0" RIGHT="0" SIGIS="undef" SIGNAME="seg_7_driver_0_seg_7_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_7_driver_0" PORT="seg_7_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_7_driver_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="seg_7_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg_7_driver_0" PORT="ap_rst"/>
        <CONNECTION INSTANCE="seg_7_0" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/BinToBcd_0" HWVERSION="1.0" INSTANCE="BinToBcd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BinToBcd" VLNV="xilinx.com:module_ref:BinToBcd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_BinToBcd_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="switch_input" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_switch_input_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="switch_input_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bcd_output_digit_1" RIGHT="0" SIGIS="undef" SIGNAME="BinToBcd_0_bcd_output_digit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg_7_driver_0" PORT="digit2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bcd_output_digit_2" RIGHT="0" SIGIS="undef" SIGNAME="BinToBcd_0_bcd_output_digit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg_7_driver_0" PORT="digit1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/seg_7_0" HWVERSION="1.0" INSTANCE="seg_7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg_7" VLNV="xilinx.com:module_ref:seg_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ap_ST_fsm_state1" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_seg_7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_signal" SIGIS="undef" SIGNAME="seg_7_0_out_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg_7_driver_0" PORT="refresh_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/seg_7_driver_0" HWVERSION="1.0" INSTANCE="seg_7_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg_7_driver" VLNV="xilinx.com:module_ref:seg_7_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ap_ST_fsm_pp0_stage0" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_seg_7_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="refresh_signal" SIGIS="undef" SIGNAME="seg_7_0_out_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg_7_0" PORT="out_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="digit1" RIGHT="0" SIGIS="undef" SIGNAME="BinToBcd_0_bcd_output_digit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BinToBcd_0" PORT="bcd_output_digit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="digit2" RIGHT="0" SIGIS="undef" SIGNAME="BinToBcd_0_bcd_output_digit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BinToBcd_0" PORT="bcd_output_digit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="seg_7_data" RIGHT="0" SIGIS="undef" SIGNAME="seg_7_driver_0_seg_7_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_7_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="seg_7_enable" RIGHT="0" SIGIS="undef" SIGNAME="seg_7_driver_0_seg_7_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_7_enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
