Analysis & Synthesis report for xm23_cpu
Sun Jul 30 08:30:09 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated
 16. Parameter Settings for Inferred Entity Instance: memory:ram|altsyncram:memory_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "control_unit:ctrl_unit"
 19. Port Connectivity Checks: "instruction_decoder:ID"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 30 08:30:09 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; xm23_cpu                                       ;
; Top-level Entity Name              ; xm23_cpu                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,887                                          ;
;     Total combinational functions  ; 2,712                                          ;
;     Dedicated logic registers      ; 567                                            ;
; Total registers                    ; 567                                            ;
; Total pins                         ; 76                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 524,288                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; xm23_cpu           ; xm23_cpu           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; xm23_cpu.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v                               ;         ;
; view_data.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v                              ;         ;
; seven_seg_decoder.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v                      ;         ;
; alu.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v                                    ;         ;
; instruction_decoder.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v                    ;         ;
; sign_extender.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v                          ;         ;
; byte_manip.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v                             ;         ;
; control_unit.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v                           ;         ;
; memory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v                                 ;         ;
; memory.txt                               ; yes             ; Auto-Found File                                       ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt                               ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal221.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_2s72.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf                   ;         ;
; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ;         ;
; db/decode_rsa.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf                        ;         ;
; db/mux_bnb.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf                           ;         ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,887  ;
;                                             ;        ;
; Total combinational functions               ; 2712   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1883   ;
;     -- 3 input functions                    ; 629    ;
;     -- <=2 input functions                  ; 200    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2585   ;
;     -- arithmetic mode                      ; 127    ;
;                                             ;        ;
; Total registers                             ; 567    ;
;     -- Dedicated logic registers            ; 567    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 76     ;
; Total memory bits                           ; 524288 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; Clock  ;
; Maximum fan-out                             ; 490    ;
; Total fan-out                               ; 13530  ;
; Average fan-out                             ; 3.87   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; |xm23_cpu                                 ; 2712 (1011)         ; 567 (332)                 ; 524288      ; 0            ; 0       ; 0         ; 76   ; 0            ; |xm23_cpu                                                                                      ; xm23_cpu            ; work         ;
;    |alu:arithmetic_logic_unit|            ; 602 (602)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|alu:arithmetic_logic_unit                                                            ; alu                 ; work         ;
;    |byte_manip:byte_manipulator|          ; 43 (43)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|byte_manip:byte_manipulator                                                          ; byte_manip          ; work         ;
;    |control_unit:ctrl_unit|               ; 520 (520)           ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|control_unit:ctrl_unit                                                               ; control_unit        ; work         ;
;    |instruction_decoder:ID|               ; 86 (86)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|instruction_decoder:ID                                                               ; instruction_decoder ; work         ;
;    |memory:ram|                           ; 112 (0)             ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram                                                                           ; memory              ; work         ;
;       |altsyncram:memory_rtl_0|           ; 112 (0)             ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0                                                   ; altsyncram          ; work         ;
;          |altsyncram_2s72:auto_generated| ; 112 (0)             ; 6 (6)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated                    ; altsyncram_2s72     ; work         ;
;             |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|decode_rsa:decode2 ; decode_rsa          ; work         ;
;             |decode_rsa:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|decode_rsa:decode3 ; decode_rsa          ; work         ;
;             |mux_bnb:mux4|                ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|mux_bnb:mux4       ; mux_bnb             ; work         ;
;             |mux_bnb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|mux_bnb:mux5       ; mux_bnb             ; work         ;
;    |sign_extender:sxt_ext|                ; 46 (46)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|sign_extender:sxt_ext                                                                ; sign_extender       ; work         ;
;    |view_data:data_viewer|                ; 292 (264)           ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer                                                                ; view_data           ; work         ;
;       |seven_seg_decoder:decode1|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode1                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode2|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode2                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode3|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode3                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode4|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode4                                      ; seven_seg_decoder   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; view_data:data_viewer|LEDG[0]                       ; GND                            ; yes                    ;
; view_data:data_viewer|LEDG[1]                       ; GND                            ; yes                    ;
; view_data:data_viewer|LEDG[2]                       ; view_data:data_viewer|LEDG[5]  ; yes                    ;
; view_data:data_viewer|LEDG[3]                       ; view_data:data_viewer|LEDG[5]  ; yes                    ;
; view_data:data_viewer|LEDG[4]                       ; view_data:data_viewer|LEDG[5]  ; yes                    ;
; view_data:data_viewer|LEDG[5]                       ; view_data:data_viewer|LEDG[5]  ; yes                    ;
; view_data:data_viewer|LEDR[0]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[1]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[2]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[3]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[4]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[5]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[6]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[7]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[8]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[9]                       ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[10]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[11]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[12]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[13]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[14]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|LEDR[15]                      ; view_data:data_viewer|LEDR[15] ; yes                    ;
; view_data:data_viewer|data[0]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[1]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[2]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[3]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[4]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[5]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[6]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[7]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[8]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[9]                       ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[10]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[11]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[12]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[13]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[14]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|data[15]                      ; view_data:data_viewer|data[0]  ; yes                    ;
; view_data:data_viewer|view_mode[1]                  ; GND                            ; yes                    ;
; view_data:data_viewer|view_mode[0]                  ; GND                            ; yes                    ;
; bkpnt[0]                                            ; SW[17]                         ; yes                    ;
; bkpnt[1]                                            ; SW[17]                         ; yes                    ;
; bkpnt[2]                                            ; SW[17]                         ; yes                    ;
; bkpnt[3]                                            ; SW[17]                         ; yes                    ;
; bkpnt[4]                                            ; SW[17]                         ; yes                    ;
; bkpnt[5]                                            ; SW[17]                         ; yes                    ;
; bkpnt[6]                                            ; SW[17]                         ; yes                    ;
; bkpnt[7]                                            ; SW[17]                         ; yes                    ;
; bkpnt[8]                                            ; SW[17]                         ; yes                    ;
; bkpnt[9]                                            ; SW[17]                         ; yes                    ;
; bkpnt[10]                                           ; SW[17]                         ; yes                    ;
; bkpnt[11]                                           ; SW[17]                         ; yes                    ;
; bkpnt[12]                                           ; SW[17]                         ; yes                    ;
; bkpnt[13]                                           ; SW[17]                         ; yes                    ;
; bkpnt[14]                                           ; SW[17]                         ; yes                    ;
; bkpnt[15]                                           ; SW[17]                         ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-----------------------------------------------+-----------------------------------------------------+
; Register name                                 ; Reason for Removal                                  ;
+-----------------------------------------------+-----------------------------------------------------+
; control_unit:ctrl_unit|addr_bus_ctrl[3]       ; Stuck at VCC due to stuck port data_in              ;
; control_unit:ctrl_unit|sxt_rnum[3]            ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|bm_rnum[3]             ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|sxt_shift              ; Merged with control_unit:ctrl_unit|sxt_bit_num[3]   ;
; control_unit:ctrl_unit|alu_rnum_dst[4]        ; Merged with control_unit:ctrl_unit|alu_rnum_dst[3]  ;
; control_unit:ctrl_unit|psw_bus_ctrl[1]        ; Merged with control_unit:ctrl_unit|psw_bus_ctrl[0]  ;
; control_unit:ctrl_unit|addr_rnum_src[4]       ; Merged with control_unit:ctrl_unit|addr_rnum_src[3] ;
; control_unit:ctrl_unit|addr_bus_ctrl[1,2,5]   ; Merged with control_unit:ctrl_unit|addr_bus_ctrl[0] ;
; control_unit:ctrl_unit|alu_rnum_dst[3]        ; Lost fanout                                         ;
; control_unit:ctrl_unit|dbus_rnum_src[3]       ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|addr_rnum_src[3]       ; Lost fanout                                         ;
; instruction_decoder:ID|OP[6]                  ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|psw[8,9,11,12,15]      ; Merged with control_unit:ctrl_unit|psw[10]          ;
; psw_in[8,9,11,12,15]                          ; Merged with psw_in[10]                              ;
; alu:arithmetic_logic_unit|PSW_o[8,9,11,12,15] ; Merged with alu:arithmetic_logic_unit|PSW_o[10]     ;
; control_unit:ctrl_unit|psw[14]                ; Merged with control_unit:ctrl_unit|psw[13]          ;
; psw_in[14]                                    ; Merged with psw_in[13]                              ;
; alu:arithmetic_logic_unit|PSW_o[14]           ; Merged with alu:arithmetic_logic_unit|PSW_o[13]     ;
; Total Number of Removed Registers = 32        ;                                                     ;
+-----------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 567   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 305   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; control_unit:ctrl_unit|cpucycle[0]     ; 69      ;
; control_unit:ctrl_unit|psw[5]          ; 3       ;
; control_unit:ctrl_unit|psw[6]          ; 3       ;
; control_unit:ctrl_unit|psw[7]          ; 3       ;
; control_unit:ctrl_unit|psw[13]         ; 4       ;
; psw_in[5]                              ; 2       ;
; psw_in[6]                              ; 2       ;
; psw_in[7]                              ; 2       ;
; psw_in[13]                             ; 1       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+-------------------------+-------------------------+------+
; Register Name           ; Megafunction            ; Type ;
+-------------------------+-------------------------+------+
; memory:ram|ub_out[0..7] ; memory:ram|memory_rtl_0 ; RAM  ;
; memory:ram|lb_out[0..7] ; memory:ram|memory_rtl_0 ; RAM  ;
+-------------------------+-------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|enables[12]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[7]           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[0]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|instr_reg[3]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[3]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |xm23_cpu|mdr[13]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[10]          ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|cex_state[0]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|addr_bus_ctrl[4] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|byte_manip:byte_manipulator|dst_out[6]  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|ctrl_reg_bus[0]  ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |xm23_cpu|mar[8]                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|byte_manip:byte_manipulator|dst_out[13] ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|bm_op[1]         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |xm23_cpu|instruction_decoder:ID|DST[0]           ;
; 129:1              ; 4 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|psw[4]           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |xm23_cpu|instruction_decoder:ID|SRCCON[2]        ;
; 122:1              ; 5 bits    ; 405 LEs       ; 10 LEs               ; 395 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|sxt_bit_num[0]   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|code[3]          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|code[1]          ;
; 38:1               ; 3 bits    ; 75 LEs        ; 33 LEs               ; 42 LEs                 ; Yes        ; |xm23_cpu|alu:arithmetic_logic_unit|result[4]     ;
; 146:1              ; 3 bits    ; 291 LEs       ; 6 LEs                ; 285 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|addr_rnum_src[1] ;
; 39:1               ; 3 bits    ; 78 LEs        ; 36 LEs               ; 42 LEs                 ; Yes        ; |xm23_cpu|alu:arithmetic_logic_unit|result[2]     ;
; 71:1               ; 2 bits    ; 94 LEs        ; 4 LEs                ; 90 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_rnum_src[0]  ;
; 140:1              ; 2 bits    ; 186 LEs       ; 8 LEs                ; 178 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|s_bus_ctrl       ;
; 140:1              ; 4 bits    ; 372 LEs       ; 8 LEs                ; 364 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_op[1]        ;
; 29:1               ; 3 bits    ; 57 LEs        ; 24 LEs               ; 33 LEs                 ; Yes        ; |xm23_cpu|alu:arithmetic_logic_unit|result[14]    ;
; 32:1               ; 3 bits    ; 63 LEs        ; 33 LEs               ; 30 LEs                 ; Yes        ; |xm23_cpu|alu:arithmetic_logic_unit|result[11]    ;
; 70:1               ; 3 bits    ; 138 LEs       ; 6 LEs                ; 132 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_rnum_dst[0]  ;
; 82:1               ; 2 bits    ; 108 LEs       ; 28 LEs               ; 80 LEs                 ; Yes        ; |xm23_cpu|alu:arithmetic_logic_unit|PSW_o[1]      ;
; 43:1               ; 2 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_src[3] ;
; 49:1               ; 3 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_src[1] ;
; 67:1               ; 2 bits    ; 88 LEs        ; 6 LEs                ; 82 LEs                 ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_dst[2] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |xm23_cpu|view_data:data_viewer|LEDR[0]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |xm23_cpu|view_data:data_viewer|LEDG[2]           ;
; 8:1                ; 17 bits   ; 85 LEs        ; 34 LEs               ; 51 LEs                 ; No         ; |xm23_cpu|reg_file                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |xm23_cpu|reg_file                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|Mux44                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|ShiftLeft0    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|ShiftLeft0    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|Mux22                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|sxt_in[14]                              ;
; 9:1                ; 13 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|sxt_in[11]                              ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|Mux81                                   ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|view_data:data_viewer|data[8]           ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|s_bus[13]                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |xm23_cpu|control_unit:ctrl_unit|Selector1        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ram|altsyncram:memory_rtl_0            ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped        ;
; WIDTH_A                            ; 8                                        ; Untyped        ;
; WIDTHAD_A                          ; 16                                       ; Untyped        ;
; NUMWORDS_A                         ; 65536                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 8                                        ; Untyped        ;
; WIDTHAD_B                          ; 16                                       ; Untyped        ;
; NUMWORDS_B                         ; 65536                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA                                 ; Untyped        ;
; INIT_FILE                          ; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2s72                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; memory:ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                    ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 65536                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 65536                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ;
+-------------------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl_unit"                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; enables[11..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; addr_bus_ctrl[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; sxt_bit_num      ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sxt_bit_num[4..4]" have no fanouts ;
; sxt_rnum[4]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; bm_rnum[4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_decoder:ID"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; FLTo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 567                         ;
;     ENA               ; 234                         ;
;     ENA SCLR          ; 4                           ;
;     ENA SCLR SLD      ; 4                           ;
;     ENA SLD           ; 63                          ;
;     SLD               ; 19                          ;
;     plain             ; 243                         ;
; cycloneiii_lcell_comb ; 2713                        ;
;     arith             ; 127                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 70                          ;
;     normal            ; 2586                        ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 559                         ;
;         4 data inputs ; 1883                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 9.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Jul 30 08:29:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xm23_cpu.v
    Info (12023): Found entity 1: xm23_cpu File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file view_data.v
    Info (12023): Found entity 1: view_data File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.v
    Info (12023): Found entity 1: instruction_decoder File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.v
    Info (12023): Found entity 1: sign_extender File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file byte_manip.v
    Info (12023): Found entity 1: byte_manip File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cex_code.v
    Info (12023): Found entity 1: cex_code File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at xm23_cpu.v(128): created implicit net for "FLTi" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Info (12127): Elaborating entity "xm23_cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at xm23_cpu.v(23): object "extension" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at xm23_cpu.v(56): object "mar_mem_bus" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 56
Warning (10855): Verilog HDL warning at xm23_cpu.v(26): initial value for variable reg_file should be constant File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 26
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(98): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 98
Warning (10230): Verilog HDL assignment warning at xm23_cpu.v(103): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 103
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(109): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 109
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(110): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at xm23_cpu.v(161): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at xm23_cpu.v(158): inferring latch(es) for variable "bkpnt", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[0]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[1]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[2]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[3]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[4]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[5]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[6]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[7]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[8]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[9]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[10]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[11]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[12]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[13]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[14]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (10041): Inferred latch for "bkpnt[15]" at xm23_cpu.v(158) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 158
Info (12128): Elaborating entity "memory" for hierarchy "memory:ram" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 120
Info (12128): Elaborating entity "view_data" for hierarchy "view_data:data_viewer" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at view_data.v(46): variable "view_mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at view_data.v(48): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at view_data.v(49): variable "mem_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at view_data.v(51): variable "view_mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at view_data.v(53): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at view_data.v(54): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at view_data.v(55): variable "psw_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at view_data.v(57): variable "reg_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "LEDG", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "view_mode", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[0]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[1]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[2]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[3]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[4]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[5]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[6]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[7]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[8]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[9]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[10]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[11]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[12]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[13]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[14]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[15]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "view_mode[0]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "view_mode[1]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "LEDG[2]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[3]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[4]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[5]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[0]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[1]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[2]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[3]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[4]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[5]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[6]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[7]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[8]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[9]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[10]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[11]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[12]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[13]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[14]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[15]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[0]" at view_data.v(38) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 38
Info (10041): Inferred latch for "LEDG[1]" at view_data.v(38) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 38
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "view_data:data_viewer|seven_seg_decoder:decode1" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 25
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:sxt_ext" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 124
Info (12128): Elaborating entity "byte_manip" for hierarchy "byte_manip:byte_manipulator" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 126
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "instruction_decoder:ID" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl_unit" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 133
Warning (10230): Verilog HDL assignment warning at control_unit.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 69
Warning (10230): Verilog HDL assignment warning at control_unit.v(154): truncated value with size 7 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 154
Warning (10230): Verilog HDL assignment warning at control_unit.v(155): truncated value with size 7 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 155
Warning (10230): Verilog HDL assignment warning at control_unit.v(181): truncated value with size 7 to match size of target (6) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 181
Warning (10230): Verilog HDL assignment warning at control_unit.v(207): truncated value with size 7 to match size of target (6) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 207
Warning (10230): Verilog HDL assignment warning at control_unit.v(311): truncated value with size 7 to match size of target (3) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 311
Info (12128): Elaborating entity "alu" for hierarchy "alu:arithmetic_logic_unit" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 135
Warning (10230): Verilog HDL assignment warning at alu.v(102): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 102
Warning (10230): Verilog HDL assignment warning at alu.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 104
Warning (10230): Verilog HDL assignment warning at alu.v(108): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 108
Warning (10230): Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 113
Warning (10230): Verilog HDL assignment warning at alu.v(123): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 123
Warning (10230): Verilog HDL assignment warning at alu.v(186): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 186
Warning (10230): Verilog HDL assignment warning at alu.v(188): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 188
Warning (10230): Verilog HDL assignment warning at alu.v(196): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 196
Warning (10230): Verilog HDL assignment warning at alu.v(198): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 198
Warning (10230): Verilog HDL assignment warning at alu.v(205): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 205
Warning (10230): Verilog HDL assignment warning at alu.v(207): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 207
Warning (10230): Verilog HDL assignment warning at alu.v(214): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 214
Warning (10230): Verilog HDL assignment warning at alu.v(216): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 216
Warning (10230): Verilog HDL assignment warning at alu.v(223): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 223
Warning (10230): Verilog HDL assignment warning at alu.v(225): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 225
Warning (10230): Verilog HDL assignment warning at alu.v(232): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 232
Warning (10230): Verilog HDL assignment warning at alu.v(234): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 234
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "FLTi" is missing source, defaulting to GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "FLTi" is missing source, defaulting to GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "FLTi" is missing source, defaulting to GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "FLTi" is missing source, defaulting to GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "FLTi" is missing source, defaulting to GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Clock File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 47
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
        Info (286033): Parameter INIT_FILE set to db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "memory:ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
    Info (12134): Parameter "INIT_FILE" = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s72.tdf
    Info (12023): Found entity 1: altsyncram_2s72 File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch view_data:data_viewer|LEDG[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|data[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3061 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Sun Jul 30 08:30:09 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg.


