
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1775062                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486276                       # Number of bytes of host memory used
host_op_rate                                  1986392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1593.47                       # Real time elapsed on the host
host_tick_rate                              668892114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2828503792                       # Number of instructions simulated
sim_ops                                    3165250601                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1375080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2750134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 149324835                       # Number of branches fetched
system.switch_cpus.committedInsts           828503791                       # Number of instructions committed
system.switch_cpus.committedOps             925306785                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    268106523                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    261513991                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    119567843                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            13396366                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     760786779                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            760786779                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1293157615                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    667444292                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           168590324                       # Number of load instructions
system.switch_cpus.num_mem_refs             288990275                       # number of memory refs
system.switch_cpus.num_store_insts          120399951                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     122382869                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            122382869                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    152597297                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     89762652                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         540357689     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         26410810      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        13704345      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9064847      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3730665      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       12361041      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     14875636      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2081617      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12905876      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           824035      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        168590324     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       120399951     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          925306836                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2199839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       117258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4399678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         117258                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1374616                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       410620                       # Transaction distribution
system.membus.trans_dist::CleanEvict           964432                       # Transaction distribution
system.membus.trans_dist::ReadExReq               466                       # Transaction distribution
system.membus.trans_dist::ReadExResp              466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1374616                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2055888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2069328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4125216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4125216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    114007296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    114562560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    228569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               228569856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1375082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1375082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1375082                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3669873138                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3678581939                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13066561956                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2198657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       937602                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2649099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2198657                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6599517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6599517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    349033088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349033088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1386862                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52559360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3586701                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3469415     96.73%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 117286      3.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3586701                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2713671702                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4586664315                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     87718144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          87718144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     26289152                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       26289152                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       685298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             685298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       205384                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            205384                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     82298165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             82298165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      24664783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            24664783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      24664783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     82298165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           106962947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    410768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1360212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000879477156                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        22927                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        22927                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2517820                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            388098                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     685298                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    205384                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1370596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  410768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 10384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            73410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            72681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            56864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            57487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            57186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            72514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            59681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           126666                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            91236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            54257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          104633                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          137161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          154388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          101167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           72924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           67957                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            20024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13630                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            17470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            15260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            18998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           74076                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           63753                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           37320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           17090                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16622                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 29332774744                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6801060000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            54836749744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21564.86                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40314.86                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  730709                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 251686                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.72                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.27                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1370596                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              410768                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 680342                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 679870                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 21810                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 21900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 22937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 22937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 22928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 22928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 22928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 22928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 22934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 22935                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 22936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 22949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 22945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 22945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 22941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 22927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 22927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 22927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    91                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       788555                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   143.732026                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   135.965978                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    64.643673                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26692      3.38%      3.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       685867     86.98%     90.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        57917      7.34%     97.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        11576      1.47%     99.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4011      0.51%     99.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1594      0.20%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          593      0.08%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          221      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           84      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       788555                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        22927                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     59.325250                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.161982                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    19.347930                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            25      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          181      0.79%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          936      4.08%      4.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2004      8.74%     13.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3284     14.32%     28.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3872     16.89%     44.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3840     16.75%     61.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3052     13.31%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2259      9.85%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1451      6.33%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          934      4.07%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          547      2.39%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          273      1.19%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          150      0.65%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           58      0.25%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           37      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           15      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            6      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        22927                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        22927                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.915166                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.909526                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.436093                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1030      4.49%      4.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              88      0.38%      4.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           21663     94.49%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              89      0.39%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              57      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        22927                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              87053568                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 664576                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               26287424                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               87718144                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            26289152                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       81.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       24.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    82.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    24.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.83                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065852268131                       # Total gap between requests
system.mem_ctrls0.avgGap                   1196669.82                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     87053568                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     26287424                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 81674651.918582782149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 24663161.480482902378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1370596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       410768                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  54836749744                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24569652090928                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40009.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  59813938.99                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3226737360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1715051580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5595782220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1448148060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    333196239990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    128700890880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      558020305050                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.541025                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 331397127605                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 698869571456                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2403566760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1277514645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4116131460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         695919960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    291117470850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    164134865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      547882924395                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       514.030018                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 423809852917                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 606456846144                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     88292352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          88292352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     26270208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       26270208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       689784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             689784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       205236                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            205236                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     82836893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             82836893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      24647009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            24647009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      24647009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     82836893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           107483902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    410472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1370204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000841786198                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22909                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22909                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2532599                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            387845                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     689784                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    205236                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1379568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  410472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  9364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            77719                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            65800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            63844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            58224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            64922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            66673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            70157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           123233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            85820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            48279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          104124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          140968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          158729                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           78902                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           63012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            21047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13428                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            17798                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            15152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14860                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            14922                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           75632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           62514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           37544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35820                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           17062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16802                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 29663414820                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6851020000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            55354739820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21648.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40398.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  735857                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 251956                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.70                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               61.38                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1379568                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              410472                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 685336                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 684868                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 21781                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 21890                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 22912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 22916                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 22912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22923                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22925                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 22944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 22932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   113                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       792831                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   143.739041                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   135.980346                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    64.722205                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26430      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       690412     87.08%     90.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        57698      7.28%     97.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        11628      1.47%     99.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4112      0.52%     99.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1659      0.21%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          613      0.08%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          193      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           86      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       792831                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22909                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     59.808896                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    56.645970                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.396562                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            17      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          195      0.85%      0.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          857      3.74%      4.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2027      8.85%     13.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3103     13.54%     27.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3852     16.81%     43.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3745     16.35%     60.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3127     13.65%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2414     10.54%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1547      6.75%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          906      3.95%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          553      2.41%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          319      1.39%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          123      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           57      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           35      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           22      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22909                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.916234                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.910568                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.437376                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1021      4.46%      4.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             107      0.47%      4.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           21612     94.34%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             108      0.47%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              61      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22909                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              87693056                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 599296                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               26268352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               88292352                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            26270208                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       82.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       24.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    82.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    24.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065855621645                       # Total gap between requests
system.mem_ctrls1.avgGap                   1190873.52                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     87693056                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     26268352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 82274626.865113526583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 24645267.912221677601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1379568                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       410472                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  55354739820                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24567197750348                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40124.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  59851092.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3206959560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1704539430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5566572480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1436314320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    335115104520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    127086822720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      558253767990                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.760062                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 327179941551                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 703086757510                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2453875200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1304254215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4216684080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         706198140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    293257956510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    162333423840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      548409846945                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       514.524383                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 419110842377                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 611155856684                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       824757                       # number of demand (read+write) hits
system.l2.demand_hits::total                   824757                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       824757                       # number of overall hits
system.l2.overall_hits::total                  824757                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1375082                       # number of demand (read+write) misses
system.l2.demand_misses::total                1375082                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1375082                       # number of overall misses
system.l2.overall_misses::total               1375082                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 125060761968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     125060761968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 125060761968                       # number of overall miss cycles
system.l2.overall_miss_latency::total    125060761968                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2199839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2199839                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2199839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2199839                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.625083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.625083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.625083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.625083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90947.857632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90947.857632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90947.857632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90947.857632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              410620                       # number of writebacks
system.l2.writebacks::total                    410620                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1375082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1375082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1375082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1375082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 113291621510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113291621510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 113291621510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113291621510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.625083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.625083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.625083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.625083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82388.993173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82388.993173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82388.993173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82388.993173                       # average overall mshr miss latency
system.l2.replacements                        1386862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       526982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           526982                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       526982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       526982                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       105448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        105448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          716                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   716                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 466                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     37873608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37873608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.394247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81273.836910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81273.836910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     33898376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33898376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.394247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72743.296137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72743.296137                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       824041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            824041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1374616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1374616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 125022888360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 125022888360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2198657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2198657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.625207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.625207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90951.137161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90951.137161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1374616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1374616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 113257723134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113257723134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.625207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.625207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82392.263100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82392.263100                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     4296478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1387374                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.096842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.367422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.178382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   506.454196                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71781262                       # Number of tag accesses
system.l2.tags.data_accesses                 71781262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    828503843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2828708193                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    828503843                       # number of overall hits
system.cpu.icache.overall_hits::total      2828708193                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    828503843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2828709096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    828503843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2828709096                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    828503843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2828708193                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    828503843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2828709096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2828709096                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3132568.212625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110319655647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110319655647                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    273682396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        937230227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    273682396                       # number of overall hits
system.cpu.dcache.overall_hits::total       937230227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2199753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8164383                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2199753                       # number of overall misses
system.cpu.dcache.overall_misses::total       8164383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 136880027322                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136880027322                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 136880027322                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136880027322                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    275882149                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    945394610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    275882149                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    945394610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008636                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62225.180428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16765.507856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62225.180428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16765.507856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2529714                       # number of writebacks
system.cpu.dcache.writebacks::total           2529714                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2199753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2199753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2199753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2199753                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 135045433320                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 135045433320                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 135045433320                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 135045433320                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002327                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002327                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61391.180428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61391.180428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61391.180428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61391.180428                       # average overall mshr miss latency
system.cpu.dcache.replacements                8166268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    160700240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       548531232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2198571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7494066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 136833329160                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 136833329160                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    162898811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    556025298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62237.393816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18258.890322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2198571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2198571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 134999720946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 134999720946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013497                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61403.393816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61403.393816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    112982156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      388698995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     46698162                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46698162                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    112983338                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    389369312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39507.751269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    69.665788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1182                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1182                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     45712374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45712374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38673.751269                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38673.751269                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7416527                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24174625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           86                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2141                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5984367                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5984367                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7416613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24176766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000089                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 69585.662791                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2795.127043                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5912643                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5912643                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 68751.662791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68751.662791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7416613                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24176766                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7416613                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24176766                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           993748142                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8166524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.685572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.372878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.626428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31808107068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31808107068                       # Number of data accesses

---------- End Simulation Statistics   ----------
