============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:52:15 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-233 ps) Setup Check with Pin count_reg[15]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[15]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -233                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y       -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y         -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y          -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y          -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  g170/Y          -       A->Y  F     NAND2X2        1  17.9    69    90     842    (-,-) 
  g168/Y          -       B->Y  R     NAND2X4        1  12.8    44    58     900    (-,-) 
  g167/Y          -       B->Y  F     NAND2X2        1   8.9    40    51     951    (-,-) 
  count_reg[15]/D -       -     F     DFFRX4         1     -     -     0     951    (-,-) 
#-----------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[15]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: VIOLATED (-233 ps) Setup Check with Pin count_reg[11]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[11]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      52                  
       Uncertainty:-     250                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     931                  
             Slack:=    -233                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y       -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y         -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y          -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y          -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  g2884/Y         -       B->Y  F     NAND3X2        1  12.5    80   101     854    (-,-) 
  g2883/Y         -       A->Y  R     NAND2X2        1   8.9    56    77     931    (-,-) 
  count_reg[11]/D -       -     R     DFFRX4         1     -     -     0     931    (-,-) 
#-----------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[11]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: VIOLATED (-233 ps) Setup Check with Pin count_reg[8]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[8]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      82                  
       Uncertainty:-     250                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     901                  
             Slack:=    -233                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y       -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y         -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y          -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y          -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  g98/Y           -       A->Y  F     NAND2X2        1  10.2    47    71     823    (-,-) 
  g96/Y           -       B0->Y R     OAI21X1        1   8.9   161    78     901    (-,-) 
  count_reg[8]/D  -       -     R     DFFRX4         1     -     -     0     901    (-,-) 
#-----------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[8]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: VIOLATED (-232 ps) Setup Check with Pin count_reg[13]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[13]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      52                  
       Uncertainty:-     250                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     930                  
             Slack:=    -232                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y                    -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y                      -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y                       -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y                       -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  inc_ADD_UNS_OP_g2612__2346/Y -       A->Y  F     NAND3X2        1  12.5    78   102     854    (-,-) 
  inc_ADD_UNS_OP_g2599__5122/Y -       A->Y  R     NAND2X2        1   8.9    56    76     930    (-,-) 
  count_reg[13]/D              -       -     R     DFFRX4         1     -     -     0     930    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[13]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: VIOLATED (-232 ps) Setup Check with Pin count_reg[14]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[14]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      54                  
       Uncertainty:-     250                  
     Required Time:=     696                  
      Launch Clock:-       0                  
         Data Path:-     928                  
             Slack:=    -232                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y                    -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y                      -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y                       -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y                       -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  inc_ADD_UNS_OP_g2606__7482/Y -       C->Y  F     NAND3X2        1  12.5    82    97     850    (-,-) 
  inc_ADD_UNS_OP_g2603__1881/Y -       A->Y  R     NAND2X2        1   8.9    57    78     928    (-,-) 
  count_reg[14]/D              -       -     R     DFFRX1         1     -     -     0     928    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[14]/CK <<<     -     R     DFFRX1        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-225 ps) Setup Check with Pin count_reg[6]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[6]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      58                  
       Uncertainty:-     250                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     918                  
             Slack:=    -225                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y                      -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt26/Y                     -       A->Y  R     INVX4          1 17.9    45    61     546    (-,-) 
  g23/Y                        -       C->Y  F     NAND3X4        2 23.1    77    79     625    (-,-) 
  g9/Y                         -       A->Y  R     INVX4          2 21.9    54    70     696    (-,-) 
  g8/Y                         -       B->Y  F     NAND2X2        1 10.9    45    59     755    (-,-) 
  inc_ADD_UNS_OP_g2590__4319/Y -       B->Y  R     XOR2X1         1  8.9    74   163     918    (-,-) 
  count_reg[6]/D               -       -     R     DFFRX4         1    -     -     0     918    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[6]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: VIOLATED (-225 ps) Setup Check with Pin count_reg[5]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[5]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      58                  
       Uncertainty:-     250                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     918                  
             Slack:=    -225                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y                      -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt26/Y                     -       A->Y  R     INVX4          1 17.9    45    61     546    (-,-) 
  g23/Y                        -       C->Y  F     NAND3X4        2 23.1    77    79     625    (-,-) 
  g9/Y                         -       A->Y  R     INVX4          2 21.9    54    70     696    (-,-) 
  inc_ADD_UNS_OP_g2593__6783/Y -       B->Y  F     NAND2X2        1 10.9    45    59     755    (-,-) 
  inc_ADD_UNS_OP_g2587__2701/Y -       B->Y  R     XOR2X1         1  8.9    74   163     918    (-,-) 
  count_reg[5]/D               -       -     R     DFFRX4         1    -     -     0     918    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: VIOLATED (-220 ps) Setup Check with Pin count_reg[12]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[12]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     250                  
     Required Time:=     714                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    -220                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  g77_dup/Y       -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  g2825/Y         -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  g173/Y          -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  g172/Y          -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  g2897/Y         -       B->Y  R     CLKAND2X2      1  12.6    54   119     871    (-,-) 
  g39/Y           -       A1->Y F     OAI21X2        1   8.9    48    63     934    (-,-) 
  count_reg[12]/D -       -     F     DFFRX4         1     -     -     0     934    (-,-) 
#-----------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[12]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: VIOLATED (-202 ps) Setup Check with Pin count_reg[10]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[6]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[10]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-     914                  
             Slack:=    -202                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[6]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[6]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[6]/Q               -       CK->Q R     DFFRX4         3 33.4    75   386     386    (-,-) 
  inc_ADD_UNS_OP_g2654__5477/Y -       B->Y  F     NAND2X4        2 26.5    58    75     461    (-,-) 
  g103/Y                       -       A->Y  R     NOR2X2         1 12.5   109   119     580    (-,-) 
  g72/Y                        -       B->Y  F     NAND4X2        1 10.9   100   127     707    (-,-) 
  inc_ADD_UNS_OP_g2616__5477/Y -       B->Y  F     XOR2X2         1  8.9    54   206     913    (-,-) 
  count_reg[10]/D              -       -     F     DFFRX4         1    -     -     0     914    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[10]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: VIOLATED (-195 ps) Setup Check with Pin count_reg[9]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[9]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      35                  
       Uncertainty:-     250                  
     Required Time:=     715                  
      Launch Clock:-       0                  
         Data Path:-     910                  
             Slack:=    -195                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[4]/CK                  -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q                   -       CK->Q R     DFFRX4         4 33.3    75   386     386    (-,-) 
  fopt7/Y                          -       A->Y  R     CLKBUFX2       2 26.5    99   152     538    (-,-) 
  inc_ADD_UNS_OP_g2655__2895/Y     -       A->Y  F     NAND2X4        2 26.9    58    82     620    (-,-) 
  inc_ADD_UNS_OP_g2642__9315_dup/Y -       B->Y  R     NOR2X4         1 17.9    91    92     712    (-,-) 
  g2896/Y                          -       C->Y  F     NAND3X4        1 17.9    71    86     798    (-,-) 
  g40/Y                            -       B->Y  R     NAND2X4        1 12.6    44    59     857    (-,-) 
  g38/Y                            -       A->Y  F     NAND2X2        1  8.9    45    53     910    (-,-) 
  count_reg[9]/D                   -       -     F     DFFRX4         1    -     -     0     910    (-,-) 
#---------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[9]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: VIOLATED (-184 ps) Setup Check with Pin count_reg[7]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[7]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      55                  
       Uncertainty:-     250                  
     Required Time:=     695                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    -184                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y         -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt2932/Y      -       A->Y  R     INVX4          4 35.2    70    82     567    (-,-) 
  g419/Y          -       B->Y  R     CLKAND2X2      1 12.5    54   111     678    (-,-) 
  g417/Y          -       C->Y  F     NAND4X2        1 12.7   110   115     793    (-,-) 
  g416/Y          -       D->Y  R     NAND4X2        1  8.9    67    85     878    (-,-) 
  count_reg[7]/D  -       -     R     DFFRX4         1    -     -     0     878    (-,-) 
#----------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[7]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: VIOLATED (-157 ps) Setup Check with Pin count_reg[4]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[4]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     866                  
             Slack:=    -157                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q F     DFFRX4         4 33.2    47   346     346    (-,-) 
  fopt7/Y                      -       A->Y  F     CLKBUFX2       2 26.3    60   147     492    (-,-) 
  fopt6/Y                      -       A->Y  F     BUFX8          2 26.6    30   126     618    (-,-) 
  fopt5/Y                      -       A->Y  R     INVX4          2 17.2    37    45     663    (-,-) 
  inc_ADD_UNS_OP_g2591__8428/Y -       B->Y  F     XOR2X1         1  8.9    60   203     866    (-,-) 
  count_reg[4]/D               -       -     F     DFFRX4         1    -     -     0     866    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: VIOLATED (-146 ps) Setup Check with Pin count_reg[3]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[3]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     250                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     869                  
             Slack:=    -146                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y                      -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt2932/Y                   -       A->Y  R     INVX4          4 35.2    70    82     567    (-,-) 
  inc_ADD_UNS_OP_g2626__1617/Y -       A->Y  F     NAND2X4        2 25.0    52    72     639    (-,-) 
  inc_ADD_UNS_OP_g2604/Y       -       A->Y  R     INVX4          2 31.8    62    72     711    (-,-) 
  g2835/Y                      -       A->Y  F     NAND2X4        1 17.9    43    61     772    (-,-) 
  g2834/Y                      -       B->Y  R     NAND2X4        1 17.9    49    54     826    (-,-) 
  g95/Y                        -       B->Y  F     NAND2X4        1  8.9    29    43     869    (-,-) 
  count_reg[3]/D               -       -     F     DFFRX4         1    -     -     0     869    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[3]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: VIOLATED (-113 ps) Setup Check with Pin count_reg[2]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[2]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      58                  
       Uncertainty:-     250                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     805                  
             Slack:=    -113                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y                      -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt2932/Y                   -       A->Y  R     INVX4          4 35.2    70    82     567    (-,-) 
  inc_ADD_UNS_OP_g2626__1617/Y -       A->Y  F     NAND2X4        2 25.0    52    72     639    (-,-) 
  inc_ADD_UNS_OP_g2595__1617/Y -       B->Y  R     XOR2X1         1  8.9    74   166     805    (-,-) 
  count_reg[2]/D               -       -     R     DFFRX4         1    -     -     0     805    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[2]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: VIOLATED (-93 ps) Setup Check with Pin count_reg[1]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[1]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     802                  
             Slack:=     -93                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  g2931/Y                      -       A->Y  F     NAND2X4        2 31.9    64    86     485    (-,-) 
  fopt2932/Y                   -       A->Y  R     INVX4          4 35.2    70    82     567    (-,-) 
  inc_ADD_UNS_OP_g2623__6783/Y -       A->Y  F     XOR2X1         1  8.9    60   235     802    (-,-) 
  count_reg[1]/D               -       -     F     DFFRX4         1    -     -     0     802    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[1]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (3 ps) Setup Check with Pin count_reg[0]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[0]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     705                  
             Slack:=       3                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX4         4 44.0    91   399     399    (-,-) 
  fopt2912/Y      -       A->Y  R     BUFX4          3 26.8    56   129     528    (-,-) 
  g2914/Y         -       A->Y  F     CLKINVX2       1 12.5    32    47     575    (-,-) 
  g4/Y            -       A->Y  R     NAND2X2        1 10.1    51    58     634    (-,-) 
  g5/Y            -       B->Y  F     NAND2X1        1  8.9    61    72     705    (-,-) 
  count_reg[0]/D  -       -     F     DFFRX4         1    -     -     0     705    (-,-) 
#----------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------


