--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325217 paths analyzed, 2598 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.305ns.
--------------------------------------------------------------------------------
Slack:                  6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.285ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     13.285ns (2.016ns logic, 11.269ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  6.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_126 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.068ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_126 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_126
    SLICE_X8Y29.B1       net (fanout=10)       1.772   control/M_position_q[126]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     13.068ns (2.016ns logic, 11.052ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_118 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.068ns (Levels of Logic = 6)
  Clock Path Skew:      0.020ns (0.634 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y28.B2       net (fanout=17)       0.989   control/placehold<101>13
    SLICE_X6Y28.CLK      Tas                   0.349   control/M_position_q[120]
                                                       control/M_position_d<118>4
                                                       control/M_position_q_118
    -------------------------------------------------  ---------------------------
    Total                                     13.068ns (1.973ns logic, 11.095ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_139 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_139 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.DQ      Tcko                  0.476   control/M_position_q[139]
                                                       control/M_position_q_139
    SLICE_X11Y33.D4      net (fanout=7)        1.924   control/M_position_q[139]
    SLICE_X11Y33.D       Tilo                  0.259   control/out4
                                                       control/collide/upDown/out51
    SLICE_X6Y32.A3       net (fanout=2)        0.848   control/out4
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     12.923ns (2.067ns logic, 10.856ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  7.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.900ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y24.B2       net (fanout=17)       0.821   control/placehold<101>13
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<106>1
                                                       control/M_position_q_106
    -------------------------------------------------  ---------------------------
    Total                                     12.900ns (1.973ns logic, 10.927ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  7.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.895ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y24.C1       net (fanout=17)       0.816   control/placehold<101>13
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<107>1
                                                       control/M_position_q_107
    -------------------------------------------------  ---------------------------
    Total                                     12.895ns (1.973ns logic, 10.922ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  7.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_128 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.881ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.629 - 0.612)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_128 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   control/M_position_q[131]
                                                       control/M_position_q_128
    SLICE_X8Y29.B3       net (fanout=11)       1.585   control/M_position_q[128]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (2.016ns logic, 10.865ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_125 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.847ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_125 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_125
    SLICE_X8Y29.B4       net (fanout=11)       1.551   control/M_position_q[125]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     12.847ns (2.016ns logic, 10.831ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_126 (FF)
  Destination:          control/M_position_q_118 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.851ns (Levels of Logic = 6)
  Clock Path Skew:      0.020ns (0.634 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_126 to control/M_position_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_126
    SLICE_X8Y29.B1       net (fanout=10)       1.772   control/M_position_q[126]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y28.B2       net (fanout=17)       0.989   control/placehold<101>13
    SLICE_X6Y28.CLK      Tas                   0.349   control/M_position_q[120]
                                                       control/M_position_d<118>4
                                                       control/M_position_q_118
    -------------------------------------------------  ---------------------------
    Total                                     12.851ns (1.973ns logic, 10.878ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  7.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_123 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.838ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_123 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.DQ      Tcko                  0.430   control/M_position_q[123]
                                                       control/M_position_q_123
    SLICE_X11Y33.D2      net (fanout=9)        1.885   control/M_position_q[123]
    SLICE_X11Y33.D       Tilo                  0.259   control/out4
                                                       control/collide/upDown/out51
    SLICE_X6Y32.A3       net (fanout=2)        0.848   control/out4
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     12.838ns (2.021ns logic, 10.817ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.804ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X7Y26.D1       net (fanout=17)       0.701   control/placehold<101>13
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<112>1
                                                       control/M_position_q_112
    -------------------------------------------------  ---------------------------
    Total                                     12.804ns (1.997ns logic, 10.807ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.792ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X8Y25.B4       net (fanout=21)       1.284   control/placehold<100>2
    SLICE_X8Y25.B        Tilo                  0.254   control/M_move_out[105]
                                                       control/move/placehold<107>2
    SLICE_X6Y24.C3       net (fanout=2)        0.847   control/placehold<107>1
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<107>1
                                                       control/M_position_q_107
    -------------------------------------------------  ---------------------------
    Total                                     12.792ns (1.992ns logic, 10.800ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_116 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.750ns (Levels of Logic = 6)
  Clock Path Skew:      0.018ns (0.632 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X7Y27.D3       net (fanout=17)       0.647   control/placehold<101>13
    SLICE_X7Y27.CLK      Tas                   0.373   control/M_position_q[116]
                                                       control/M_position_d<116>1
                                                       control/M_position_q_116
    -------------------------------------------------  ---------------------------
    Total                                     12.750ns (1.997ns logic, 10.753ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_139 (FF)
  Destination:          control/M_position_q_118 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.706ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.329 - 0.335)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_139 to control/M_position_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.DQ      Tcko                  0.476   control/M_position_q[139]
                                                       control/M_position_q_139
    SLICE_X11Y33.D4      net (fanout=7)        1.924   control/M_position_q[139]
    SLICE_X11Y33.D       Tilo                  0.259   control/out4
                                                       control/collide/upDown/out51
    SLICE_X6Y32.A3       net (fanout=2)        0.848   control/out4
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y28.B2       net (fanout=17)       0.989   control/placehold<101>13
    SLICE_X6Y28.CLK      Tas                   0.349   control/M_position_q[120]
                                                       control/M_position_d<118>4
                                                       control/M_position_q_118
    -------------------------------------------------  ---------------------------
    Total                                     12.706ns (2.024ns logic, 10.682ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  7.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_115 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.717ns (Levels of Logic = 6)
  Clock Path Skew:      0.018ns (0.632 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X7Y27.C3       net (fanout=17)       0.614   control/placehold<101>13
    SLICE_X7Y27.CLK      Tas                   0.373   control/M_position_q[116]
                                                       control/M_position_d<115>1
                                                       control/M_position_q_115
    -------------------------------------------------  ---------------------------
    Total                                     12.717ns (1.997ns logic, 10.720ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_126 (FF)
  Destination:          control/M_position_q_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.683ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_126 to control/M_position_q_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_126
    SLICE_X8Y29.B1       net (fanout=10)       1.772   control/M_position_q[126]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y24.B2       net (fanout=17)       0.821   control/placehold<101>13
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<106>1
                                                       control/M_position_q_106
    -------------------------------------------------  ---------------------------
    Total                                     12.683ns (1.973ns logic, 10.710ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.680ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X5Y25.B3       net (fanout=21)       1.026   control/placehold<100>2
    SLICE_X5Y25.B        Tilo                  0.259   control/placehold<106>1
                                                       control/move/placehold<106>2
    SLICE_X6Y24.B1       net (fanout=2)        0.988   control/placehold<106>1
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<106>1
                                                       control/M_position_q_106
    -------------------------------------------------  ---------------------------
    Total                                     12.680ns (1.997ns logic, 10.683ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_126 (FF)
  Destination:          control/M_position_q_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.678ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_126 to control/M_position_q_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_126
    SLICE_X8Y29.B1       net (fanout=10)       1.772   control/M_position_q[126]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y24.C1       net (fanout=17)       0.816   control/placehold<101>13
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<107>1
                                                       control/M_position_q_107
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (1.973ns logic, 10.705ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_121 (FF)
  Destination:          control/M_position_q_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.678ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_121 to control/M_position_q_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   control/M_position_q[123]
                                                       control/M_position_q_121
    SLICE_X11Y33.D3      net (fanout=8)        1.725   control/M_position_q[121]
    SLICE_X11Y33.D       Tilo                  0.259   control/out4
                                                       control/collide/upDown/out51
    SLICE_X6Y32.A3       net (fanout=2)        0.848   control/out4
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y26.B2       net (fanout=21)       1.382   control/placehold<100>2
    SLICE_X4Y26.B        Tilo                  0.254   control/placehold<111>1
                                                       control/move/placehold<111>2
    SLICE_X7Y26.C2       net (fanout=2)        1.218   control/placehold<111>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<111>1
                                                       control/M_position_q_111
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (2.021ns logic, 10.657ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  7.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_109 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.674ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X4Y27.B1       net (fanout=21)       1.210   control/placehold<100>2
    SLICE_X4Y27.B        Tilo                  0.254   control/placehold<108>1
                                                       control/move/placehold<109>2
    SLICE_X7Y26.A1       net (fanout=2)        0.779   control/placehold<109>1
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<109>1
                                                       control/M_position_q_109
    -------------------------------------------------  ---------------------------
    Total                                     12.674ns (2.016ns logic, 10.658ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  7.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_110 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.670ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X7Y26.B1       net (fanout=17)       0.567   control/placehold<101>13
    SLICE_X7Y26.CLK      Tas                   0.373   control/M_position_q[112]
                                                       control/M_position_d<110>1
                                                       control/M_position_q_110
    -------------------------------------------------  ---------------------------
    Total                                     12.670ns (1.997ns logic, 10.673ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  7.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_117 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.668ns (Levels of Logic = 6)
  Clock Path Skew:      0.020ns (0.634 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y28.A6       net (fanout=17)       0.589   control/placehold<101>13
    SLICE_X6Y28.CLK      Tas                   0.349   control/M_position_q[120]
                                                       control/M_position_d<117>1
                                                       control/M_position_q_117
    -------------------------------------------------  ---------------------------
    Total                                     12.668ns (1.973ns logic, 10.695ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_103 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.663ns (Levels of Logic = 6)
  Clock Path Skew:      0.015ns (0.629 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y26.C1       net (fanout=17)       0.584   control/placehold<101>13
    SLICE_X6Y26.CLK      Tas                   0.349   control/M_position_q[104]
                                                       control/M_position_d<103>1
                                                       control/M_position_q_103
    -------------------------------------------------  ---------------------------
    Total                                     12.663ns (1.973ns logic, 10.690ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_0 (FF)
  Destination:          control/M_position_q_306 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.634ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.748 - 0.761)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_0 to control/M_position_q_306
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   control/M_timer_q[3]
                                                       control/M_timer_q_0
    SLICE_X2Y29.A4       net (fanout=2)        0.501   control/M_timer_q[0]
    SLICE_X2Y29.COUT     Topcya                0.472   control/Msub_temp_cy[3]
                                                       control/M_timer_q[0]_rt
                                                       control/Msub_temp_cy<3>
    SLICE_X2Y30.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X2Y30.COUT     Tbyp                  0.091   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X2Y31.COUT     Tbyp                  0.091   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   control/Msub_temp_cy[11]
    SLICE_X2Y32.COUT     Tbyp                  0.091   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X2Y33.COUT     Tbyp                  0.091   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X2Y34.COUT     Tbyp                  0.091   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X2Y35.AMUX     Tcina                 0.210   control/M_timer_q_24_1
                                                       control/Msub_temp_xor<24>
    SLICE_X14Y30.C6      net (fanout=145)      1.971   control/temp[24]
    SLICE_X14Y30.C       Tilo                  0.235   control/move/placehold<120>21
                                                       control/Mmux_M_move_movement21_1
    SLICE_X3Y50.B4       net (fanout=10)       3.332   control/Mmux_M_move_movement21
    SLICE_X3Y50.B        Tilo                  0.259   control/M_position_d<318>3
                                                       control/move/placehold<300>11
    SLICE_X22Y51.B4      net (fanout=21)       2.557   control/placehold<300>1
    SLICE_X22Y51.B       Tilo                  0.235   control/placehold<306>1
                                                       control/move/placehold<306>2
    SLICE_X16Y51.B1      net (fanout=2)        1.393   control/placehold<306>1
    SLICE_X16Y51.CLK     Tas                   0.339   control/M_position_q[308]
                                                       control/M_position_d<306>1
                                                       control/M_position_q_306
    -------------------------------------------------  ---------------------------
    Total                                     12.634ns (2.730ns logic, 9.904ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_128 (FF)
  Destination:          control/M_position_q_118 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.664ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.634 - 0.612)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_128 to control/M_position_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   control/M_position_q[131]
                                                       control/M_position_q_128
    SLICE_X8Y29.B3       net (fanout=11)       1.585   control/M_position_q[128]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y28.B2       net (fanout=17)       0.989   control/placehold<101>13
    SLICE_X6Y28.CLK      Tas                   0.349   control/M_position_q[120]
                                                       control/M_position_d<118>4
                                                       control/M_position_q_118
    -------------------------------------------------  ---------------------------
    Total                                     12.664ns (1.973ns logic, 10.691ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_1 (FF)
  Destination:          control/M_position_q_306 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.626ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.748 - 0.761)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_1 to control/M_position_q_306
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   control/M_timer_q[3]
                                                       control/M_timer_q_1
    SLICE_X2Y29.B4       net (fanout=2)        0.517   control/M_timer_q[1]
    SLICE_X2Y29.COUT     Topcyb                0.448   control/Msub_temp_cy[3]
                                                       control/Msub_temp_lut<1>_INV_0
                                                       control/Msub_temp_cy<3>
    SLICE_X2Y30.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[3]
    SLICE_X2Y30.COUT     Tbyp                  0.091   control/Msub_temp_cy[7]
                                                       control/Msub_temp_cy<7>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X2Y31.COUT     Tbyp                  0.091   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   control/Msub_temp_cy[11]
    SLICE_X2Y32.COUT     Tbyp                  0.091   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X2Y33.COUT     Tbyp                  0.091   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X2Y34.COUT     Tbyp                  0.091   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X2Y35.AMUX     Tcina                 0.210   control/M_timer_q_24_1
                                                       control/Msub_temp_xor<24>
    SLICE_X14Y30.C6      net (fanout=145)      1.971   control/temp[24]
    SLICE_X14Y30.C       Tilo                  0.235   control/move/placehold<120>21
                                                       control/Mmux_M_move_movement21_1
    SLICE_X3Y50.B4       net (fanout=10)       3.332   control/Mmux_M_move_movement21
    SLICE_X3Y50.B        Tilo                  0.259   control/M_position_d<318>3
                                                       control/move/placehold<300>11
    SLICE_X22Y51.B4      net (fanout=21)       2.557   control/placehold<300>1
    SLICE_X22Y51.B       Tilo                  0.235   control/placehold<306>1
                                                       control/move/placehold<306>2
    SLICE_X16Y51.B1      net (fanout=2)        1.393   control/placehold<306>1
    SLICE_X16Y51.CLK     Tas                   0.339   control/M_position_q[308]
                                                       control/M_position_d<306>1
                                                       control/M_position_q_306
    -------------------------------------------------  ---------------------------
    Total                                     12.626ns (2.706ns logic, 9.920ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_124 (FF)
  Destination:          control/M_position_q_108 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.639ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_124 to control/M_position_q_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   control/M_position_q[127]
                                                       control/M_position_q_124
    SLICE_X8Y29.B2       net (fanout=9)        1.989   control/M_position_q[124]
    SLICE_X8Y29.B        Tilo                  0.254   control/M_convert_position[102]
                                                       control/collide/upDown/out53
    SLICE_X6Y32.A1       net (fanout=2)        1.196   control/out42
    SLICE_X6Y32.A        Tilo                  0.235   control/placehold<101>1
                                                       control/collide/upDown/out54
    SLICE_X2Y48.B1       net (fanout=55)       2.619   control/position[139]_reduce_or_46_o
    SLICE_X2Y48.B        Tilo                  0.235   control/N68
                                                       control/move/placehold<60>221_SW2
    SLICE_X6Y30.B2       net (fanout=2)        2.865   control/move/N761
    SLICE_X6Y30.B        Tilo                  0.235   control/M_position_d<101>3
                                                       control/move/placehold<100>21
    SLICE_X6Y26.A1       net (fanout=21)       1.437   control/placehold<100>2
    SLICE_X6Y26.A        Tilo                  0.235   control/M_position_q[104]
                                                       control/move/placehold<101>13_1
    SLICE_X6Y24.D4       net (fanout=17)       0.560   control/placehold<101>13
    SLICE_X6Y24.CLK      Tas                   0.349   control/M_position_q[108]
                                                       control/M_position_d<108>1
                                                       control/M_position_q_108
    -------------------------------------------------  ---------------------------
    Total                                     12.639ns (1.973ns logic, 10.666ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_timer_q_6 (FF)
  Destination:          control/M_position_q_306 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.748 - 0.762)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_timer_q_6 to control/M_position_q_306
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.CQ       Tcko                  0.525   control/M_timer_q[7]
                                                       control/M_timer_q_6
    SLICE_X2Y30.C2       net (fanout=2)        0.710   control/M_timer_q[6]
    SLICE_X2Y30.COUT     Topcyc                0.325   control/Msub_temp_cy[7]
                                                       control/Msub_temp_lut<6>_INV_0
                                                       control/Msub_temp_cy<7>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[7]
    SLICE_X2Y31.COUT     Tbyp                  0.091   control/Msub_temp_cy[11]
                                                       control/Msub_temp_cy<11>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   control/Msub_temp_cy[11]
    SLICE_X2Y32.COUT     Tbyp                  0.091   control/Msub_temp_cy[15]
                                                       control/Msub_temp_cy<15>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[15]
    SLICE_X2Y33.COUT     Tbyp                  0.091   control/Msub_temp_cy[19]
                                                       control/Msub_temp_cy<19>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[19]
    SLICE_X2Y34.COUT     Tbyp                  0.091   control/Msub_temp_cy[23]
                                                       control/Msub_temp_cy<23>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   control/Msub_temp_cy[23]
    SLICE_X2Y35.AMUX     Tcina                 0.210   control/M_timer_q_24_1
                                                       control/Msub_temp_xor<24>
    SLICE_X14Y30.C6      net (fanout=145)      1.971   control/temp[24]
    SLICE_X14Y30.C       Tilo                  0.235   control/move/placehold<120>21
                                                       control/Mmux_M_move_movement21_1
    SLICE_X3Y50.B4       net (fanout=10)       3.332   control/Mmux_M_move_movement21
    SLICE_X3Y50.B        Tilo                  0.259   control/M_position_d<318>3
                                                       control/move/placehold<300>11
    SLICE_X22Y51.B4      net (fanout=21)       2.557   control/placehold<300>1
    SLICE_X22Y51.B       Tilo                  0.235   control/placehold<306>1
                                                       control/move/placehold<306>2
    SLICE_X16Y51.B1      net (fanout=2)        1.393   control/placehold<306>1
    SLICE_X16Y51.CLK     Tas                   0.339   control/M_position_q[308]
                                                       control/M_position_d<306>1
                                                       control/M_position_q_306
    -------------------------------------------------  ---------------------------
    Total                                     12.602ns (2.492ns logic, 10.110ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_253 (FF)
  Destination:          control/M_position_q_125 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.096ns (0.678 - 0.774)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_253 to control/M_position_q_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.430   control/M_position_q[256]
                                                       control/M_position_q_253
    SLICE_X10Y45.D2      net (fanout=11)       2.624   control/M_position_q[253]
    SLICE_X10Y45.D       Tilo                  0.235   control/collide/upDown/out101
                                                       control/collide/upDown/out112
    SLICE_X11Y45.A1      net (fanout=2)        0.664   control/collide/upDown/out101
    SLICE_X11Y45.A       Tilo                  0.259   control/collide/upDown/Mmux_out213
                                                       control/collide/upDown/out114_1
    SLICE_X13Y43.A2      net (fanout=1)        1.292   control/out114
    SLICE_X13Y43.A       Tilo                  0.259   control/out104
                                                       control/move/placehold<60>2111
    SLICE_X9Y29.A3       net (fanout=23)       2.547   control/placehold<60>211
    SLICE_X9Y29.A        Tilo                  0.259   control/M_position_d<121>3
                                                       control/move/placehold<120>21
    SLICE_X15Y25.B4      net (fanout=21)       1.645   control/placehold<120>2
    SLICE_X15Y25.B       Tilo                  0.259   control/M_position_q[123]
                                                       control/move/placehold<121>11_1
    SLICE_X13Y22.B2      net (fanout=17)       1.671   control/placehold<121>11
    SLICE_X13Y22.CLK     Tas                   0.373   control/M_position_q[127]
                                                       control/M_position_d<125>1
                                                       control/M_position_q_125
    -------------------------------------------------  ---------------------------
    Total                                     12.517ns (2.074ns logic, 10.443ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  7.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control/M_position_q_281 (FF)
  Destination:          control/M_position_q_125 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.527ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.678 - 0.762)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: control/M_position_q_281 to control/M_position_q_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.525   control/M_position_q[281]
                                                       control/M_position_q_281
    SLICE_X15Y48.D4      net (fanout=8)        1.968   control/M_position_q[281]
    SLICE_X15Y48.D       Tilo                  0.259   control/collide/upDown/out12
                                                       control/collide/upDown/out131
    SLICE_X15Y48.A4      net (fanout=1)        0.503   control/collide/upDown/out12
    SLICE_X15Y48.A       Tilo                  0.259   control/collide/upDown/out12
                                                       control/collide/upDown/out134
    SLICE_X13Y34.D6      net (fanout=56)       3.299   control/position[299]_reduce_or_134_o
    SLICE_X13Y34.D       Tilo                  0.259   control/move/N753
                                                       control/move/placehold<60>212_SW1
    SLICE_X9Y29.A5       net (fanout=2)        1.248   control/move/N753
    SLICE_X9Y29.A        Tilo                  0.259   control/M_position_d<121>3
                                                       control/move/placehold<120>21
    SLICE_X15Y25.B4      net (fanout=21)       1.645   control/placehold<120>2
    SLICE_X15Y25.B       Tilo                  0.259   control/M_position_q[123]
                                                       control/move/placehold<121>11_1
    SLICE_X13Y22.B2      net (fanout=17)       1.671   control/placehold<121>11
    SLICE_X13Y22.CLK     Tas                   0.373   control/M_position_q[127]
                                                       control/M_position_d<125>1
                                                       control/M_position_q_125
    -------------------------------------------------  ---------------------------
    Total                                     12.527ns (2.193ns logic, 10.334ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_0/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_1/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_2/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[3]/CLK
  Logical resource: control/M_timer_q_3/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_4/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_5/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_6/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[7]/CLK
  Logical resource: control/M_timer_q_7/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_8/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_9/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_10/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[11]/CLK
  Logical resource: control/M_timer_q_11/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_12/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_13/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_14/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[15]/CLK
  Logical resource: control/M_timer_q_15/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_16/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_17/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_18/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[19]/CLK
  Logical resource: control/M_timer_q_19/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_20/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_21/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_22/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: control/M_timer_q[23]/CLK
  Logical resource: control/M_timer_q_23/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.305|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325217 paths, 0 nets, and 9277 connections

Design statistics:
   Minimum period:  13.305ns{1}   (Maximum frequency:  75.160MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 18:32:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 246 MB



