<stg><name>poly_small_mkgauss</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="cmp4" val="1"/>
<literal name="icmp_ln4495" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %u_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_03"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %mod2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mod2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %rng_st_24_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_24_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %rng_st_2325_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_2325_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %rng_st_22_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_22_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %rng_st_21_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_21_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %rng_st_20_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_20_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %rng_st_19_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_19_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %rng_st_18_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_18_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %rng_st_17_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_17_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %rng_st_16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_16_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
entry:11 %rng_st_15_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_15_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %rng_st_14_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_14_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %rng_st_13_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_13_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:14 %rng_st_1213_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_1213_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %rng_st_11_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_11_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %rng_st_10_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_10_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
entry:17 %rng_st_9_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_9_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
entry:18 %rng_st_8_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_8_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
entry:19 %rng_st_7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_7_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
entry:20 %rng_st_6_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_6_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
entry:21 %rng_st_5_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_5_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
entry:22 %rng_st_4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_4_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
entry:23 %rng_st_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_3_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
entry:24 %rng_st_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_2_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
entry:25 %rng_st_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_1_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
entry:26 %rng_st_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_0_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
entry:27 %rng_dptr_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_dptr_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %p_read_6 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %p_read_7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %p_read_8 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %p_read_9 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %p_read_10 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %p_read_11 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %p_read_12 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %p_read_13 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %p_read_14 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %p_read_15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %p_read_16 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:43 %p_read_17 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %p_read_18 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:45 %p_read_19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46 %p_read_20 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %p_read_21 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %p_read_22 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:49 %p_read_23 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %p_read_24 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:51 %p_read_25 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:52 %p_read_26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %p_read26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:54 %store_ln4473 = store i64 %p_read_2, i64 %rng_dptr_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %store_ln4473 = store i64 %p_read26, i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:56 %store_ln4473 = store i64 %p_read_26, i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:57 %store_ln4473 = store i64 %p_read_25, i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:58 %store_ln4473 = store i64 %p_read_24, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:59 %store_ln4473 = store i64 %p_read_23, i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:60 %store_ln4473 = store i64 %p_read_22, i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %store_ln4473 = store i64 %p_read_21, i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:62 %store_ln4473 = store i64 %p_read_20, i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:63 %store_ln4473 = store i64 %p_read_19, i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:64 %store_ln4473 = store i64 %p_read_18, i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %store_ln4473 = store i64 %p_read_17, i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:66 %store_ln4473 = store i64 %p_read_16, i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:67 %store_ln4473 = store i64 %p_read_15, i64 %rng_st_1213_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:68 %store_ln4473 = store i64 %p_read_14, i64 %rng_st_13_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %store_ln4473 = store i64 %p_read_13, i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:70 %store_ln4473 = store i64 %p_read_12, i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:71 %store_ln4473 = store i64 %p_read_11, i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:72 %store_ln4473 = store i64 %p_read_10, i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:73 %store_ln4473 = store i64 %p_read_9, i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:74 %store_ln4473 = store i64 %p_read_8, i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:75 %store_ln4473 = store i64 %p_read_7, i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:76 %store_ln4473 = store i64 %p_read_6, i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:77 %store_ln4473 = store i64 %p_read_5, i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:78 %store_ln4473 = store i64 %p_read_4, i64 %rng_st_2325_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:79 %store_ln4473 = store i64 %p_read_3, i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %store_ln4473 = store i32 0, i32 %mod2

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:81 %store_ln4473 = store i11 0, i11 %u_03

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
entry:82 %br_ln4473 = br void %VITIS_LOOP_4476_2

]]></Node>
<StgValue><ssdm name="br_ln4473"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:0 %u = load i11 %u_03

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:1 %rng_st_24_0_load = load i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="rng_st_24_0_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:2 %rng_st_2325_0_load = load i64 %rng_st_2325_0

]]></Node>
<StgValue><ssdm name="rng_st_2325_0_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:3 %rng_st_22_0_load = load i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="rng_st_22_0_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:4 %rng_st_21_0_load = load i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="rng_st_21_0_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:5 %rng_st_20_0_load = load i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="rng_st_20_0_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:6 %rng_st_19_0_load = load i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="rng_st_19_0_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:7 %rng_st_18_0_load = load i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="rng_st_18_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:8 %rng_st_17_0_load = load i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="rng_st_17_0_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:9 %rng_st_16_0_load = load i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="rng_st_16_0_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:10 %rng_st_15_0_load = load i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="rng_st_15_0_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:11 %rng_st_14_0_load = load i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="rng_st_14_0_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:12 %rng_st_13_0_load = load i64 %rng_st_13_0

]]></Node>
<StgValue><ssdm name="rng_st_13_0_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:13 %rng_st_1213_0_load = load i64 %rng_st_1213_0

]]></Node>
<StgValue><ssdm name="rng_st_1213_0_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:14 %rng_st_11_0_load = load i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="rng_st_11_0_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:15 %rng_st_10_0_load = load i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="rng_st_10_0_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:16 %rng_st_9_0_load = load i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="rng_st_9_0_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:17 %rng_st_8_0_load = load i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="rng_st_8_0_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:18 %rng_st_7_0_load = load i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="rng_st_7_0_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:19 %rng_st_6_0_load = load i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="rng_st_6_0_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:20 %rng_st_5_0_load = load i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="rng_st_5_0_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:21 %rng_st_4_0_load = load i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="rng_st_4_0_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:22 %rng_st_3_0_load = load i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="rng_st_3_0_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:23 %rng_st_2_0_load = load i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="rng_st_2_0_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:24 %rng_st_1_0_load = load i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="rng_st_1_0_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:25 %rng_st_0_0_load = load i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="rng_st_0_0_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:26 %rng_dptr_0_load = load i64 %rng_dptr_0

]]></Node>
<StgValue><ssdm name="rng_dptr_0_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_4476_2:27 %zext_ln4473 = zext i11 %u

]]></Node>
<StgValue><ssdm name="zext_ln4473"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_4476_2:28 %icmp_ln4473 = icmp_eq  i11 %u, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4473"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_4476_2:29 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_4476_2:30 %u_197 = add i11 %u, i11 1

]]></Node>
<StgValue><ssdm name="u_197"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_4476_2:31 %br_ln4473 = br i1 %icmp_ln4473, void %VITIS_LOOP_4476_2.split, void %for.end12

]]></Node>
<StgValue><ssdm name="br_ln4473"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_4476_2.split:0 %specloopname_ln4468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln4468"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_4476_2.split:1 %cmp4 = icmp_eq  i11 %u, i11 1023

]]></Node>
<StgValue><ssdm name="cmp4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_4476_2.split:2 %br_ln4476 = br void %for.cond1

]]></Node>
<StgValue><ssdm name="br_ln4476"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:0 %mrv = insertvalue i1664 <undef>, i64 %rng_dptr_0_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:1 %mrv_1 = insertvalue i1664 %mrv, i64 %rng_st_0_0_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:2 %mrv_2 = insertvalue i1664 %mrv_1, i64 %rng_st_1_0_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:3 %mrv_3 = insertvalue i1664 %mrv_2, i64 %rng_st_2_0_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:4 %mrv_4 = insertvalue i1664 %mrv_3, i64 %rng_st_3_0_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:5 %mrv_5 = insertvalue i1664 %mrv_4, i64 %rng_st_4_0_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:6 %mrv_6 = insertvalue i1664 %mrv_5, i64 %rng_st_5_0_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:7 %mrv_7 = insertvalue i1664 %mrv_6, i64 %rng_st_6_0_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:8 %mrv_8 = insertvalue i1664 %mrv_7, i64 %rng_st_7_0_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:9 %mrv_9 = insertvalue i1664 %mrv_8, i64 %rng_st_8_0_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:10 %mrv_10 = insertvalue i1664 %mrv_9, i64 %rng_st_9_0_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:11 %mrv_11 = insertvalue i1664 %mrv_10, i64 %rng_st_10_0_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:12 %mrv_12 = insertvalue i1664 %mrv_11, i64 %rng_st_11_0_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:13 %mrv_13 = insertvalue i1664 %mrv_12, i64 %rng_st_1213_0_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:14 %mrv_14 = insertvalue i1664 %mrv_13, i64 %rng_st_13_0_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:15 %mrv_15 = insertvalue i1664 %mrv_14, i64 %rng_st_14_0_load

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:16 %mrv_16 = insertvalue i1664 %mrv_15, i64 %rng_st_15_0_load

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:17 %mrv_17 = insertvalue i1664 %mrv_16, i64 %rng_st_16_0_load

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:18 %mrv_18 = insertvalue i1664 %mrv_17, i64 %rng_st_17_0_load

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:19 %mrv_19 = insertvalue i1664 %mrv_18, i64 %rng_st_18_0_load

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:20 %mrv_20 = insertvalue i1664 %mrv_19, i64 %rng_st_19_0_load

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:21 %mrv_21 = insertvalue i1664 %mrv_20, i64 %rng_st_20_0_load

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:22 %mrv_22 = insertvalue i1664 %mrv_21, i64 %rng_st_21_0_load

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:23 %mrv_23 = insertvalue i1664 %mrv_22, i64 %rng_st_22_0_load

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:24 %mrv_s = insertvalue i1664 %mrv_23, i64 %rng_st_2325_0_load

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1664" op_0_bw="1664" op_1_bw="64">
<![CDATA[
for.end12:25 %mrv_24 = insertvalue i1664 %mrv_s, i64 %rng_st_24_0_load

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1664">
<![CDATA[
for.end12:26 %ret_ln4506 = ret i1664 %mrv_24

]]></Node>
<StgValue><ssdm name="ret_ln4506"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:0 %rng_dptr_1 = phi i64 %rng_dptr_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_dptr_ret4, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_dptr_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:1 %rng_st_0_1 = phi i64 %rng_st_0_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_0_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_0_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:2 %rng_st_1_1 = phi i64 %rng_st_1_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_1_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_1_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:3 %rng_st_2_1 = phi i64 %rng_st_2_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_2_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_2_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:4 %rng_st_3_1 = phi i64 %rng_st_3_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_3_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_3_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:5 %rng_st_4_1 = phi i64 %rng_st_4_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_4_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_4_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:6 %rng_st_5_1 = phi i64 %rng_st_5_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_5_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_5_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:7 %rng_st_6_1 = phi i64 %rng_st_6_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_6_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_6_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:8 %rng_st_7_1 = phi i64 %rng_st_7_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_7_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_7_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:9 %rng_st_8_1 = phi i64 %rng_st_8_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_8_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_8_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:10 %rng_st_9_1 = phi i64 %rng_st_9_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_9_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_9_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:11 %rng_st_10_1 = phi i64 %rng_st_10_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_10_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_10_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:12 %rng_st_11_1 = phi i64 %rng_st_11_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_11_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_11_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:13 %rng_st_1213_1 = phi i64 %rng_st_1213_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_12_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_1213_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:14 %rng_st_13_1 = phi i64 %rng_st_13_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_13_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_13_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:15 %rng_st_14_1 = phi i64 %rng_st_14_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_14_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_14_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:16 %rng_st_15_1 = phi i64 %rng_st_15_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_15_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_15_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:17 %rng_st_16_1 = phi i64 %rng_st_16_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_16_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_16_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:18 %rng_st_17_1 = phi i64 %rng_st_17_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_17_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_17_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:19 %rng_st_18_1 = phi i64 %rng_st_18_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_18_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_18_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:20 %rng_st_19_1 = phi i64 %rng_st_19_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_19_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_19_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:21 %rng_st_20_1 = phi i64 %rng_st_20_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_20_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_20_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:22 %rng_st_21_1 = phi i64 %rng_st_21_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_21_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_21_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:23 %rng_st_22_1 = phi i64 %rng_st_22_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_22_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_22_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:24 %rng_st_2325_1 = phi i64 %rng_st_2325_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_23_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_2325_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond1:25 %rng_st_24_1 = phi i64 %rng_st_24_0_load, void %VITIS_LOOP_4476_2.split, i64 %rng_st_24_ret, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="rng_st_24_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1728" op_0_bw="1728" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64">
<![CDATA[
for.cond1:27 %call_ret = call i1728 @get_rng_u64.82.101, i64 %rng_st_0_1, i64 %rng_st_1_1, i64 %rng_st_2_1, i64 %rng_st_3_1, i64 %rng_st_4_1, i64 %rng_st_5_1, i64 %rng_st_6_1, i64 %rng_st_7_1, i64 %rng_st_8_1, i64 %rng_st_9_1, i64 %rng_st_10_1, i64 %rng_st_11_1, i64 %rng_st_1213_1, i64 %rng_st_13_1, i64 %rng_st_14_1, i64 %rng_st_15_1, i64 %rng_st_16_1, i64 %rng_st_17_1, i64 %rng_st_18_1, i64 %rng_st_19_1, i64 %rng_st_20_1, i64 %rng_st_21_1, i64 %rng_st_22_1, i64 %rng_st_2325_1, i64 %rng_st_24_1, i64 %rng_dptr_1, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1728" op_0_bw="1728" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64">
<![CDATA[
for.cond1:27 %call_ret = call i1728 @get_rng_u64.82.101, i64 %rng_st_0_1, i64 %rng_st_1_1, i64 %rng_st_2_1, i64 %rng_st_3_1, i64 %rng_st_4_1, i64 %rng_st_5_1, i64 %rng_st_6_1, i64 %rng_st_7_1, i64 %rng_st_8_1, i64 %rng_st_9_1, i64 %rng_st_10_1, i64 %rng_st_11_1, i64 %rng_st_1213_1, i64 %rng_st_13_1, i64 %rng_st_14_1, i64 %rng_st_15_1, i64 %rng_st_16_1, i64 %rng_st_17_1, i64 %rng_st_18_1, i64 %rng_st_19_1, i64 %rng_st_20_1, i64 %rng_st_21_1, i64 %rng_st_22_1, i64 %rng_st_2325_1, i64 %rng_st_24_1, i64 %rng_dptr_1, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:28 %rng_dptr_ret = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_dptr_ret"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:29 %r = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="64">
<![CDATA[
for.cond1:30 %r_14 = trunc i64 %r

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:31 %rng_st_0_ret9 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_0_ret9"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:32 %rng_st_1_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_1_ret1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:33 %rng_st_2_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_2_ret1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:34 %rng_st_3_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_3_ret1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:35 %rng_st_4_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_4_ret1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:36 %rng_st_5_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_5_ret1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:37 %rng_st_6_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_6_ret1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:38 %rng_st_7_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_7_ret1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:39 %rng_st_8_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_8_ret1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:40 %rng_st_9_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_9_ret1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:41 %rng_st_10_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_10_ret1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:42 %rng_st_11_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_11_ret1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:43 %rng_st_12_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_12_ret1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:44 %rng_st_13_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_13_ret1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:45 %rng_st_14_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_14_ret1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:46 %rng_st_15_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_15_ret1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:47 %rng_st_16_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_16_ret1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:48 %rng_st_17_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_17_ret1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:49 %rng_st_18_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_18_ret1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:50 %rng_st_19_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_19_ret1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:51 %rng_st_20_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_20_ret1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:52 %rng_st_21_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_21_ret1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:53 %rng_st_22_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_22_ret1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:54 %rng_st_23_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_23_ret1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:55 %rng_st_24_ret1 = extractvalue i1728 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_24_ret1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="63">
<![CDATA[
for.cond1:56 %zext_ln2606 = zext i63 %r_14

]]></Node>
<StgValue><ssdm name="zext_ln2606"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond1:57 %add_ln2618 = add i64 %zext_ln2606, i64 17162875303308907688

]]></Node>
<StgValue><ssdm name="add_ln2618"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.cond1:58 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln2618, i32 63

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1728" op_0_bw="1728" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64">
<![CDATA[
for.cond1:60 %call_ret3 = call i1728 @get_rng_u64.82.101, i64 %rng_st_0_ret9, i64 %rng_st_1_ret1, i64 %rng_st_2_ret1, i64 %rng_st_3_ret1, i64 %rng_st_4_ret1, i64 %rng_st_5_ret1, i64 %rng_st_6_ret1, i64 %rng_st_7_ret1, i64 %rng_st_8_ret1, i64 %rng_st_9_ret1, i64 %rng_st_10_ret1, i64 %rng_st_11_ret1, i64 %rng_st_12_ret1, i64 %rng_st_13_ret1, i64 %rng_st_14_ret1, i64 %rng_st_15_ret1, i64 %rng_st_16_ret1, i64 %rng_st_17_ret1, i64 %rng_st_18_ret1, i64 %rng_st_19_ret1, i64 %rng_st_20_ret1, i64 %rng_st_21_ret1, i64 %rng_st_22_ret1, i64 %rng_st_23_ret1, i64 %rng_st_24_ret1, i64 %rng_dptr_ret, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond1:26 %specloopname_ln2580 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln2580"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1">
<![CDATA[
for.cond1:59 %zext_ln2618 = zext i1 %tmp_181

]]></Node>
<StgValue><ssdm name="zext_ln2618"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1728" op_0_bw="1728" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64">
<![CDATA[
for.cond1:60 %call_ret3 = call i1728 @get_rng_u64.82.101, i64 %rng_st_0_ret9, i64 %rng_st_1_ret1, i64 %rng_st_2_ret1, i64 %rng_st_3_ret1, i64 %rng_st_4_ret1, i64 %rng_st_5_ret1, i64 %rng_st_6_ret1, i64 %rng_st_7_ret1, i64 %rng_st_8_ret1, i64 %rng_st_9_ret1, i64 %rng_st_10_ret1, i64 %rng_st_11_ret1, i64 %rng_st_12_ret1, i64 %rng_st_13_ret1, i64 %rng_st_14_ret1, i64 %rng_st_15_ret1, i64 %rng_st_16_ret1, i64 %rng_st_17_ret1, i64 %rng_st_18_ret1, i64 %rng_st_19_ret1, i64 %rng_st_20_ret1, i64 %rng_st_21_ret1, i64 %rng_st_22_ret1, i64 %rng_st_23_ret1, i64 %rng_st_24_ret1, i64 %rng_dptr_ret, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:61 %rng_dptr_ret4 = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_dptr_ret4"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:62 %r_15 = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="r_15"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="63" op_0_bw="64">
<![CDATA[
for.cond1:63 %r_16 = trunc i64 %r_15

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:64 %rng_st_0_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_0_ret"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:65 %rng_st_1_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_1_ret"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:66 %rng_st_2_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_2_ret"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:67 %rng_st_3_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_3_ret"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:68 %rng_st_4_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_4_ret"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:69 %rng_st_5_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_5_ret"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:70 %rng_st_6_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_6_ret"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:71 %rng_st_7_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_7_ret"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:72 %rng_st_8_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_8_ret"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:73 %rng_st_9_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_9_ret"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:74 %rng_st_10_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_10_ret"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:75 %rng_st_11_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_11_ret"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:76 %rng_st_12_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_12_ret"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:77 %rng_st_13_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_13_ret"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:78 %rng_st_14_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_14_ret"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:79 %rng_st_15_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_15_ret"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:80 %rng_st_16_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_16_ret"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:81 %rng_st_17_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_17_ret"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:82 %rng_st_18_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_18_ret"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:83 %rng_st_19_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_19_ret"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:84 %rng_st_20_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_20_ret"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:85 %rng_st_21_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_21_ret"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:86 %rng_st_22_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_22_ret"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:87 %rng_st_23_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_23_ret"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="1728">
<![CDATA[
for.cond1:88 %rng_st_24_ret = extractvalue i1728 %call_ret3

]]></Node>
<StgValue><ssdm name="rng_st_24_ret"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="63">
<![CDATA[
for.cond1:89 %zext_ln2606_1 = zext i63 %r_16

]]></Node>
<StgValue><ssdm name="zext_ln2606_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
for.cond1:90 %br_ln2629 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln2629"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %k = phi i5 %add_ln2630, void %for.inc.i.split, i5 1, void %for.cond1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:1 %v = phi i32 %v_35, void %for.inc.i.split, i32 0, void %for.cond1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:2 %f_1 = phi i32 %f_2, void %for.inc.i.split, i32 %zext_ln2618, void %for.cond1

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i:3 %zext_ln2629 = zext i5 %k

]]></Node>
<StgValue><ssdm name="zext_ln2629"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:4 %icmp_ln2629 = icmp_eq  i5 %k, i5 27

]]></Node>
<StgValue><ssdm name="icmp_ln2629"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:6 %br_ln2629 = br i1 %icmp_ln2629, void %for.inc.i.split, void %mkgauss.79.98.exit

]]></Node>
<StgValue><ssdm name="br_ln2629"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="63" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:1 %gauss_1024_12289_addr = getelementptr i63 %gauss_1024_12289, i64 0, i64 %zext_ln2629

]]></Node>
<StgValue><ssdm name="gauss_1024_12289_addr"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="63" op_0_bw="5">
<![CDATA[
for.inc.i.split:2 %gauss_1024_12289_load = load i5 %gauss_1024_12289_addr

]]></Node>
<StgValue><ssdm name="gauss_1024_12289_load"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.split:19 %add_ln2630 = add i5 %k, i5 1

]]></Node>
<StgValue><ssdm name="add_ln2630"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
mkgauss.79.98.exit:0 %neg = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %r, i32 63

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1">
<![CDATA[
mkgauss.79.98.exit:1 %zext_ln2616 = zext i1 %neg

]]></Node>
<StgValue><ssdm name="zext_ln2616"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
mkgauss.79.98.exit:2 %select_ln2646 = select i1 %neg, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2646"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32">
<![CDATA[
mkgauss.79.98.exit:3 %trunc_ln2646 = trunc i32 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2646"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
mkgauss.79.98.exit:4 %xor_ln2646 = xor i32 %v, i32 %select_ln2646

]]></Node>
<StgValue><ssdm name="xor_ln2646"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
mkgauss.79.98.exit:5 %v_36 = add i32 %xor_ln2646, i32 %zext_ln2616

]]></Node>
<StgValue><ssdm name="v_36"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
mkgauss.79.98.exit:6 %add_ln4485 = add i32 %v_36, i32 127

]]></Node>
<StgValue><ssdm name="add_ln4485"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
mkgauss.79.98.exit:7 %icmp_ln4485 = icmp_ugt  i32 %add_ln4485, i32 254

]]></Node>
<StgValue><ssdm name="icmp_ln4485"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mkgauss.79.98.exit:8 %br_ln4485 = br i1 %icmp_ln4485, void %if.end, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="br_ln4485"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:0 %mod2_load = load i32 %mod2

]]></Node>
<StgValue><ssdm name="mod2_load"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1">
<![CDATA[
if.end:1 %zext_ln4499 = zext i1 %trunc_ln2646

]]></Node>
<StgValue><ssdm name="zext_ln4499"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %xor_ln4499 = xor i32 %zext_ln4499, i32 %mod2_load

]]></Node>
<StgValue><ssdm name="xor_ln4499"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:3 %br_ln4494 = br i1 %cmp4, void %if.end.for.inc_crit_edge, void %if.then5

]]></Node>
<StgValue><ssdm name="br_ln4494"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then5:0 %icmp_ln4495 = icmp_eq  i32 %mod2_load, i32 %zext_ln4499

]]></Node>
<StgValue><ssdm name="icmp_ln4495"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then5:1 %br_ln4495 = br i1 %icmp_ln4495, void %for.inc.loopexit, void %for.cond1.backedge

]]></Node>
<StgValue><ssdm name="br_ln4495"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="1"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
for.inc.loopexit:0 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.for.inc_crit_edge:0 %store_ln4494 = store i32 %xor_ln4499, i32 %mod2

]]></Node>
<StgValue><ssdm name="store_ln4494"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
if.end.for.inc_crit_edge:1 %br_ln4494 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln4494"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc:0 %select_ln2646_1 = select i1 %neg, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln2646_1"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32">
<![CDATA[
for.inc:1 %trunc_ln2646_1 = trunc i32 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2646_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="1">
<![CDATA[
for.inc:2 %zext_ln2646 = zext i1 %neg

]]></Node>
<StgValue><ssdm name="zext_ln2646"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:3 %xor_ln2646_1 = xor i8 %trunc_ln2646_1, i8 %select_ln2646_1

]]></Node>
<StgValue><ssdm name="xor_ln2646_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:4 %add_ln4503 = add i8 %xor_ln2646_1, i8 %zext_ln2646

]]></Node>
<StgValue><ssdm name="add_ln4503"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:5 %f_addr = getelementptr i8 %f, i64 0, i64 %zext_ln4473

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc:6 %store_ln4503 = store i8 %add_ln4503, i10 %f_addr

]]></Node>
<StgValue><ssdm name="store_ln4503"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:7 %store_ln4473 = store i64 %rng_dptr_ret4, i64 %rng_dptr_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:8 %store_ln4473 = store i64 %rng_st_0_ret, i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:9 %store_ln4473 = store i64 %rng_st_1_ret, i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:10 %store_ln4473 = store i64 %rng_st_2_ret, i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:11 %store_ln4473 = store i64 %rng_st_3_ret, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:12 %store_ln4473 = store i64 %rng_st_4_ret, i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:13 %store_ln4473 = store i64 %rng_st_5_ret, i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:14 %store_ln4473 = store i64 %rng_st_6_ret, i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:15 %store_ln4473 = store i64 %rng_st_7_ret, i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:16 %store_ln4473 = store i64 %rng_st_8_ret, i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:17 %store_ln4473 = store i64 %rng_st_9_ret, i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:18 %store_ln4473 = store i64 %rng_st_10_ret, i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:19 %store_ln4473 = store i64 %rng_st_11_ret, i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:20 %store_ln4473 = store i64 %rng_st_12_ret, i64 %rng_st_1213_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:21 %store_ln4473 = store i64 %rng_st_13_ret, i64 %rng_st_13_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:22 %store_ln4473 = store i64 %rng_st_14_ret, i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:23 %store_ln4473 = store i64 %rng_st_15_ret, i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:24 %store_ln4473 = store i64 %rng_st_16_ret, i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:25 %store_ln4473 = store i64 %rng_st_17_ret, i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:26 %store_ln4473 = store i64 %rng_st_18_ret, i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:27 %store_ln4473 = store i64 %rng_st_19_ret, i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:28 %store_ln4473 = store i64 %rng_st_20_ret, i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:29 %store_ln4473 = store i64 %rng_st_21_ret, i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:30 %store_ln4473 = store i64 %rng_st_22_ret, i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:31 %store_ln4473 = store i64 %rng_st_23_ret, i64 %rng_st_2325_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:32 %store_ln4473 = store i64 %rng_st_24_ret, i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:33 %store_ln4473 = store i11 %u_197, i11 %u_03

]]></Node>
<StgValue><ssdm name="store_ln4473"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="icmp_ln4495" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
for.inc:34 %br_ln4473 = br void %VITIS_LOOP_4476_2

]]></Node>
<StgValue><ssdm name="br_ln4473"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="cmp4" val="1"/>
<literal name="icmp_ln4495" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2629" val="1"/>
<literal name="icmp_ln4485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
for.cond1.backedge:0 %br_ln4477 = br void %for.cond1

]]></Node>
<StgValue><ssdm name="br_ln4477"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln2607 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln2607"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="63" op_0_bw="5">
<![CDATA[
for.inc.i.split:2 %gauss_1024_12289_load = load i5 %gauss_1024_12289_addr

]]></Node>
<StgValue><ssdm name="gauss_1024_12289_load"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="63">
<![CDATA[
for.inc.i.split:3 %zext_ln2637 = zext i63 %gauss_1024_12289_load

]]></Node>
<StgValue><ssdm name="zext_ln2637"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:4 %sub_ln2637 = sub i64 %zext_ln2606_1, i64 %zext_ln2637

]]></Node>
<StgValue><ssdm name="sub_ln2637"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:5 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln2637, i32 63

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:6 %t = xor i1 %tmp_182, i1 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32">
<![CDATA[
for.inc.i.split:7 %trunc_ln2629 = trunc i32 %f_1

]]></Node>
<StgValue><ssdm name="trunc_ln2629"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:8 %xor_ln2638 = xor i1 %trunc_ln2629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2638"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:9 %and_ln2638 = and i1 %t, i1 %xor_ln2638

]]></Node>
<StgValue><ssdm name="and_ln2638"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc.i.split:10 %select_ln2638 = select i1 %and_ln2638, i5 31, i5 0

]]></Node>
<StgValue><ssdm name="select_ln2638"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.split:11 %and_ln2638_1 = and i5 %k, i5 %select_ln2638

]]></Node>
<StgValue><ssdm name="and_ln2638_1"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="32">
<![CDATA[
for.inc.i.split:12 %trunc_ln2638 = trunc i32 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2638"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.split:13 %or_ln2638 = or i5 %trunc_ln2638, i5 %and_ln2638_1

]]></Node>
<StgValue><ssdm name="or_ln2638"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:14 %tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %v, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.inc.i.split:15 %v_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp, i5 %or_ln2638

]]></Node>
<StgValue><ssdm name="v_35"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:16 %or_ln2639 = or i1 %trunc_ln2629, i1 %t

]]></Node>
<StgValue><ssdm name="or_ln2639"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:17 %tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %f_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.inc.i.split:18 %f_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_s, i1 %or_ln2639

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:20 %br_ln2629 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln2629"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
