--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Adder4Bit.twx Adder4Bit.ncd -o Adder4Bit.twr
Adder4Bit.pcf -ucf Adder4Bit.ucf

Design file:              Adder4Bit.ncd
Physical constraint file: Adder4Bit.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X_4_in<0>   |    7.152(R)|   -1.007(R)|clk_BUFGP         |   0.000|
X_4_in<1>   |    6.769(R)|   -1.081(R)|clk_BUFGP         |   0.000|
X_4_in<2>   |    5.112(R)|    0.119(R)|clk_BUFGP         |   0.000|
X_4_in<3>   |    4.943(R)|   -0.219(R)|clk_BUFGP         |   0.000|
Y_4_in<0>   |    4.891(R)|    0.151(R)|clk_BUFGP         |   0.000|
Y_4_in<1>   |    5.032(R)|    0.217(R)|clk_BUFGP         |   0.000|
Y_4_in<2>   |    5.363(R)|   -0.739(R)|clk_BUFGP         |   0.000|
Y_4_in<3>   |    4.388(R)|   -0.418(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
seg_out<0>         |   10.653(R)|clk_BUFGP         |   0.000|
seg_out<1>         |   10.730(R)|clk_BUFGP         |   0.000|
seg_out<2>         |   10.170(R)|clk_BUFGP         |   0.000|
seg_out<3>         |   10.632(R)|clk_BUFGP         |   0.000|
seg_out<4>         |   10.588(R)|clk_BUFGP         |   0.000|
seg_out<5>         |   10.477(R)|clk_BUFGP         |   0.000|
seg_out<6>         |   10.079(R)|clk_BUFGP         |   0.000|
ssd_anode_select<0>|    9.300(R)|clk_BUFGP         |   0.000|
ssd_anode_select<1>|    8.487(R)|clk_BUFGP         |   0.000|
ssd_anode_select<2>|   10.645(R)|clk_BUFGP         |   0.000|
ssd_anode_select<3>|   10.891(R)|clk_BUFGP         |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.498|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 12 19:35:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



