// Seed: 1492450770
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    output supply1 id_6
);
  tri1 id_8 = 1 ~^ id_3;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_0, id_2, id_5, id_5
  );
endmodule
