Version 9.0 Build 132 02/25/2009 SJ Full Version
7
3344
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
altsyn.lmf
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
EXE-MEM-SIGNAL-BUFFER
# storage
db|PipelineUniProcessor.(67).cnf
db|PipelineUniProcessor.(67).cnf
# case_insensitive
# source_file
EXE-MEM-SIGNAL-BUFFER.bdf
be25f628a354d1ac4d975a8b34d4af6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
dffe4bit
# storage
db|PipelineUniProcessor.(74).cnf
db|PipelineUniProcessor.(74).cnf
# case_insensitive
# source_file
..|Modules|reg|dffe4bit.bdf
4da3392a6eed42eac141461195c9978
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15|dffe4bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe4bit:inst8
PipelineUniProcessor:IntelInside|MEM-WB-SIGNAL-BUFFER:inst18|dffe4bit:inst
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe4bit:inst1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ID-EXE-SIGNAL-BUFFER
# storage
db|PipelineUniProcessor.(75).cnf
db|PipelineUniProcessor.(75).cnf
# case_insensitive
# source_file
ID-EXE-SIGNAL-BUFFER.bdf
8545f4ff91fb3abc517aebb820e71c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
dffe8bit
# storage
db|PipelineUniProcessor.(76).cnf
db|PipelineUniProcessor.(76).cnf
# case_insensitive
# source_file
..|Modules|reg|dffe8bit.bdf
c5e895f47442ef69efdbf4bad78ec265
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst14|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst14|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst14|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst14|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst13|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst13|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst13|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst13|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part1
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe32bit:inst|dffe8bit:diff32Part4
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe32bit:inst|dffe8bit:diff32Part3
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe32bit:inst|dffe8bit:diff32Part2
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe32bit:inst|dffe8bit:diff32Part1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ControlUnit
# storage
db|PipelineUniProcessor.(77).cnf
db|PipelineUniProcessor.(77).cnf
# case_insensitive
# source_file
ControlUnit.bdf
587920eb69f9c8f784aaa4316a1fa576
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
BasicControlUnit
# storage
db|PipelineUniProcessor.(78).cnf
db|PipelineUniProcessor.(78).cnf
# case_insensitive
# source_file
BasicControlUnit.bdf
acdced1addd49543502ddffb21bc9cf6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
InstTranslator
# storage
db|PipelineUniProcessor.(80).cnf
db|PipelineUniProcessor.(80).cnf
# case_insensitive
# source_file
InstTranslator.tdf
63226670417f2dc3692b3ee768b51d
7
# used_port {
z
-1
3
sw
-1
3
sub
-1
3
srl
-1
3
sra
-1
3
sll
-1
3
ori
-1
3
or_ins
-1
3
lw
-1
3
j
-1
3
bne
-1
3
beq
-1
3
andi
-1
3
and_ins
-1
3
addi
-1
3
add
-1
3
WRITEREG
-1
3
WRITEMEM
-1
3
SHIFT
-1
3
SE
-1
3
REGDES
-1
3
MEMTOREG
-1
3
JUMP
-1
3
BRANCH
-1
3
ALUOP3
-1
3
ALUOP2
-1
3
ALUOP1
-1
3
ALUOP0
-1
3
ALUIMM
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
InstDecoder
# storage
db|PipelineUniProcessor.(82).cnf
db|PipelineUniProcessor.(82).cnf
# case_insensitive
# source_file
InstDecoder.tdf
b3a71a658678b9ecedeb8220efef2e
7
# used_port {
sw
-1
3
sub
-1
3
srl
-1
3
sra
-1
3
sll
-1
3
ori
-1
3
or_ins
-1
3
lw
-1
3
j
-1
3
bne
-1
3
beq
-1
3
andi
-1
3
and_ins
-1
3
addi
-1
3
add
-1
3
OP5
-1
3
OP4
-1
3
OP3
-1
3
OP2
-1
3
OP1
-1
3
OP0
-1
3
FUNC5
-1
3
FUNC4
-1
3
FUNC3
-1
3
FUNC2
-1
3
FUNC1
-1
3
FUNC0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstDecoder:inst1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
HazardControlUnit
# storage
db|PipelineUniProcessor.(83).cnf
db|PipelineUniProcessor.(83).cnf
# case_insensitive
# source_file
HazardControlUnit.tdf
c0355374324a3c66207122857b688768
7
# used_port {
WPCIR
-1
3
STALL
-1
3
IfIdRt4
-1
3
IfIdRt3
-1
3
IfIdRt2
-1
3
IfIdRt1
-1
3
IfIdRt0
-1
3
IfIdRs4
-1
3
IfIdRs3
-1
3
IfIdRs2
-1
3
IfIdRs1
-1
3
IfIdRs0
-1
3
IdExRt4
-1
3
IdExRt3
-1
3
IdExRt2
-1
3
IdExRt1
-1
3
IdExRt0
-1
3
IdExMemRead
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|HazardControlUnit:inst1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
CtrlStall
# storage
db|PipelineUniProcessor.(85).cnf
db|PipelineUniProcessor.(85).cnf
# case_insensitive
# source_file
CtrlStall.tdf
391d9a30154e2f607b5acc4682c6cfc8
7
# used_port {
tempwreg
-1
3
tempwmem
-1
3
tempm2reg
-1
3
stall
-1
3
WRITEREG
-1
3
WRITEMEM
-1
3
MEMTOREG
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|CtrlStall:inst3
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ForwardControlUnit
# storage
db|PipelineUniProcessor.(86).cnf
db|PipelineUniProcessor.(86).cnf
# case_insensitive
# source_file
ForwardControlUnit.tdf
50296cdade45b37a79793aa1d0c5f86
7
# used_port {
RT4
-1
3
RT3
-1
3
RT2
-1
3
RT1
-1
3
RT0
-1
3
RS4
-1
3
RS3
-1
3
RS2
-1
3
RS1
-1
3
RS0
-1
3
MemWriteReg
-1
3
MemRd4
-1
3
MemRd3
-1
3
MemRd2
-1
3
MemRd1
-1
3
MemRd0
-1
3
MemMemToReg
-1
3
FORWARDB1
-1
3
FORWARDB0
-1
3
FORWARDA1
-1
3
FORWARDA0
-1
3
ExeWriteReg
-1
3
ExRd4
-1
3
ExRd3
-1
3
ExRd2
-1
3
ExRd1
-1
3
ExRd0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ALU
# storage
db|PipelineUniProcessor.(87).cnf
db|PipelineUniProcessor.(87).cnf
# case_insensitive
# source_file
ALU.bdf
2f4caf4b20e24ad72e7ac46754a2e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
IsZero32
# storage
db|PipelineUniProcessor.(88).cnf
db|PipelineUniProcessor.(88).cnf
# case_insensitive
# source_file
IsZero.tdf
fcac70dbbe1d26b896bf63518e779dba
7
# used_port {
ZERO
-1
3
S9
-1
3
S8
-1
3
S7
-1
3
S6
-1
3
S5
-1
3
S4
-1
3
S31
-1
3
S30
-1
3
S3
-1
3
S29
-1
3
S28
-1
3
S27
-1
3
S26
-1
3
S25
-1
3
S24
-1
3
S23
-1
3
S22
-1
3
S21
-1
3
S20
-1
3
S2
-1
3
S19
-1
3
S18
-1
3
S17
-1
3
S16
-1
3
S15
-1
3
S14
-1
3
S13
-1
3
S12
-1
3
S11
-1
3
S10
-1
3
S1
-1
3
S0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|IsZero32:inst3
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux4x32bit
# storage
db|PipelineUniProcessor.(89).cnf
db|PipelineUniProcessor.(89).cnf
# case_insensitive
# source_file
..|Modules|mux|mux4x32bit.tdf
4bad1260b969644317eacc94e8faa3
7
# used_port {
Y9
-1
3
Y8
-1
3
Y7
-1
3
Y6
-1
3
Y5
-1
3
Y4
-1
3
Y31
-1
3
Y30
-1
3
Y3
-1
3
Y29
-1
3
Y28
-1
3
Y27
-1
3
Y26
-1
3
Y25
-1
3
Y24
-1
3
Y23
-1
3
Y22
-1
3
Y21
-1
3
Y20
-1
3
Y2
-1
3
Y19
-1
3
Y18
-1
3
Y17
-1
3
Y16
-1
3
Y15
-1
3
Y14
-1
3
Y13
-1
3
Y12
-1
3
Y11
-1
3
Y10
-1
3
Y1
-1
3
Y0
-1
3
S1
-1
3
S0
-1
3
A39
-1
3
A38
-1
3
A37
-1
3
A36
-1
3
A35
-1
3
A34
-1
3
A331
-1
3
A330
-1
3
A33
-1
3
A329
-1
3
A328
-1
3
A327
-1
3
A326
-1
3
A325
-1
3
A324
-1
3
A323
-1
3
A322
-1
3
A321
-1
3
A320
-1
3
A32
-1
3
A319
-1
3
A318
-1
3
A317
-1
3
A316
-1
3
A315
-1
3
A314
-1
3
A313
-1
3
A312
-1
3
A311
-1
3
A310
-1
3
A31
-1
3
A30
-1
3
A29
-1
3
A28
-1
3
A27
-1
3
A26
-1
3
A25
-1
3
A24
-1
3
A231
-1
3
A230
-1
3
A23
-1
3
A229
-1
3
A228
-1
3
A227
-1
3
A226
-1
3
A225
-1
3
A224
-1
3
A223
-1
3
A222
-1
3
A221
-1
3
A220
-1
3
A22
-1
3
A219
-1
3
A218
-1
3
A217
-1
3
A216
-1
3
A215
-1
3
A214
-1
3
A213
-1
3
A212
-1
3
A211
-1
3
A210
-1
3
A21
-1
3
A20
-1
3
A19
-1
3
A18
-1
3
A17
-1
3
A16
-1
3
A15
-1
3
A14
-1
3
A131
-1
3
A130
-1
3
A13
-1
3
A129
-1
3
A128
-1
3
A127
-1
3
A126
-1
3
A125
-1
3
A124
-1
3
A123
-1
3
A122
-1
3
A121
-1
3
A120
-1
3
A12
-1
3
A119
-1
3
A118
-1
3
A117
-1
3
A116
-1
3
A115
-1
3
A114
-1
3
A113
-1
3
A112
-1
3
A111
-1
3
A110
-1
3
A11
-1
3
A10
-1
3
A09
-1
3
A08
-1
3
A07
-1
3
A06
-1
3
A05
-1
3
A04
-1
3
A031
-1
3
A030
-1
3
A03
-1
3
A029
-1
3
A028
-1
3
A027
-1
3
A026
-1
3
A025
-1
3
A024
-1
3
A023
-1
3
A022
-1
3
A021
-1
3
A020
-1
3
A02
-1
3
A019
-1
3
A018
-1
3
A017
-1
3
A016
-1
3
A015
-1
3
A014
-1
3
A013
-1
3
A012
-1
3
A011
-1
3
A010
-1
3
A01
-1
3
A00
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2
PipelineUniProcessor:IntelInside|mux4x32bit:inst7
PipelineUniProcessor:IntelInside|mux4x32bit:inst8
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_and32bit
# storage
db|PipelineUniProcessor.(90).cnf
db|PipelineUniProcessor.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|Modules|gates|lpm_and32bit.vhd
a4fefcd548b77e95fa6993a5d8ccc79
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_AND
# storage
db|PipelineUniProcessor.(91).cnf
db|PipelineUniProcessor.(91).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|LPM_AND.tdf
c18c954f82faba8b6f042903e7c40ee
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
2
PARAMETER_SIGNED_DEC
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
}
# used_port {
RESULT9
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT31
-1
3
RESULT30
-1
3
RESULT3
-1
3
RESULT29
-1
3
RESULT28
-1
3
RESULT27
-1
3
RESULT26
-1
3
RESULT25
-1
3
RESULT24
-1
3
RESULT23
-1
3
RESULT22
-1
3
RESULT21
-1
3
RESULT20
-1
3
RESULT2
-1
3
RESULT19
-1
3
RESULT18
-1
3
RESULT17
-1
3
RESULT16
-1
3
RESULT15
-1
3
RESULT14
-1
3
RESULT13
-1
3
RESULT12
-1
3
RESULT11
-1
3
RESULT10
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATA1_9
-1
3
DATA1_8
-1
3
DATA1_7
-1
3
DATA1_6
-1
3
DATA1_5
-1
3
DATA1_4
-1
3
DATA1_31
-1
3
DATA1_30
-1
3
DATA1_3
-1
3
DATA1_29
-1
3
DATA1_28
-1
3
DATA1_27
-1
3
DATA1_26
-1
3
DATA1_25
-1
3
DATA1_24
-1
3
DATA1_23
-1
3
DATA1_22
-1
3
DATA1_21
-1
3
DATA1_20
-1
3
DATA1_2
-1
3
DATA1_19
-1
3
DATA1_18
-1
3
DATA1_17
-1
3
DATA1_16
-1
3
DATA1_15
-1
3
DATA1_14
-1
3
DATA1_13
-1
3
DATA1_12
-1
3
DATA1_11
-1
3
DATA1_10
-1
3
DATA1_1
-1
3
DATA1_0
-1
3
DATA0_9
-1
3
DATA0_8
-1
3
DATA0_7
-1
3
DATA0_6
-1
3
DATA0_5
-1
3
DATA0_4
-1
3
DATA0_31
-1
3
DATA0_30
-1
3
DATA0_3
-1
3
DATA0_29
-1
3
DATA0_28
-1
3
DATA0_27
-1
3
DATA0_26
-1
3
DATA0_25
-1
3
DATA0_24
-1
3
DATA0_23
-1
3
DATA0_22
-1
3
DATA0_21
-1
3
DATA0_20
-1
3
DATA0_2
-1
3
DATA0_19
-1
3
DATA0_18
-1
3
DATA0_17
-1
3
DATA0_16
-1
3
DATA0_15
-1
3
DATA0_14
-1
3
DATA0_13
-1
3
DATA0_12
-1
3
DATA0_11
-1
3
DATA0_10
-1
3
DATA0_1
-1
3
DATA0_0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|lpm_and:lpm_and_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_or32bit
# storage
db|PipelineUniProcessor.(92).cnf
db|PipelineUniProcessor.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|Modules|gates|lpm_or32bit.vhd
66f2b436802667761d1d70c1d1f813c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_OR
# storage
db|PipelineUniProcessor.(93).cnf
db|PipelineUniProcessor.(93).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|LPM_OR.tdf
c339576f73ca91f7288d534c9958c370
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
2
PARAMETER_SIGNED_DEC
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
}
# used_port {
RESULT9
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT31
-1
3
RESULT30
-1
3
RESULT3
-1
3
RESULT29
-1
3
RESULT28
-1
3
RESULT27
-1
3
RESULT26
-1
3
RESULT25
-1
3
RESULT24
-1
3
RESULT23
-1
3
RESULT22
-1
3
RESULT21
-1
3
RESULT20
-1
3
RESULT2
-1
3
RESULT19
-1
3
RESULT18
-1
3
RESULT17
-1
3
RESULT16
-1
3
RESULT15
-1
3
RESULT14
-1
3
RESULT13
-1
3
RESULT12
-1
3
RESULT11
-1
3
RESULT10
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATA1_9
-1
3
DATA1_8
-1
3
DATA1_7
-1
3
DATA1_6
-1
3
DATA1_5
-1
3
DATA1_4
-1
3
DATA1_31
-1
3
DATA1_30
-1
3
DATA1_3
-1
3
DATA1_29
-1
3
DATA1_28
-1
3
DATA1_27
-1
3
DATA1_26
-1
3
DATA1_25
-1
3
DATA1_24
-1
3
DATA1_23
-1
3
DATA1_22
-1
3
DATA1_21
-1
3
DATA1_20
-1
3
DATA1_2
-1
3
DATA1_19
-1
3
DATA1_18
-1
3
DATA1_17
-1
3
DATA1_16
-1
3
DATA1_15
-1
3
DATA1_14
-1
3
DATA1_13
-1
3
DATA1_12
-1
3
DATA1_11
-1
3
DATA1_10
-1
3
DATA1_1
-1
3
DATA1_0
-1
3
DATA0_9
-1
3
DATA0_8
-1
3
DATA0_7
-1
3
DATA0_6
-1
3
DATA0_5
-1
3
DATA0_4
-1
3
DATA0_31
-1
3
DATA0_30
-1
3
DATA0_3
-1
3
DATA0_29
-1
3
DATA0_28
-1
3
DATA0_27
-1
3
DATA0_26
-1
3
DATA0_25
-1
3
DATA0_24
-1
3
DATA0_23
-1
3
DATA0_22
-1
3
DATA0_21
-1
3
DATA0_20
-1
3
DATA0_2
-1
3
DATA0_19
-1
3
DATA0_18
-1
3
DATA0_17
-1
3
DATA0_16
-1
3
DATA0_15
-1
3
DATA0_14
-1
3
DATA0_13
-1
3
DATA0_12
-1
3
DATA0_11
-1
3
DATA0_10
-1
3
DATA0_1
-1
3
DATA0_0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|lpm_or:lpm_or_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_add_sub32BIT
# storage
db|PipelineUniProcessor.(94).cnf
db|PipelineUniProcessor.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|Modules|add|lpm_add_sub32BIT.vhd
91ac27d4d1a13d14ae2b7aaea915269
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|PipelineUniProcessor.(95).cnf
db|PipelineUniProcessor.(95).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|lpm_add_sub.tdf
78f1dc958bff1181bf31f7e4c3be13a
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_qkg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|addcore.inc
ff795e21e4847824c03218724f1a1252
d:|altera|90|quartus|libraries|megafunctions|look_add.inc
ab9f577d30c5ef3166fab6c1c32c4a
d:|altera|90|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|90|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|alt_mercury_add_sub.inc
ae39f15ed67cc9a095d29f68f6ad0f8
d:|altera|90|quartus|libraries|megafunctions|alt_stratix_add_sub.inc
c08f604aefba5b4f1f554e565113c6
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
add_sub_qkg
# storage
db|PipelineUniProcessor.(96).cnf
db|PipelineUniProcessor.(96).cnf
# case_insensitive
# source_file
db|add_sub_qkg.tdf
9420e2ae4548ec3ba42825ee1548e33
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ALSHIFT
# storage
db|PipelineUniProcessor.(97).cnf
db|PipelineUniProcessor.(97).cnf
# case_insensitive
# source_file
..|Modules|gates|ALSHIFT.bdf
45cb2e40a13eedabe825b747f69fbfa
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux2x32bit
# storage
db|PipelineUniProcessor.(98).cnf
db|PipelineUniProcessor.(98).cnf
# case_insensitive
# source_file
..|Modules|mux|mux2x32bit.bdf
a17aae82b75a34d179c4adbdc3de63
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4
PipelineUniProcessor:IntelInside|mux2x32bit:inst23
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux2x8bit
# storage
db|PipelineUniProcessor.(99).cnf
db|PipelineUniProcessor.(99).cnf
# case_insensitive
# source_file
..|Modules|mux|mux2x8bit.bdf
52d6b1354ef6c9bea8f11731e7e288f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux2x1bit
# storage
db|PipelineUniProcessor.(100).cnf
db|PipelineUniProcessor.(100).cnf
# case_insensitive
# source_file
..|Modules|mux|mux2x1bit.bdf
6044f2a65dcaa7ddf52f699a7dd99871
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7|mux2x1bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x32bit:inst1|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|PCDecision:inst10|mux2x32bit:inst4|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst6
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst1
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst8
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst5
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst7
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst3
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst9
PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst6
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_clLogicalshift32bit
# storage
db|PipelineUniProcessor.(101).cnf
db|PipelineUniProcessor.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|Modules|gates|lpm_clLogicalshift32bit.vhd
4aed88bc9b222a996909123f437f486
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_clshift
# storage
db|PipelineUniProcessor.(102).cnf
db|PipelineUniProcessor.(102).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|lpm_clshift.tdf
d6894f3a3c9e14d149e9dc2214515a
7
# user_parameter {
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_SHIFTTYPE
LOGICAL
PARAMETER_UNKNOWN
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHDIST
5
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
lpm_clshift_vjc
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
distance4
-1
3
distance3
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_clshift_vjc
# storage
db|PipelineUniProcessor.(103).cnf
db|PipelineUniProcessor.(103).cnf
# case_insensitive
# source_file
db|lpm_clshift_vjc.tdf
4492b9f9b6c7b3672d3c19767a05122
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
distance4
-1
3
distance3
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_clArithshift32bit
# storage
db|PipelineUniProcessor.(104).cnf
db|PipelineUniProcessor.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|Modules|gates|lpm_clArithshift32bit.vhd
f526a67740ef837b3a9232131f8571bd
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_clshift
# storage
db|PipelineUniProcessor.(105).cnf
db|PipelineUniProcessor.(105).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|lpm_clshift.tdf
d6894f3a3c9e14d149e9dc2214515a
7
# user_parameter {
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_SHIFTTYPE
ARITHMETIC
PARAMETER_UNKNOWN
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHDIST
5
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
lpm_clshift_euc
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
distance4
-1
3
distance3
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_clshift_euc
# storage
db|PipelineUniProcessor.(106).cnf
db|PipelineUniProcessor.(106).cnf
# case_insensitive
# source_file
db|lpm_clshift_euc.tdf
295fae60d22c7fd677af876cf377b3d2
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
distance4
-1
3
distance3
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ID-EXE-INSTDATA-BUFFER
# storage
db|PipelineUniProcessor.(107).cnf
db|PipelineUniProcessor.(107).cnf
# case_insensitive
# source_file
ID-EXE-INSTDATA-BUFFER.bdf
e4caf13e3e88ab486a51cad2b3835e14
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
dffe5bit
# storage
db|PipelineUniProcessor.(108).cnf
db|PipelineUniProcessor.(108).cnf
# case_insensitive
# source_file
..|Modules|reg|dffe5bit.bdf
9b3966df666d41a46b8db256d5f64a2
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst4
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe5bit:inst4
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe5bit:inst4
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
dffe32bit
# storage
db|PipelineUniProcessor.(109).cnf
db|PipelineUniProcessor.(109).cnf
# case_insensitive
# source_file
..|Modules|reg|dffe32bit.bdf
be244b2ac901ae6e3e0fd2962cc3aa7
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst
PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst14
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|dffe32bit:inst13
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2|dffe32bit:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux2x5bit
# storage
db|PipelineUniProcessor.(110).cnf
db|PipelineUniProcessor.(110).cnf
# case_insensitive
# source_file
..|Modules|mux|mux2x5bit.tdf
f7d59c482ca87fa827134f98fd4269e
7
# used_port {
y4
-1
3
y3
-1
3
y2
-1
3
y1
-1
3
y0
-1
3
s
-1
3
a14
-1
3
a13
-1
3
a12
-1
3
a11
-1
3
a10
-1
3
a04
-1
3
a03
-1
3
a02
-1
3
a01
-1
3
a00
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|mux2x5bit:inst5
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
InstDisassembly
# storage
db|PipelineUniProcessor.(111).cnf
db|PipelineUniProcessor.(111).cnf
# case_insensitive
# source_file
InstDisassembly.tdf
7598dcd53603fe9cca494295f4aa9e8
7
# used_port {
TARGET9
-1
3
TARGET8
-1
3
TARGET7
-1
3
TARGET6
-1
3
TARGET5
-1
3
TARGET4
-1
3
TARGET3
-1
3
TARGET25
-1
3
TARGET24
-1
3
TARGET23
-1
3
TARGET22
-1
3
TARGET21
-1
3
TARGET20
-1
3
TARGET2
-1
3
TARGET19
-1
3
TARGET18
-1
3
TARGET17
-1
3
TARGET16
-1
3
TARGET15
-1
3
TARGET14
-1
3
TARGET13
-1
3
TARGET12
-1
3
TARGET11
-1
3
TARGET10
-1
3
TARGET1
-1
3
TARGET0
-1
3
SA4
-1
3
SA3
-1
3
SA2
-1
3
SA1
-1
3
SA0
-1
3
RT4
-1
3
RT3
-1
3
RT2
-1
3
RT1
-1
3
RT0
-1
3
RS4
-1
3
RS3
-1
3
RS2
-1
3
RS1
-1
3
RS0
-1
3
RD4
-1
3
RD3
-1
3
RD2
-1
3
RD1
-1
3
RD0
-1
3
OP5
-1
3
OP4
-1
3
OP3
-1
3
OP2
-1
3
OP1
-1
3
OP0
-1
3
INST9
-1
3
INST8
-1
3
INST7
-1
3
INST6
-1
3
INST5
-1
3
INST4
-1
3
INST31
-1
3
INST30
-1
3
INST3
-1
3
INST29
-1
3
INST28
-1
3
INST27
-1
3
INST26
-1
3
INST25
-1
3
INST24
-1
3
INST23
-1
3
INST22
-1
3
INST21
-1
3
INST20
-1
3
INST2
-1
3
INST19
-1
3
INST18
-1
3
INST17
-1
3
INST16
-1
3
INST15
-1
3
INST14
-1
3
INST13
-1
3
INST12
-1
3
INST11
-1
3
INST10
-1
3
INST1
-1
3
INST0
-1
3
IMM9
-1
3
IMM8
-1
3
IMM7
-1
3
IMM6
-1
3
IMM5
-1
3
IMM4
-1
3
IMM3
-1
3
IMM2
-1
3
IMM15
-1
3
IMM14
-1
3
IMM13
-1
3
IMM12
-1
3
IMM11
-1
3
IMM10
-1
3
IMM1
-1
3
IMM0
-1
3
FUNC5
-1
3
FUNC4
-1
3
FUNC3
-1
3
FUNC2
-1
3
FUNC1
-1
3
FUNC0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|InstDisassembly:instDisassembly1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
IF-ID-INSTPC-BUFFER
# storage
db|PipelineUniProcessor.(112).cnf
db|PipelineUniProcessor.(112).cnf
# case_insensitive
# source_file
IF-ID-INSTPC-BUFFER.bdf
de9ff5c32388cd980a717e97653f87b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
altsyncram
# storage
db|PipelineUniProcessor.(116).cnf
db|PipelineUniProcessor.(116).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|altsyncram.tdf
3514e215aa7b20abd3414f7dd9c98ab7
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
65536
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
65536
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
./MemContentInstance/IMemPipe.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_91t1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|90|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|90|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|90|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|90|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
d:|altera|90|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|90|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
decode_rqa
# storage
db|PipelineUniProcessor.(118).cnf
db|PipelineUniProcessor.(118).cnf
# case_insensitive
# source_file
db|decode_rqa.tdf
be7250a09e1b2059701fd6a65d45e38f
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
lpm_ram_dp1:inst3|altsyncram:altsyncram_component|altsyncram_vas1:auto_generated|decode_rqa:decode2
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
decode_rqa
# storage
db|PipelineUniProcessor.(119).cnf
db|PipelineUniProcessor.(119).cnf
# case_insensitive
# source_file
db|decode_rqa.tdf
be7250a09e1b2059701fd6a65d45e38f
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_mh71:auto_generated|decode_rqa:deep_decode
lpm_ram_dp1:inst3|altsyncram:altsyncram_component|altsyncram_vas1:auto_generated|decode_rqa:rden_decode
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux_omb
# storage
db|PipelineUniProcessor.(120).cnf
db|PipelineUniProcessor.(120).cnf
# case_insensitive
# source_file
db|mux_omb.tdf
c0d79ef3f4ff963bd2bec332a5f6aeb4
7
# used_port {
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data511
-1
3
data510
-1
3
data51
-1
3
data509
-1
3
data508
-1
3
data507
-1
3
data506
-1
3
data505
-1
3
data504
-1
3
data503
-1
3
data502
-1
3
data501
-1
3
data500
-1
3
data50
-1
3
data5
-1
3
data499
-1
3
data498
-1
3
data497
-1
3
data496
-1
3
data495
-1
3
data494
-1
3
data493
-1
3
data492
-1
3
data491
-1
3
data490
-1
3
data49
-1
3
data489
-1
3
data488
-1
3
data487
-1
3
data486
-1
3
data485
-1
3
data484
-1
3
data483
-1
3
data482
-1
3
data481
-1
3
data480
-1
3
data48
-1
3
data479
-1
3
data478
-1
3
data477
-1
3
data476
-1
3
data475
-1
3
data474
-1
3
data473
-1
3
data472
-1
3
data471
-1
3
data470
-1
3
data47
-1
3
data469
-1
3
data468
-1
3
data467
-1
3
data466
-1
3
data465
-1
3
data464
-1
3
data463
-1
3
data462
-1
3
data461
-1
3
data460
-1
3
data46
-1
3
data459
-1
3
data458
-1
3
data457
-1
3
data456
-1
3
data455
-1
3
data454
-1
3
data453
-1
3
data452
-1
3
data451
-1
3
data450
-1
3
data45
-1
3
data449
-1
3
data448
-1
3
data447
-1
3
data446
-1
3
data445
-1
3
data444
-1
3
data443
-1
3
data442
-1
3
data441
-1
3
data440
-1
3
data44
-1
3
data439
-1
3
data438
-1
3
data437
-1
3
data436
-1
3
data435
-1
3
data434
-1
3
data433
-1
3
data432
-1
3
data431
-1
3
data430
-1
3
data43
-1
3
data429
-1
3
data428
-1
3
data427
-1
3
data426
-1
3
data425
-1
3
data424
-1
3
data423
-1
3
data422
-1
3
data421
-1
3
data420
-1
3
data42
-1
3
data419
-1
3
data418
-1
3
data417
-1
3
data416
-1
3
data415
-1
3
data414
-1
3
data413
-1
3
data412
-1
3
data411
-1
3
data410
-1
3
data41
-1
3
data409
-1
3
data408
-1
3
data407
-1
3
data406
-1
3
data405
-1
3
data404
-1
3
data403
-1
3
data402
-1
3
data401
-1
3
data400
-1
3
data40
-1
3
data4
-1
3
data399
-1
3
data398
-1
3
data397
-1
3
data396
-1
3
data395
-1
3
data394
-1
3
data393
-1
3
data392
-1
3
data391
-1
3
data390
-1
3
data39
-1
3
data389
-1
3
data388
-1
3
data387
-1
3
data386
-1
3
data385
-1
3
data384
-1
3
data383
-1
3
data382
-1
3
data381
-1
3
data380
-1
3
data38
-1
3
data379
-1
3
data378
-1
3
data377
-1
3
data376
-1
3
data375
-1
3
data374
-1
3
data373
-1
3
data372
-1
3
data371
-1
3
data370
-1
3
data37
-1
3
data369
-1
3
data368
-1
3
data367
-1
3
data366
-1
3
data365
-1
3
data364
-1
3
data363
-1
3
data362
-1
3
data361
-1
3
data360
-1
3
data36
-1
3
data359
-1
3
data358
-1
3
data357
-1
3
data356
-1
3
data355
-1
3
data354
-1
3
data353
-1
3
data352
-1
3
data351
-1
3
data350
-1
3
data35
-1
3
data349
-1
3
data348
-1
3
data347
-1
3
data346
-1
3
data345
-1
3
data344
-1
3
data343
-1
3
data342
-1
3
data341
-1
3
data340
-1
3
data34
-1
3
data339
-1
3
data338
-1
3
data337
-1
3
data336
-1
3
data335
-1
3
data334
-1
3
data333
-1
3
data332
-1
3
data331
-1
3
data330
-1
3
data33
-1
3
data329
-1
3
data328
-1
3
data327
-1
3
data326
-1
3
data325
-1
3
data324
-1
3
data323
-1
3
data322
-1
3
data321
-1
3
data320
-1
3
data32
-1
3
data319
-1
3
data318
-1
3
data317
-1
3
data316
-1
3
data315
-1
3
data314
-1
3
data313
-1
3
data312
-1
3
data311
-1
3
data310
-1
3
data31
-1
3
data309
-1
3
data308
-1
3
data307
-1
3
data306
-1
3
data305
-1
3
data304
-1
3
data303
-1
3
data302
-1
3
data301
-1
3
data300
-1
3
data30
-1
3
data3
-1
3
data299
-1
3
data298
-1
3
data297
-1
3
data296
-1
3
data295
-1
3
data294
-1
3
data293
-1
3
data292
-1
3
data291
-1
3
data290
-1
3
data29
-1
3
data289
-1
3
data288
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_mh71:auto_generated|mux_omb:mux2
lpm_ram_dp1:inst3|altsyncram:altsyncram_component|altsyncram_vas1:auto_generated|mux_omb:mux3
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux2x4bit
# storage
db|PipelineUniProcessor.(121).cnf
db|PipelineUniProcessor.(121).cnf
# case_insensitive
# source_file
..|Modules|mux|mux2x4bit.bdf
19a7f92c4e55c366e7f382eba22ca475
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
PC-BUFFER
# storage
db|PipelineUniProcessor.(122).cnf
db|PipelineUniProcessor.(122).cnf
# case_insensitive
# source_file
PC-BUFFER.bdf
b8cdae5fd49d2848959363f833ea31a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
ProcessPC
# storage
db|PipelineUniProcessor.(123).cnf
db|PipelineUniProcessor.(123).cnf
# case_insensitive
# source_file
ProcessPC.bdf
80ce1bccc2ce37c52bfd3b519b5d70a6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ProcessPC:inst4
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
add32bit
# storage
db|PipelineUniProcessor.(124).cnf
db|PipelineUniProcessor.(124).cnf
# case_insensitive
# source_file
..|Modules|add|add32bit.bdf
8459b0a964ff226eea766088809ee1df
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
add32bitci
# storage
db|PipelineUniProcessor.(125).cnf
db|PipelineUniProcessor.(125).cnf
# case_insensitive
# source_file
..|Modules|add|add32bitci.bdf
6b8696b36a13d2ecb98152d2aa2d407c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
add8bit
# storage
db|PipelineUniProcessor.(126).cnf
db|PipelineUniProcessor.(126).cnf
# case_insensitive
# source_file
..|Modules|add|add8bit.bdf
3e63bc3de6b95d268dc5b5643387443
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
add1bit
# storage
db|PipelineUniProcessor.(127).cnf
db|PipelineUniProcessor.(127).cnf
# case_insensitive
# source_file
..|Modules|add|add1bit.bdf
7d4b5d432f9c6d7e146b0eb16f185fd
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst4
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst4
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst4
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst7
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst6
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst5
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst4
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst3
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst2
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst1
PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst4
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst4
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst4
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst7
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst6
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst5
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst4
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst3
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst2
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst1
PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
PCDecision
# storage
db|PipelineUniProcessor.(128).cnf
db|PipelineUniProcessor.(128).cnf
# case_insensitive
# source_file
PCDecision.bdf
493c6c7cc02021a36945a34c9e2d7ab
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|PCDecision:inst10
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
SignExt
# storage
db|PipelineUniProcessor.(129).cnf
db|PipelineUniProcessor.(129).cnf
# case_insensitive
# source_file
SignExt.tdf
3555e9cbed441fa5d6d22caef7d2d147
7
# used_port {
SE
-1
3
IMM9
-1
3
IMM8
-1
3
IMM7
-1
3
IMM6
-1
3
IMM5
-1
3
IMM4
-1
3
IMM3
-1
3
IMM2
-1
3
IMM15
-1
3
IMM14
-1
3
IMM13
-1
3
IMM12
-1
3
IMM11
-1
3
IMM10
-1
3
IMM1
-1
3
IMM0
-1
3
EXTIMM9
-1
3
EXTIMM8
-1
3
EXTIMM7
-1
3
EXTIMM6
-1
3
EXTIMM5
-1
3
EXTIMM4
-1
3
EXTIMM31
-1
3
EXTIMM30
-1
3
EXTIMM3
-1
3
EXTIMM29
-1
3
EXTIMM28
-1
3
EXTIMM27
-1
3
EXTIMM26
-1
3
EXTIMM25
-1
3
EXTIMM24
-1
3
EXTIMM23
-1
3
EXTIMM22
-1
3
EXTIMM21
-1
3
EXTIMM20
-1
3
EXTIMM2
-1
3
EXTIMM19
-1
3
EXTIMM18
-1
3
EXTIMM17
-1
3
EXTIMM16
-1
3
EXTIMM15
-1
3
EXTIMM14
-1
3
EXTIMM13
-1
3
EXTIMM12
-1
3
EXTIMM11
-1
3
EXTIMM10
-1
3
EXTIMM1
-1
3
EXTIMM0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|SignExt:inst3
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
RegFile32x32
# storage
db|PipelineUniProcessor.(130).cnf
db|PipelineUniProcessor.(130).cnf
# case_insensitive
# source_file
RegFile32x32.bdf
37ee59e6dca81d5549f37714a6602136
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|RegFile32x32:Regs
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
LPM_MUX
# storage
db|PipelineUniProcessor.(131).cnf
db|PipelineUniProcessor.(131).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|LPM_MUX.tdf
5fa3ca616f64a75f3772b4506ca8e87
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_SIZE
32
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
5
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_2rc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel4
-1
3
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9_9
-1
3
data9_8
-1
3
data9_7
-1
3
data9_6
-1
3
data9_5
-1
3
data9_4
-1
3
data9_31
-1
3
data9_30
-1
3
data9_3
-1
3
data9_29
-1
3
data9_28
-1
3
data9_27
-1
3
data9_26
-1
3
data9_25
-1
3
data9_24
-1
3
data9_23
-1
3
data9_22
-1
3
data9_21
-1
3
data9_20
-1
3
data9_2
-1
3
data9_19
-1
3
data9_18
-1
3
data9_17
-1
3
data9_16
-1
3
data9_15
-1
3
data9_14
-1
3
data9_13
-1
3
data9_12
-1
3
data9_11
-1
3
data9_10
-1
3
data9_1
-1
3
data9_0
-1
3
data8_9
-1
3
data8_8
-1
3
data8_7
-1
3
data8_6
-1
3
data8_5
-1
3
data8_4
-1
3
data8_31
-1
3
data8_30
-1
3
data8_3
-1
3
data8_29
-1
3
data8_28
-1
3
data8_27
-1
3
data8_26
-1
3
data8_25
-1
3
data8_24
-1
3
data8_23
-1
3
data8_22
-1
3
data8_21
-1
3
data8_20
-1
3
data8_2
-1
3
data8_19
-1
3
data8_18
-1
3
data8_17
-1
3
data8_16
-1
3
data8_15
-1
3
data8_14
-1
3
data8_13
-1
3
data8_12
-1
3
data8_11
-1
3
data8_10
-1
3
data8_1
-1
3
data8_0
-1
3
data7_9
-1
3
data7_8
-1
3
data7_7
-1
3
data7_6
-1
3
data7_5
-1
3
data7_4
-1
3
data7_31
-1
3
data7_30
-1
3
data7_3
-1
3
data7_29
-1
3
data7_28
-1
3
data7_27
-1
3
data7_26
-1
3
data7_25
-1
3
data7_24
-1
3
data7_23
-1
3
data7_22
-1
3
data7_21
-1
3
data7_20
-1
3
data7_2
-1
3
data7_19
-1
3
data7_18
-1
3
data7_17
-1
3
data7_16
-1
3
data7_15
-1
3
data7_14
-1
3
data7_13
-1
3
data7_12
-1
3
data7_11
-1
3
data7_10
-1
3
data7_1
-1
3
data7_0
-1
3
data6_9
-1
3
data6_8
-1
3
data6_7
-1
3
data6_6
-1
3
data6_5
-1
3
data6_4
-1
3
data6_31
-1
3
data6_30
-1
3
data6_3
-1
3
data6_29
-1
3
data6_28
-1
3
data6_27
-1
3
data6_26
-1
3
data6_25
-1
3
data6_24
-1
3
data6_23
-1
3
data6_22
-1
3
data6_21
-1
3
data6_20
-1
3
data6_2
-1
3
data6_19
-1
3
data6_18
-1
3
data6_17
-1
3
data6_16
-1
3
data6_15
-1
3
data6_14
-1
3
data6_13
-1
3
data6_12
-1
3
data6_11
-1
3
data6_10
-1
3
data6_1
-1
3
data6_0
-1
3
data5_9
-1
3
data5_8
-1
3
data5_7
-1
3
data5_6
-1
3
data5_5
-1
3
data5_4
-1
3
data5_31
-1
3
data5_30
-1
3
data5_3
-1
3
data5_29
-1
3
data5_28
-1
3
data5_27
-1
3
data5_26
-1
3
data5_25
-1
3
data5_24
-1
3
data5_23
-1
3
data5_22
-1
3
data5_21
-1
3
data5_20
-1
3
data5_2
-1
3
data5_19
-1
3
data5_18
-1
3
data5_17
-1
3
data5_16
-1
3
data5_15
-1
3
data5_14
-1
3
data5_13
-1
3
data5_12
-1
3
data5_11
-1
3
data5_10
-1
3
data5_1
-1
3
data5_0
-1
3
data4_9
-1
3
data4_8
-1
3
data4_7
-1
3
data4_6
-1
3
data4_5
-1
3
data4_4
-1
3
data4_31
-1
3
data4_30
-1
3
data4_3
-1
3
data4_29
-1
3
data4_28
-1
3
data4_27
-1
3
data4_26
-1
3
data4_25
-1
3
data4_24
-1
3
data4_23
-1
3
data4_22
-1
3
data4_21
-1
3
data4_20
-1
3
data4_2
-1
3
data4_19
-1
3
data4_18
-1
3
data4_17
-1
3
data4_16
-1
3
data4_15
-1
3
data4_14
-1
3
data4_13
-1
3
data4_12
-1
3
data4_11
-1
3
data4_10
-1
3
data4_1
-1
3
data4_0
-1
3
data3_9
-1
3
data3_8
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_31
-1
3
data3_30
-1
3
data3_3
-1
3
data3_29
-1
3
data3_28
-1
3
data3_27
-1
3
data3_26
-1
3
data3_25
-1
3
data3_24
-1
3
data3_23
-1
3
data3_22
-1
3
data3_21
-1
3
data3_20
-1
3
data3_2
-1
3
data3_19
-1
3
data3_18
-1
3
data3_17
-1
3
data3_16
-1
3
data3_15
-1
3
data3_14
-1
3
data3_13
-1
3
data3_12
-1
3
data3_11
-1
3
data3_10
-1
3
data3_1
-1
3
data3_0
-1
3
data31_9
-1
3
data31_8
-1
3
data31_7
-1
3
data31_6
-1
3
data31_5
-1
3
data31_4
-1
3
data31_31
-1
3
data31_30
-1
3
data31_3
-1
3
data31_29
-1
3
data31_28
-1
3
data31_27
-1
3
data31_26
-1
3
data31_25
-1
3
data31_24
-1
3
data31_23
-1
3
data31_22
-1
3
data31_21
-1
3
data31_20
-1
3
data31_2
-1
3
data31_19
-1
3
data31_18
-1
3
data31_17
-1
3
data31_16
-1
3
data31_15
-1
3
data31_14
-1
3
data31_13
-1
3
data31_12
-1
3
data31_11
-1
3
data31_10
-1
3
data31_1
-1
3
data31_0
-1
3
data30_9
-1
3
data30_8
-1
3
data30_7
-1
3
data30_6
-1
3
data30_5
-1
3
data30_4
-1
3
data30_31
-1
3
data30_30
-1
3
data30_3
-1
3
data30_29
-1
3
data30_28
-1
3
data30_27
-1
3
data30_26
-1
3
data30_25
-1
3
data30_24
-1
3
data30_23
-1
3
data30_22
-1
3
data30_21
-1
3
data30_20
-1
3
data30_2
-1
3
data30_19
-1
3
data30_18
-1
3
data30_17
-1
3
data30_16
-1
3
data30_15
-1
3
data30_14
-1
3
data30_13
-1
3
data30_12
-1
3
data30_11
-1
3
data30_10
-1
3
data30_1
-1
3
data30_0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_31
-1
3
data2_30
-1
3
data2_3
-1
3
data2_29
-1
3
data2_28
-1
3
data2_27
-1
3
data2_26
-1
3
data2_25
-1
3
data2_24
-1
3
data2_23
-1
3
data2_22
-1
3
data2_21
-1
3
data2_20
-1
3
data2_2
-1
3
data2_19
-1
3
data2_18
-1
3
data2_17
-1
3
data2_16
-1
3
data2_15
-1
3
data2_14
-1
3
data2_13
-1
3
data2_12
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data29_9
-1
3
data29_8
-1
3
data29_7
-1
3
data29_6
-1
3
data29_5
-1
3
data29_4
-1
3
data29_31
-1
3
data29_30
-1
3
data29_3
-1
3
data29_29
-1
3
data29_28
-1
3
data29_27
-1
3
data29_26
-1
3
data29_25
-1
3
data29_24
-1
3
data29_23
-1
3
data29_22
-1
3
data29_21
-1
3
data29_20
-1
3
data29_2
-1
3
data29_19
-1
3
data29_18
-1
3
data29_17
-1
3
data29_16
-1
3
data29_15
-1
3
data29_14
-1
3
data29_13
-1
3
data29_12
-1
3
data29_11
-1
3
data29_10
-1
3
data29_1
-1
3
data29_0
-1
3
data28_9
-1
3
data28_8
-1
3
data28_7
-1
3
data28_6
-1
3
data28_5
-1
3
data28_4
-1
3
data28_31
-1
3
data28_30
-1
3
data28_3
-1
3
data28_29
-1
3
data28_28
-1
3
data28_27
-1
3
data28_26
-1
3
data28_25
-1
3
data28_24
-1
3
data28_23
-1
3
data28_22
-1
3
data28_21
-1
3
data28_20
-1
3
data28_2
-1
3
data28_19
-1
3
data28_18
-1
3
data28_17
-1
3
data28_16
-1
3
data28_15
-1
3
data28_14
-1
3
data28_13
-1
3
data28_12
-1
3
data28_11
-1
3
data28_10
-1
3
data28_1
-1
3
data28_0
-1
3
data27_9
-1
3
data27_8
-1
3
data27_7
-1
3
data27_6
-1
3
data27_5
-1
3
data27_4
-1
3
data27_31
-1
3
data27_30
-1
3
data27_3
-1
3
data27_29
-1
3
data27_28
-1
3
data27_27
-1
3
data27_26
-1
3
data27_25
-1
3
data27_24
-1
3
data27_23
-1
3
data27_22
-1
3
data27_21
-1
3
data27_20
-1
3
data27_2
-1
3
data27_19
-1
3
data27_18
-1
3
data27_17
-1
3
data27_16
-1
3
data27_15
-1
3
data27_14
-1
3
data27_13
-1
3
data27_12
-1
3
data27_11
-1
3
data27_10
-1
3
data27_1
-1
3
data27_0
-1
3
data26_9
-1
3
data26_8
-1
3
data26_7
-1
3
data26_6
-1
3
data26_5
-1
3
data26_4
-1
3
data26_31
-1
3
data26_30
-1
3
data26_3
-1
3
data26_29
-1
3
data26_28
-1
3
data26_27
-1
3
data26_26
-1
3
data26_25
-1
3
data26_24
-1
3
data26_23
-1
3
data26_22
-1
3
data26_21
-1
3
data26_20
-1
3
data26_2
-1
3
data26_19
-1
3
data26_18
-1
3
data26_17
-1
3
data26_16
-1
3
data26_15
-1
3
data26_14
-1
3
data26_13
-1
3
data26_12
-1
3
data26_11
-1
3
data26_10
-1
3
data26_1
-1
3
data26_0
-1
3
data25_9
-1
3
data25_8
-1
3
data25_7
-1
3
data25_6
-1
3
data25_5
-1
3
data25_4
-1
3
data25_31
-1
3
data25_30
-1
3
data25_3
-1
3
data25_29
-1
3
data25_28
-1
3
data25_27
-1
3
data25_26
-1
3
data25_25
-1
3
data25_24
-1
3
data25_23
-1
3
data25_22
-1
3
data25_21
-1
3
data25_20
-1
3
data25_2
-1
3
data25_19
-1
3
data25_18
-1
3
data25_17
-1
3
data25_16
-1
3
data25_15
-1
3
data25_14
-1
3
data25_13
-1
3
data25_12
-1
3
data25_11
-1
3
data25_10
-1
3
data25_1
-1
3
data25_0
-1
3
data24_9
-1
3
data24_8
-1
3
data24_7
-1
3
data24_6
-1
3
data24_5
-1
3
data24_4
-1
3
data24_31
-1
3
data24_30
-1
3
data24_3
-1
3
data24_29
-1
3
data24_28
-1
3
data24_27
-1
3
data24_26
-1
3
data24_25
-1
3
data24_24
-1
3
data24_23
-1
3
data24_22
-1
3
data24_21
-1
3
data24_20
-1
3
data24_2
-1
3
data24_19
-1
3
data24_18
-1
3
data24_17
-1
3
data24_16
-1
3
data24_15
-1
3
data24_14
-1
3
data24_13
-1
3
data24_12
-1
3
data24_11
-1
3
data24_10
-1
3
data24_1
-1
3
data24_0
-1
3
data23_9
-1
3
data23_8
-1
3
data23_7
-1
3
data23_6
-1
3
data23_5
-1
3
data23_4
-1
3
data23_31
-1
3
data23_30
-1
3
data23_3
-1
3
data23_29
-1
3
data23_28
-1
3
data23_27
-1
3
data23_26
-1
3
data23_25
-1
3
data23_24
-1
3
data23_23
-1
3
data23_22
-1
3
data23_21
-1
3
data23_20
-1
3
data23_2
-1
3
data23_19
-1
3
data23_18
-1
3
data23_17
-1
3
data23_16
-1
3
data23_15
-1
3
data23_14
-1
3
data23_13
-1
3
data23_12
-1
3
data23_11
-1
3
data23_10
-1
3
data23_1
-1
3
data23_0
-1
3
data22_9
-1
3
data22_8
-1
3
data22_7
-1
3
data22_6
-1
3
data22_5
-1
3
data22_4
-1
3
data22_31
-1
3
data22_30
-1
3
data22_3
-1
3
data22_29
-1
3
data22_28
-1
3
data22_27
-1
3
data22_26
-1
3
data22_25
-1
3
data22_24
-1
3
data22_23
-1
3
data22_22
-1
3
data22_21
-1
3
data22_20
-1
3
data22_2
-1
3
data22_19
-1
3
data22_18
-1
3
data22_17
-1
3
data22_16
-1
3
data22_15
-1
3
data22_14
-1
3
data22_13
-1
3
data22_12
-1
3
data22_11
-1
3
data22_10
-1
3
data22_1
-1
3
data22_0
-1
3
data21_9
-1
3
data21_8
-1
3
data21_7
-1
3
data21_6
-1
3
data21_5
-1
3
data21_4
-1
3
data21_31
-1
3
data21_30
-1
3
data21_3
-1
3
data21_29
-1
3
data21_28
-1
3
data21_27
-1
3
data21_26
-1
3
data21_25
-1
3
data21_24
-1
3
data21_23
-1
3
data21_22
-1
3
data21_21
-1
3
data21_20
-1
3
data21_2
-1
3
data21_19
-1
3
data21_18
-1
3
data21_17
-1
3
data21_16
-1
3
data21_15
-1
3
data21_14
-1
3
data21_13
-1
3
data21_12
-1
3
data21_11
-1
3
data21_10
-1
3
data21_1
-1
3
data21_0
-1
3
data20_9
-1
3
data20_8
-1
3
data20_7
-1
3
data20_6
-1
3
data20_5
-1
3
data20_4
-1
3
data20_31
-1
3
data20_30
-1
3
data20_3
-1
3
data20_29
-1
3
data20_28
-1
3
data20_27
-1
3
data20_26
-1
3
data20_25
-1
3
data20_24
-1
3
data20_23
-1
3
data20_22
-1
3
data20_21
-1
3
data20_20
-1
3
data20_2
-1
3
data20_19
-1
3
data20_18
-1
3
data20_17
-1
3
data20_16
-1
3
data20_15
-1
3
data20_14
-1
3
data20_13
-1
3
data20_12
-1
3
data20_11
-1
3
data20_10
-1
3
data20_1
-1
3
data20_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_31
-1
3
data1_30
-1
3
data1_3
-1
3
data1_29
-1
3
data1_28
-1
3
data1_27
-1
3
data1_26
-1
3
data1_25
-1
3
data1_24
-1
3
data1_23
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data19_9
-1
3
data19_8
-1
3
data19_7
-1
3
data19_6
-1
3
data19_5
-1
3
data19_4
-1
3
data19_31
-1
3
data19_30
-1
3
data19_3
-1
3
data19_29
-1
3
data19_28
-1
3
data19_27
-1
3
data19_26
-1
3
data19_25
-1
3
data19_24
-1
3
data19_23
-1
3
data19_22
-1
3
data19_21
-1
3
data19_20
-1
3
data19_2
-1
3
data19_19
-1
3
data19_18
-1
3
data19_17
-1
3
data19_16
-1
3
data19_15
-1
3
data19_14
-1
3
data19_13
-1
3
data19_12
-1
3
data19_11
-1
3
data19_10
-1
3
data19_1
-1
3
data19_0
-1
3
data18_9
-1
3
data18_8
-1
3
data18_7
-1
3
data18_6
-1
3
data18_5
-1
3
data18_4
-1
3
data18_31
-1
3
data18_30
-1
3
data18_3
-1
3
data18_29
-1
3
data18_28
-1
3
data18_27
-1
3
data18_26
-1
3
data18_25
-1
3
data18_24
-1
3
data18_23
-1
3
data18_22
-1
3
data18_21
-1
3
data18_20
-1
3
data18_2
-1
3
data18_19
-1
3
data18_18
-1
3
data18_17
-1
3
data18_16
-1
3
data18_15
-1
3
data18_14
-1
3
data18_13
-1
3
data18_12
-1
3
data18_11
-1
3
data18_10
-1
3
data18_1
-1
3
data18_0
-1
3
data17_9
-1
3
data17_8
-1
3
data17_7
-1
3
data17_6
-1
3
data17_5
-1
3
data17_4
-1
3
data17_31
-1
3
data17_30
-1
3
data17_3
-1
3
data17_29
-1
3
data17_28
-1
3
data17_27
-1
3
data17_26
-1
3
data17_25
-1
3
data17_24
-1
3
data17_23
-1
3
data17_22
-1
3
data17_21
-1
3
data17_20
-1
3
data17_2
-1
3
data17_19
-1
3
data17_18
-1
3
data17_17
-1
3
data17_16
-1
3
data17_15
-1
3
data17_14
-1
3
data17_13
-1
3
data17_12
-1
3
data17_11
-1
3
data17_10
-1
3
data17_1
-1
3
data17_0
-1
3
data16_9
-1
3
data16_8
-1
3
data16_7
-1
3
data16_6
-1
3
data16_5
-1
3
data16_4
-1
3
data16_31
-1
3
data16_30
-1
3
data16_3
-1
3
data16_29
-1
3
data16_28
-1
3
data16_27
-1
3
data16_26
-1
3
data16_25
-1
3
data16_24
-1
3
data16_23
-1
3
data16_22
-1
3
data16_21
-1
3
data16_20
-1
3
data16_2
-1
3
data16_19
-1
3
data16_18
-1
3
data16_17
-1
3
data16_16
-1
3
data16_15
-1
3
data16_14
-1
3
data16_13
-1
3
data16_12
-1
3
data16_11
-1
3
data16_10
-1
3
data16_1
-1
3
data16_0
-1
3
data15_9
-1
3
data15_8
-1
3
data15_7
-1
3
data15_6
-1
3
data15_5
-1
3
data15_4
-1
3
data15_31
-1
3
data15_30
-1
3
data15_3
-1
3
data15_29
-1
3
data15_28
-1
3
data15_27
-1
3
data15_26
-1
3
data15_25
-1
3
data15_24
-1
3
data15_23
-1
3
data15_22
-1
3
data15_21
-1
3
data15_20
-1
3
data15_2
-1
3
data15_19
-1
3
data15_18
-1
3
data15_17
-1
3
data15_16
-1
3
data15_15
-1
3
data15_14
-1
3
data15_13
-1
3
data15_12
-1
3
data15_11
-1
3
data15_10
-1
3
data15_1
-1
3
data15_0
-1
3
data14_9
-1
3
data14_8
-1
3
data14_7
-1
3
data14_6
-1
3
data14_5
-1
3
data14_4
-1
3
data14_31
-1
3
data14_30
-1
3
data14_3
-1
3
data14_29
-1
3
data14_28
-1
3
data14_27
-1
3
data14_26
-1
3
data14_25
-1
3
data14_24
-1
3
data14_23
-1
3
data14_22
-1
3
data14_21
-1
3
data14_20
-1
3
data14_2
-1
3
data14_19
-1
3
data14_18
-1
3
data14_17
-1
3
data14_16
-1
3
data14_15
-1
3
data14_14
-1
3
data14_13
-1
3
data14_12
-1
3
data14_11
-1
3
data14_10
-1
3
data14_1
-1
3
data14_0
-1
3
data13_9
-1
3
data13_8
-1
3
data13_7
-1
3
data13_6
-1
3
data13_5
-1
3
data13_4
-1
3
data13_31
-1
3
data13_30
-1
3
data13_3
-1
3
data13_29
-1
3
data13_28
-1
3
data13_27
-1
3
data13_26
-1
3
data13_25
-1
3
data13_24
-1
3
data13_23
-1
3
data13_22
-1
3
data13_21
-1
3
data13_20
-1
3
data13_2
-1
3
data13_19
-1
3
data13_18
-1
3
data13_17
-1
3
data13_16
-1
3
data13_15
-1
3
data13_14
-1
3
data13_13
-1
3
data13_12
-1
3
data13_11
-1
3
data13_10
-1
3
data13_1
-1
3
data13_0
-1
3
data12_9
-1
3
data12_8
-1
3
data12_7
-1
3
data12_6
-1
3
data12_5
-1
3
data12_4
-1
3
data12_31
-1
3
data12_30
-1
3
data12_3
-1
3
data12_29
-1
3
data12_28
-1
3
data12_27
-1
3
data12_26
-1
3
data12_25
-1
3
data12_24
-1
3
data12_23
-1
3
data12_22
-1
3
data12_21
-1
3
data12_20
-1
3
data12_2
-1
3
data12_19
-1
3
data12_18
-1
3
data12_17
-1
3
data12_16
-1
3
data12_15
-1
3
data12_14
-1
3
data12_13
-1
3
data12_12
-1
3
data12_11
-1
3
data12_10
-1
3
data12_1
-1
3
data12_0
-1
3
data11_9
-1
3
data11_8
-1
3
data11_7
-1
3
data11_6
-1
3
data11_5
-1
3
data11_4
-1
3
data11_31
-1
3
data11_30
-1
3
data11_3
-1
3
data11_29
-1
3
data11_28
-1
3
data11_27
-1
3
data11_26
-1
3
data11_25
-1
3
data11_24
-1
3
data11_23
-1
3
data11_22
-1
3
data11_21
-1
3
data11_20
-1
3
data11_2
-1
3
data11_19
-1
3
data11_18
-1
3
data11_17
-1
3
data11_16
-1
3
data11_15
-1
3
data11_14
-1
3
data11_13
-1
3
data11_12
-1
3
data11_11
-1
3
data11_10
-1
3
data11_1
-1
3
data11_0
-1
3
data10_9
-1
3
data10_8
-1
3
data10_7
-1
3
data10_6
-1
3
data10_5
-1
3
data10_4
-1
3
data10_31
-1
3
data10_30
-1
3
data10_3
-1
3
data10_29
-1
3
data10_28
-1
3
data10_27
-1
3
data10_26
-1
3
data10_25
-1
3
data10_24
-1
3
data10_23
-1
3
data10_22
-1
3
data10_21
-1
3
data10_20
-1
3
data10_2
-1
3
data10_19
-1
3
data10_18
-1
3
data10_17
-1
3
data10_16
-1
3
data10_15
-1
3
data10_14
-1
3
data10_13
-1
3
data10_12
-1
3
data10_11
-1
3
data10_10
-1
3
data10_1
-1
3
data10_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_31
-1
3
data0_30
-1
3
data0_3
-1
3
data0_29
-1
3
data0_28
-1
3
data0_27
-1
3
data0_26
-1
3
data0_25
-1
3
data0_24
-1
3
data0_23
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|90|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|muxlut.inc
f172666ca13e5e31e17e3f6cb35af52
}
# hierarchies {
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
mux_2rc
# storage
db|PipelineUniProcessor.(132).cnf
db|PipelineUniProcessor.(132).cnf
# case_insensitive
# source_file
db|mux_2rc.tdf
d95b2c6f6dd616994aa3696050204344
7
# used_port {
sel4
-1
3
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data999
-1
3
data998
-1
3
data997
-1
3
data996
-1
3
data995
-1
3
data994
-1
3
data993
-1
3
data992
-1
3
data991
-1
3
data990
-1
3
data99
-1
3
data989
-1
3
data988
-1
3
data987
-1
3
data986
-1
3
data985
-1
3
data984
-1
3
data983
-1
3
data982
-1
3
data981
-1
3
data980
-1
3
data98
-1
3
data979
-1
3
data978
-1
3
data977
-1
3
data976
-1
3
data975
-1
3
data974
-1
3
data973
-1
3
data972
-1
3
data971
-1
3
data970
-1
3
data97
-1
3
data969
-1
3
data968
-1
3
data967
-1
3
data966
-1
3
data965
-1
3
data964
-1
3
data963
-1
3
data962
-1
3
data961
-1
3
data960
-1
3
data96
-1
3
data959
-1
3
data958
-1
3
data957
-1
3
data956
-1
3
data955
-1
3
data954
-1
3
data953
-1
3
data952
-1
3
data951
-1
3
data950
-1
3
data95
-1
3
data949
-1
3
data948
-1
3
data947
-1
3
data946
-1
3
data945
-1
3
data944
-1
3
data943
-1
3
data942
-1
3
data941
-1
3
data940
-1
3
data94
-1
3
data939
-1
3
data938
-1
3
data937
-1
3
data936
-1
3
data935
-1
3
data934
-1
3
data933
-1
3
data932
-1
3
data931
-1
3
data930
-1
3
data93
-1
3
data929
-1
3
data928
-1
3
data927
-1
3
data926
-1
3
data925
-1
3
data924
-1
3
data923
-1
3
data922
-1
3
data921
-1
3
data920
-1
3
data92
-1
3
data919
-1
3
data918
-1
3
data917
-1
3
data916
-1
3
data915
-1
3
data914
-1
3
data913
-1
3
data912
-1
3
data911
-1
3
data910
-1
3
data91
-1
3
data909
-1
3
data908
-1
3
data907
-1
3
data906
-1
3
data905
-1
3
data904
-1
3
data903
-1
3
data902
-1
3
data901
-1
3
data900
-1
3
data90
-1
3
data9
-1
3
data899
-1
3
data898
-1
3
data897
-1
3
data896
-1
3
data895
-1
3
data894
-1
3
data893
-1
3
data892
-1
3
data891
-1
3
data890
-1
3
data89
-1
3
data889
-1
3
data888
-1
3
data887
-1
3
data886
-1
3
data885
-1
3
data884
-1
3
data883
-1
3
data882
-1
3
data881
-1
3
data880
-1
3
data88
-1
3
data879
-1
3
data878
-1
3
data877
-1
3
data876
-1
3
data875
-1
3
data874
-1
3
data873
-1
3
data872
-1
3
data871
-1
3
data870
-1
3
data87
-1
3
data869
-1
3
data868
-1
3
data867
-1
3
data866
-1
3
data865
-1
3
data864
-1
3
data863
-1
3
data862
-1
3
data861
-1
3
data860
-1
3
data86
-1
3
data859
-1
3
data858
-1
3
data857
-1
3
data856
-1
3
data855
-1
3
data854
-1
3
data853
-1
3
data852
-1
3
data851
-1
3
data850
-1
3
data85
-1
3
data849
-1
3
data848
-1
3
data847
-1
3
data846
-1
3
data845
-1
3
data844
-1
3
data843
-1
3
data842
-1
3
data841
-1
3
data840
-1
3
data84
-1
3
data839
-1
3
data838
-1
3
data837
-1
3
data836
-1
3
data835
-1
3
data834
-1
3
data833
-1
3
data832
-1
3
data831
-1
3
data830
-1
3
data83
-1
3
data829
-1
3
data828
-1
3
data827
-1
3
data826
-1
3
data825
-1
3
data824
-1
3
data823
-1
3
data822
-1
3
data821
-1
3
data820
-1
3
data82
-1
3
data819
-1
3
data818
-1
3
data817
-1
3
data816
-1
3
data815
-1
3
data814
-1
3
data813
-1
3
data812
-1
3
data811
-1
3
data810
-1
3
data81
-1
3
data809
-1
3
data808
-1
3
data807
-1
3
data806
-1
3
data805
-1
3
data804
-1
3
data803
-1
3
data802
-1
3
data801
-1
3
data800
-1
3
data80
-1
3
data8
-1
3
data799
-1
3
data798
-1
3
data797
-1
3
data796
-1
3
data795
-1
3
data794
-1
3
data793
-1
3
data792
-1
3
data791
-1
3
data790
-1
3
data79
-1
3
data789
-1
3
data788
-1
3
data787
-1
3
data786
-1
3
data785
-1
3
data784
-1
3
data783
-1
3
data782
-1
3
data781
-1
3
data780
-1
3
data78
-1
3
data779
-1
3
data778
-1
3
data777
-1
3
data776
-1
3
data775
-1
3
data774
-1
3
data773
-1
3
data772
-1
3
data771
-1
3
data770
-1
3
data77
-1
3
data769
-1
3
data768
-1
3
data767
-1
3
data766
-1
3
data765
-1
3
data764
-1
3
data763
-1
3
data762
-1
3
data761
-1
3
data760
-1
3
data76
-1
3
data759
-1
3
data758
-1
3
data757
-1
3
data756
-1
3
data755
-1
3
data754
-1
3
data753
-1
3
data752
-1
3
data751
-1
3
data750
-1
3
data75
-1
3
data749
-1
3
data748
-1
3
data747
-1
3
data746
-1
3
data745
-1
3
data744
-1
3
data743
-1
3
data742
-1
3
data741
-1
3
data740
-1
3
data74
-1
3
data739
-1
3
data738
-1
3
data737
-1
3
data736
-1
3
data735
-1
3
data734
-1
3
data733
-1
3
data732
-1
3
data731
-1
3
data730
-1
3
data73
-1
3
data729
-1
3
data728
-1
3
data727
-1
3
data726
-1
3
data725
-1
3
data724
-1
3
data723
-1
3
data722
-1
3
data721
-1
3
data720
-1
3
data72
-1
3
data719
-1
3
data718
-1
3
data717
-1
3
data716
-1
3
data715
-1
3
data714
-1
3
data713
-1
3
data712
-1
3
data711
-1
3
data710
-1
3
data71
-1
3
data709
-1
3
data708
-1
3
data707
-1
3
data706
-1
3
data705
-1
3
data704
-1
3
data703
-1
3
data702
-1
3
data701
-1
3
data700
-1
3
data70
-1
3
data7
-1
3
data699
-1
3
data698
-1
3
data697
-1
3
data696
-1
3
data695
-1
3
data694
-1
3
data693
-1
3
data692
-1
3
data691
-1
3
data690
-1
3
data69
-1
3
data689
-1
3
data688
-1
3
data687
-1
3
data686
-1
3
data685
-1
3
data684
-1
3
data683
-1
3
data682
-1
3
data681
-1
3
data680
-1
3
data68
-1
3
data679
-1
3
data678
-1
3
data677
-1
3
data676
-1
3
data675
-1
3
data674
-1
3
data673
-1
3
data672
-1
3
data671
-1
3
data670
-1
3
data67
-1
3
data669
-1
3
data668
-1
3
data667
-1
3
data666
-1
3
data665
-1
3
data664
-1
3
data663
-1
3
data662
-1
3
data661
-1
3
data660
-1
3
data66
-1
3
data659
-1
3
data658
-1
3
data657
-1
3
data656
-1
3
data655
-1
3
data654
-1
3
data653
-1
3
data652
-1
3
data651
-1
3
data650
-1
3
data65
-1
3
data649
-1
3
data648
-1
3
data647
-1
3
data646
-1
3
data645
-1
3
data644
-1
3
data643
-1
3
data642
-1
3
data641
-1
3
data640
-1
3
data64
-1
3
data639
-1
3
data638
-1
3
data637
-1
3
data636
-1
3
data635
-1
3
data634
-1
3
data633
-1
3
data632
-1
3
data631
-1
3
data630
-1
3
data63
-1
3
data629
-1
3
data628
-1
3
data627
-1
3
data626
-1
3
data625
-1
3
data624
-1
3
data623
-1
3
data622
-1
3
data621
-1
3
data620
-1
3
data62
-1
3
data619
-1
3
data618
-1
3
data617
-1
3
data616
-1
3
data615
-1
3
data614
-1
3
data613
-1
3
data612
-1
3
data611
-1
3
data610
-1
3
data61
-1
3
data609
-1
3
data608
-1
3
data607
-1
3
data606
-1
3
data605
-1
3
data604
-1
3
data603
-1
3
data602
-1
3
data601
-1
3
data600
-1
3
data60
-1
3
data6
-1
3
data599
-1
3
data598
-1
3
data597
-1
3
data596
-1
3
data595
-1
3
data594
-1
3
data593
-1
3
data592
-1
3
data591
-1
3
data590
-1
3
data59
-1
3
data589
-1
3
data588
-1
3
data587
-1
3
data586
-1
3
data585
-1
3
data584
-1
3
data583
-1
3
data582
-1
3
data581
-1
3
data580
-1
3
data58
-1
3
data579
-1
3
data578
-1
3
data577
-1
3
data576
-1
3
data575
-1
3
data574
-1
3
data573
-1
3
data572
-1
3
data571
-1
3
data570
-1
3
data57
-1
3
data569
-1
3
data568
-1
3
data567
-1
3
data566
-1
3
data565
-1
3
data564
-1
3
data563
-1
3
data562
-1
3
data561
-1
3
data560
-1
3
data56
-1
3
data559
-1
3
data558
-1
3
data557
-1
3
data556
-1
3
data555
-1
3
data554
-1
3
data553
-1
3
data552
-1
3
data551
-1
3
data550
-1
3
data55
-1
3
data549
-1
3
data548
-1
3
data547
-1
3
data546
-1
3
data545
-1
3
data544
-1
3
data543
-1
3
data542
-1
3
data541
-1
3
data540
-1
3
data54
-1
3
data539
-1
3
data538
-1
3
data537
-1
3
data536
-1
3
data535
-1
3
data534
-1
3
data533
-1
3
data532
-1
3
data531
-1
3
data530
-1
3
data53
-1
3
data529
-1
3
data528
-1
3
data527
-1
3
data526
-1
3
data525
-1
3
data524
-1
3
data523
-1
3
data522
-1
3
data521
-1
3
data520
-1
3
data52
-1
3
data519
-1
3
data518
-1
3
data517
-1
3
data516
-1
3
data515
-1
3
data514
-1
3
data513
-1
3
data512
-1
3
data511
-1
3
data510
-1
3
data51
-1
3
data509
-1
3
data508
-1
3
data507
-1
3
data506
-1
3
data505
-1
3
data504
-1
3
data503
-1
3
data502
-1
3
data501
-1
3
data500
-1
3
data50
-1
3
data5
-1
3
data499
-1
3
data498
-1
3
data497
-1
3
data496
-1
3
data495
-1
3
data494
-1
3
data493
-1
3
data492
-1
3
data491
-1
3
data490
-1
3
data49
-1
3
data489
-1
3
data488
-1
3
data487
-1
3
data486
-1
3
data485
-1
3
data484
-1
3
data483
-1
3
data482
-1
3
data481
-1
3
data480
-1
3
data48
-1
3
data479
-1
3
data478
-1
3
data477
-1
3
data476
-1
3
data475
-1
3
data474
-1
3
data473
-1
3
data472
-1
3
data471
-1
3
data470
-1
3
data47
-1
3
data469
-1
3
data468
-1
3
data467
-1
3
data466
-1
3
data465
-1
3
data464
-1
3
data463
-1
3
data462
-1
3
data461
-1
3
data460
-1
3
data46
-1
3
data459
-1
3
data458
-1
3
data457
-1
3
data456
-1
3
data455
-1
3
data454
-1
3
data453
-1
3
data452
-1
3
data451
-1
3
data450
-1
3
data45
-1
3
data449
-1
3
data448
-1
3
data447
-1
3
data446
-1
3
data445
-1
3
data444
-1
3
data443
-1
3
data442
-1
3
data441
-1
3
data440
-1
3
data44
-1
3
data439
-1
3
data438
-1
3
data437
-1
3
data436
-1
3
data435
-1
3
data434
-1
3
data433
-1
3
data432
-1
3
data431
-1
3
data430
-1
3
data43
-1
3
data429
-1
3
data428
-1
3
data427
-1
3
data426
-1
3
data425
-1
3
data424
-1
3
data423
-1
3
data422
-1
3
data421
-1
3
data420
-1
3
data42
-1
3
data419
-1
3
data418
-1
3
data417
-1
3
data416
-1
3
data415
-1
3
data414
-1
3
data413
-1
3
data412
-1
3
data411
-1
3
data410
-1
3
data41
-1
3
data409
-1
3
data408
-1
3
data407
-1
3
data406
-1
3
data405
-1
3
data404
-1
3
data403
-1
3
data402
-1
3
data401
-1
3
data400
-1
3
data40
-1
3
data4
-1
3
data399
-1
3
data398
-1
3
data397
-1
3
data396
-1
3
data395
-1
3
data394
-1
3
data393
-1
3
data392
-1
3
data391
-1
3
data390
-1
3
data39
-1
3
data389
-1
3
data388
-1
3
data387
-1
3
data386
-1
3
data385
-1
3
data384
-1
3
data383
-1
3
data382
-1
3
data381
-1
3
data380
-1
3
data38
-1
3
data379
-1
3
data378
-1
3
data377
-1
3
data376
-1
3
data375
-1
3
data374
-1
3
data373
-1
3
data372
-1
3
data371
-1
3
data370
-1
3
data37
-1
3
data369
-1
3
data368
-1
3
data367
-1
3
data366
-1
3
data365
-1
3
data364
-1
3
data363
-1
3
data362
-1
3
data361
-1
3
data360
-1
3
data36
-1
3
data359
-1
3
data358
-1
3
data357
-1
3
data356
-1
3
data355
-1
3
data354
-1
3
data353
-1
3
data352
-1
3
data351
-1
3
data350
-1
3
data35
-1
3
data349
-1
3
data348
-1
3
data347
-1
3
data346
-1
3
data345
-1
3
data344
-1
3
data343
-1
3
data342
-1
3
data341
-1
3
data340
-1
3
data34
-1
3
data339
-1
3
data338
-1
3
data337
-1
3
data336
-1
3
data335
-1
3
data334
-1
3
data333
-1
3
data332
-1
3
data331
-1
3
data330
-1
3
data33
-1
3
data329
-1
3
data328
-1
3
data327
-1
3
data326
-1
3
data325
-1
3
data324
-1
3
data323
-1
3
data322
-1
3
data321
-1
3
data320
-1
3
data32
-1
3
data319
-1
3
data318
-1
3
data317
-1
3
data316
-1
3
data315
-1
3
data314
-1
3
data313
-1
3
data312
-1
3
data311
-1
3
data310
-1
3
data31
-1
3
data309
-1
3
data308
-1
3
data307
-1
3
data306
-1
3
data305
-1
3
data304
-1
3
data303
-1
3
data302
-1
3
data301
-1
3
data300
-1
3
data30
-1
3
data3
-1
3
data299
-1
3
data298
-1
3
data297
-1
3
data296
-1
3
data295
-1
3
data294
-1
3
data293
-1
3
data292
-1
3
data291
-1
3
data290
-1
3
data29
-1
3
data289
-1
3
data288
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data1023
-1
3
data1022
-1
3
data1021
-1
3
data1020
-1
3
data102
-1
3
data1019
-1
3
data1018
-1
3
data1017
-1
3
data1016
-1
3
data1015
-1
3
data1014
-1
3
data1013
-1
3
data1012
-1
3
data1011
-1
3
data1010
-1
3
data101
-1
3
data1009
-1
3
data1008
-1
3
data1007
-1
3
data1006
-1
3
data1005
-1
3
data1004
-1
3
data1003
-1
3
data1002
-1
3
data1001
-1
3
data1000
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
LPM_DECODE
# storage
db|PipelineUniProcessor.(133).cnf
db|PipelineUniProcessor.(133).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|LPM_DECODE.tdf
9b65cc2e5d9973da6375e660fcd83ab1
7
# user_parameter {
LPM_WIDTH
5
PARAMETER_UNKNOWN
USR
LPM_DECODES
32
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_ktf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq31
-1
3
eq30
-1
3
eq3
-1
3
eq29
-1
3
eq28
-1
3
eq27
-1
3
eq26
-1
3
eq25
-1
3
eq24
-1
3
eq23
-1
3
eq22
-1
3
eq21
-1
3
eq20
-1
3
eq2
-1
3
eq19
-1
3
eq18
-1
3
eq17
-1
3
eq16
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|90|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|declut.inc
b1d5939399e5c04dfe1d209af8cc490
d:|altera|90|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# hierarchies {
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_decode:37
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
decode_ktf
# storage
db|PipelineUniProcessor.(134).cnf
db|PipelineUniProcessor.(134).cnf
# case_insensitive
# source_file
db|decode_ktf.tdf
349118c921856d45fb87dfac529d62a
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq31
-1
3
eq30
-1
3
eq3
-1
3
eq29
-1
3
eq28
-1
3
eq27
-1
3
eq26
-1
3
eq25
-1
3
eq24
-1
3
eq23
-1
3
eq22
-1
3
eq21
-1
3
eq20
-1
3
eq2
-1
3
eq19
-1
3
eq18
-1
3
eq17
-1
3
eq16
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_decode:37|decode_ktf:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
MEM-WB-SIGNAL-BUFFER
# storage
db|PipelineUniProcessor.(135).cnf
db|PipelineUniProcessor.(135).cnf
# case_insensitive
# source_file
MEM-WB-SIGNAL-BUFFER.bdf
60fa616d78d7f609862fd192ef91a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|MEM-WB-SIGNAL-BUFFER:inst18
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
MEM-WB-INSTDATA-BUFFER
# storage
db|PipelineUniProcessor.(136).cnf
db|PipelineUniProcessor.(136).cnf
# case_insensitive
# source_file
MEM-WB-INSTDATA-BUFFER.bdf
3b5eb9b382f49045a917394e2c61ea57
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
EXE-MEM-INSTDATA-BUFFER
# storage
db|PipelineUniProcessor.(137).cnf
db|PipelineUniProcessor.(137).cnf
# case_insensitive
# source_file
EXE-MEM-INSTDATA-BUFFER.bdf
3e19425dd4fd3413d494e43550b3c58a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
Comp32
# storage
db|PipelineUniProcessor.(138).cnf
db|PipelineUniProcessor.(138).cnf
# case_insensitive
# source_file
Comp32.tdf
a83123f8d164e9e1259562ede5b03aab
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
}
# hierarchies {
PipelineUniProcessor:IntelInside|Comp32:inst9
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_compare
# storage
db|PipelineUniProcessor.(139).cnf
db|PipelineUniProcessor.(139).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|lpm_compare.tdf
b75e1ab4e80cfe8d84b84ec6964614
7
# user_parameter {
lpm_width
32
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_sjg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|comptree.inc
da21447b8e66c26bd34c85b6cdda8169
d:|altera|90|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
}
# hierarchies {
PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
cmpr_sjg
# storage
db|PipelineUniProcessor.(140).cnf
db|PipelineUniProcessor.(140).cnf
# case_insensitive
# source_file
db|cmpr_sjg.tdf
387cf016b5bc8f57575d6f891a6107c
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component|cmpr_sjg:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
IF-ID-INT-BUFFER
# storage
db|PipelineUniProcessor.(141).cnf
db|PipelineUniProcessor.(141).cnf
# case_insensitive
# source_file
IF-ID-INT-BUFFER.bdf
a92292b86c9c9476967943caa6ec7ac
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
DataRAM
# storage
db|PipelineUniProcessor.(142).cnf
db|PipelineUniProcessor.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|MotherBoard|DataRAM.vhd
754f19b08a146b4810e86027c79ad85f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
DataRAM:DataRAM1
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|PipelineUniProcessor.(143).cnf
db|PipelineUniProcessor.(143).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|altsyncram.tdf
3514e215aa7b20abd3414f7dd9c98ab7
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
65536
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5ca1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|90|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|90|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|90|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|90|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
d:|altera|90|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|90|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
}
# hierarchies {
DataRAM:DataRAM1|altsyncram:altsyncram_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
altsyncram_5ca1
# storage
db|PipelineUniProcessor.(144).cnf
db|PipelineUniProcessor.(144).cnf
# case_insensitive
# source_file
db|altsyncram_5ca1.tdf
e9782dc1b3bcb38eea1aa80cfa424e1
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
INST-FETCHER
# storage
db|PipelineUniProcessor.(113).cnf
db|PipelineUniProcessor.(113).cnf
# case_insensitive
# source_file
INST-FETCHER.bdf
3c42b9227c9acd2794488feb645677c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside|INST-FETCHER:inst6
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
lpm_ram_dp1
# storage
db|PipelineUniProcessor.(114).cnf
db|PipelineUniProcessor.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|MotherBoard|lpm_ram_dp1.vhd
cbc030d1ab9fd9a8f9fc957a77318c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
lpm_ram_dp1:inst3
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|PipelineUniProcessor.(115).cnf
db|PipelineUniProcessor.(115).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|altsyncram.tdf
3514e215aa7b20abd3414f7dd9c98ab7
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
65536
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
65536
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
../MotherBoard/IMemPipe.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vas1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
d:|altera|90|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|90|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|90|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|90|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|90|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
d:|altera|90|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|90|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
lpm_ram_dp1:inst3|altsyncram:altsyncram_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
altsyncram_vas1
# storage
db|PipelineUniProcessor.(117).cnf
db|PipelineUniProcessor.(117).cnf
# case_insensitive
# source_file
db|altsyncram_vas1.tdf
28459253a20d15ba0a7617aae647c27
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
..|MotherBoard|IMemPipe.mif
a592954a179ac7ba4b46df479849b
}
# hierarchies {
lpm_ram_dp1:inst3|altsyncram:altsyncram_component|altsyncram_vas1:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
PipelineUniProcessor
# storage
db|PipelineUniProcessor.(42).cnf
db|PipelineUniProcessor.(42).cnf
# case_insensitive
# source_file
PipelineUniProcessor.bdf
a8b0a0204bff569ce1ad6122b947f61c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipelineUniProcessor:IntelInside
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
MotherBoard
# storage
db|PipelineUniProcessor.(0).cnf
db|PipelineUniProcessor.(0).cnf
# case_insensitive
# source_file
..|MotherBoard|MotherBoard.bdf
e5267d19a9abca1e5f37fa8d435824c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
InstROM1
# storage
db|PipelineUniProcessor.(145).cnf
db|PipelineUniProcessor.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|MotherBoard|InstROM1.vhd
c4b6cb46c7159d1bd19a6829fd3c959
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
InstROM1:InstROM1
}
# lmf
d:|altera|90|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|PipelineUniProcessor.(146).cnf
db|PipelineUniProcessor.(146).cnf
# case_insensitive
# source_file
d:|altera|90|quartus|libraries|megafunctions|altsyncram.tdf
3514e215aa7b20abd3414f7dd9c98ab7
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
65536
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
IMemPipe.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_mh71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
d:|altera|90|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|90|quartus|libraries|megafunctions|aglobal90.inc
99832fdf63412df51d7531202d74e75
d:|altera|90|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
d:|altera|90|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|90|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|90|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|90|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|90|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
d:|altera|90|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
}
# hierarchies {
InstROM1:InstROM1|altsyncram:altsyncram_component
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# entity
altsyncram_mh71
# storage
db|PipelineUniProcessor.(147).cnf
db|PipelineUniProcessor.(147).cnf
# case_insensitive
# source_file
db|altsyncram_mh71.tdf
c5a844bede1975f023595f4b6d764b
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
IMemPipe.mif
0
}
# hierarchies {
InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_mh71:auto_generated
}
# lmf
d:|altera|90|quartus|lmf|altsyn.lmf
32a512b4b4798678355b65114155d5b6
# macro_sequence

# end
# complete
