 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:28:43 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.24       2.71 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.20 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.43 r
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.24       3.68 r
  ALU_UNIT/div_25/U51/Y (CLKMX2X2M)                       0.27       3.94 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.40 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.73 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.04 f
  ALU_UNIT/div_25/U66/Y (AND2X1M)                         0.28       5.31 f
  ALU_UNIT/div_25/U55/Y (CLKMX2X2M)                       0.24       5.55 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.01 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.33 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.66 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.97 f
  ALU_UNIT/div_25/U68/Y (AND3X1M)                         0.39       7.36 f
  ALU_UNIT/div_25/U58/Y (CLKMX2X2M)                       0.25       7.61 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.06 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.39 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.05 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.36 f
  ALU_UNIT/div_25/U69/Y (AND2X1M)                         0.32       9.68 f
  ALU_UNIT/div_25/U60/Y (CLKMX2X2M)                       0.25       9.93 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.39 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.71 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.04 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.37 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.70 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      12.01 f
  ALU_UNIT/div_25/U71/Y (AND2X1M)                         0.34      12.35 f
  ALU_UNIT/div_25/U61/Y (CLKMX2X2M)                       0.24      12.59 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.04 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.37 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.70 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.02 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.35 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.68 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.32      15.00 f
  ALU_UNIT/div_25/quotient[0] (ALU_DW_div_uns_0)          0.00      15.00 f
  ALU_UNIT/U10/Y (AOI222X1M)                              0.41      15.41 r
  ALU_UNIT/U52/Y (AOI31X2M)                               0.14      15.55 f
  ALU_UNIT/U51/Y (AO21XLM)                                0.27      15.82 f
  ALU_UNIT/ALU_OUT_reg[0]/D (DFFQX2M)                     0.00      15.82 f
  data arrival time                                                 15.82

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[0]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -15.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.79


  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.24       2.71 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.20 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.43 r
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.24       3.68 r
  ALU_UNIT/div_25/U51/Y (CLKMX2X2M)                       0.27       3.94 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.40 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.73 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.04 f
  ALU_UNIT/div_25/U66/Y (AND2X1M)                         0.28       5.31 f
  ALU_UNIT/div_25/U55/Y (CLKMX2X2M)                       0.24       5.55 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.01 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.33 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.66 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.97 f
  ALU_UNIT/div_25/U68/Y (AND3X1M)                         0.39       7.36 f
  ALU_UNIT/div_25/U58/Y (CLKMX2X2M)                       0.25       7.61 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.06 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.39 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.05 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.36 f
  ALU_UNIT/div_25/U69/Y (AND2X1M)                         0.32       9.68 f
  ALU_UNIT/div_25/U60/Y (CLKMX2X2M)                       0.25       9.93 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.39 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.71 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.04 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.37 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.70 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      12.01 f
  ALU_UNIT/div_25/U71/Y (AND2X1M)                         0.34      12.35 f
  ALU_UNIT/div_25/quotient[1] (ALU_DW_div_uns_0)          0.00      12.35 f
  ALU_UNIT/U11/Y (AOI222X1M)                              0.31      12.65 r
  ALU_UNIT/U57/Y (AOI31X2M)                               0.14      12.79 f
  ALU_UNIT/U56/Y (AO21XLM)                                0.27      13.07 f
  ALU_UNIT/ALU_OUT_reg[1]/D (DFFQX2M)                     0.00      13.07 f
  data arrival time                                                 13.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[1]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -13.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.24       2.71 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.20 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.43 r
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.24       3.68 r
  ALU_UNIT/div_25/U51/Y (CLKMX2X2M)                       0.27       3.94 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.40 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.73 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.04 f
  ALU_UNIT/div_25/U66/Y (AND2X1M)                         0.28       5.31 f
  ALU_UNIT/div_25/U55/Y (CLKMX2X2M)                       0.24       5.55 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.01 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.33 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.66 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.97 f
  ALU_UNIT/div_25/U68/Y (AND3X1M)                         0.39       7.36 f
  ALU_UNIT/div_25/U58/Y (CLKMX2X2M)                       0.25       7.61 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.06 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.39 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.05 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.36 f
  ALU_UNIT/div_25/U69/Y (AND2X1M)                         0.32       9.68 f
  ALU_UNIT/div_25/quotient[2] (ALU_DW_div_uns_0)          0.00       9.68 f
  ALU_UNIT/U12/Y (AOI222X1M)                              0.44      10.12 r
  ALU_UNIT/U62/Y (AOI31X2M)                               0.14      10.26 f
  ALU_UNIT/U61/Y (AO21XLM)                                0.27      10.53 f
  ALU_UNIT/ALU_OUT_reg[2]/D (DFFQX2M)                     0.00      10.53 f
  data arrival time                                                 10.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[2]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.53
  --------------------------------------------------------------------------
  slack (MET)                                                        9.07


  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.24       2.71 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.20 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.43 r
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.24       3.68 r
  ALU_UNIT/div_25/U51/Y (CLKMX2X2M)                       0.27       3.94 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.40 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.73 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.04 f
  ALU_UNIT/div_25/U66/Y (AND2X1M)                         0.28       5.31 f
  ALU_UNIT/div_25/U55/Y (CLKMX2X2M)                       0.24       5.55 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.01 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.33 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.66 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.97 f
  ALU_UNIT/div_25/U68/Y (AND3X1M)                         0.39       7.36 f
  ALU_UNIT/div_25/quotient[3] (ALU_DW_div_uns_0)          0.00       7.36 f
  ALU_UNIT/U13/Y (AOI222X1M)                              0.44       7.80 r
  ALU_UNIT/U67/Y (AOI31X2M)                               0.14       7.94 f
  ALU_UNIT/U66/Y (AO21XLM)                                0.27       8.21 f
  ALU_UNIT/ALU_OUT_reg[3]/D (DFFQX2M)                     0.00       8.21 f
  data arrival time                                                  8.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[3]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                       11.39


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.31       4.77 r
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.77 r
  ALU_UNIT/mult_24/FS_1/U2/Y (NAND2X2M)                   0.07       4.84 f
  ALU_UNIT/mult_24/FS_1/U31/Y (OA21X1M)                   0.37       5.21 f
  ALU_UNIT/mult_24/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.47 f
  ALU_UNIT/mult_24/FS_1/U26/Y (OA21X1M)                   0.40       5.87 f
  ALU_UNIT/mult_24/FS_1/U21/Y (OAI21BX1M)                 0.25       6.12 r
  ALU_UNIT/mult_24/FS_1/U19/Y (OAI21X1M)                  0.13       6.25 f
  ALU_UNIT/mult_24/FS_1/U3/Y (AOI21BX2M)                  0.17       6.42 f
  ALU_UNIT/mult_24/FS_1/U5/Y (XNOR2X2M)                   0.15       6.57 f
  ALU_UNIT/mult_24/FS_1/SUM[13] (ALU_DW01_add_1)          0.00       6.57 f
  ALU_UNIT/mult_24/PRODUCT[15] (ALU_DW02_mult_0)          0.00       6.57 f
  ALU_UNIT/U76/Y (AOI221XLM)                              0.44       7.01 r
  ALU_UNIT/U75/Y (INVX2M)                                 0.07       7.07 f
  ALU_UNIT/ALU_OUT_reg[15]/D (DFFQX2M)                    0.00       7.07 f
  data arrival time                                                  7.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[15]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -7.07
  --------------------------------------------------------------------------
  slack (MET)                                                       12.53


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.31       4.77 r
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.77 r
  ALU_UNIT/mult_24/FS_1/U2/Y (NAND2X2M)                   0.07       4.84 f
  ALU_UNIT/mult_24/FS_1/U31/Y (OA21X1M)                   0.37       5.21 f
  ALU_UNIT/mult_24/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.47 f
  ALU_UNIT/mult_24/FS_1/U26/Y (OA21X1M)                   0.40       5.87 f
  ALU_UNIT/mult_24/FS_1/U21/Y (OAI21BX1M)                 0.25       6.12 r
  ALU_UNIT/mult_24/FS_1/U20/Y (XOR3XLM)                   0.23       6.35 f
  ALU_UNIT/mult_24/FS_1/SUM[12] (ALU_DW01_add_1)          0.00       6.35 f
  ALU_UNIT/mult_24/PRODUCT[14] (ALU_DW02_mult_0)          0.00       6.35 f
  ALU_UNIT/U74/Y (AOI221XLM)                              0.45       6.79 r
  ALU_UNIT/U73/Y (INVX2M)                                 0.07       6.86 f
  ALU_UNIT/ALU_OUT_reg[14]/D (DFFQX2M)                    0.00       6.86 f
  data arrival time                                                  6.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[14]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                       12.74


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.31       4.77 r
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.77 r
  ALU_UNIT/mult_24/FS_1/U2/Y (NAND2X2M)                   0.07       4.84 f
  ALU_UNIT/mult_24/FS_1/U31/Y (OA21X1M)                   0.37       5.21 f
  ALU_UNIT/mult_24/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.47 f
  ALU_UNIT/mult_24/FS_1/U26/Y (OA21X1M)                   0.40       5.87 f
  ALU_UNIT/mult_24/FS_1/U22/Y (XNOR2X1M)                  0.14       6.01 f
  ALU_UNIT/mult_24/FS_1/SUM[11] (ALU_DW01_add_1)          0.00       6.01 f
  ALU_UNIT/mult_24/PRODUCT[13] (ALU_DW02_mult_0)          0.00       6.01 f
  ALU_UNIT/U82/Y (AOI221XLM)                              0.44       6.45 r
  ALU_UNIT/U81/Y (INVX2M)                                 0.07       6.52 f
  ALU_UNIT/ALU_OUT_reg[13]/D (DFFQX2M)                    0.00       6.52 f
  data arrival time                                                  6.52

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[13]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -6.52
  --------------------------------------------------------------------------
  slack (MET)                                                       13.09


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.31       4.77 r
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.77 r
  ALU_UNIT/mult_24/FS_1/U2/Y (NAND2X2M)                   0.07       4.84 f
  ALU_UNIT/mult_24/FS_1/U31/Y (OA21X1M)                   0.37       5.21 f
  ALU_UNIT/mult_24/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.47 f
  ALU_UNIT/mult_24/FS_1/U27/Y (CLKXOR2X2M)                0.22       5.69 f
  ALU_UNIT/mult_24/FS_1/SUM[10] (ALU_DW01_add_1)          0.00       5.69 f
  ALU_UNIT/mult_24/PRODUCT[12] (ALU_DW02_mult_0)          0.00       5.69 f
  ALU_UNIT/U84/Y (AOI221XLM)                              0.43       6.12 r
  ALU_UNIT/U83/Y (INVX2M)                                 0.07       6.19 f
  ALU_UNIT/ALU_OUT_reg[12]/D (DFFQX2M)                    0.00       6.19 f
  data arrival time                                                  6.19

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[12]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -6.19
  --------------------------------------------------------------------------
  slack (MET)                                                       13.42


  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.24       2.71 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.20 r
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.43 r
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.24       3.68 r
  ALU_UNIT/div_25/U51/Y (CLKMX2X2M)                       0.27       3.94 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.40 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.73 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.04 f
  ALU_UNIT/div_25/U66/Y (AND2X1M)                         0.28       5.31 f
  ALU_UNIT/div_25/quotient[4] (ALU_DW_div_uns_0)          0.00       5.31 f
  ALU_UNIT/U14/Y (AOI222X1M)                              0.43       5.74 r
  ALU_UNIT/U78/Y (AOI31X2M)                               0.14       5.88 f
  ALU_UNIT/U77/Y (AO21XLM)                                0.27       6.15 f
  ALU_UNIT/ALU_OUT_reg[4]/D (DFFQX2M)                     0.00       6.15 f
  data arrival time                                                  6.15

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[4]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                       13.45


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.31       4.77 r
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.77 r
  ALU_UNIT/mult_24/FS_1/U2/Y (NAND2X2M)                   0.07       4.84 f
  ALU_UNIT/mult_24/FS_1/U31/Y (OA21X1M)                   0.37       5.21 f
  ALU_UNIT/mult_24/FS_1/U15/Y (XNOR2X1M)                  0.14       5.35 f
  ALU_UNIT/mult_24/FS_1/SUM[9] (ALU_DW01_add_1)           0.00       5.35 f
  ALU_UNIT/mult_24/PRODUCT[11] (ALU_DW02_mult_0)          0.00       5.35 f
  ALU_UNIT/U88/Y (AOI221XLM)                              0.44       5.79 r
  ALU_UNIT/U87/Y (INVX2M)                                 0.07       5.85 f
  ALU_UNIT/ALU_OUT_reg[11]/D (DFFQX2M)                    0.00       5.85 f
  data arrival time                                                  5.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[11]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.75


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U106/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U5/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_3/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_3/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_3/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_3/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_3/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_3/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U12/Y (CLKXOR2X2M)                     0.26       4.72 f
  ALU_UNIT/mult_24/FS_1/A[8] (ALU_DW01_add_1)             0.00       4.72 f
  ALU_UNIT/mult_24/FS_1/U33/Y (NOR2X1M)                   0.13       4.85 r
  ALU_UNIT/mult_24/FS_1/U18/Y (NAND2BX1M)                 0.15       5.00 r
  ALU_UNIT/mult_24/FS_1/U17/Y (CLKXOR2X2M)                0.20       5.20 f
  ALU_UNIT/mult_24/FS_1/SUM[8] (ALU_DW01_add_1)           0.00       5.20 f
  ALU_UNIT/mult_24/PRODUCT[10] (ALU_DW02_mult_0)          0.00       5.20 f
  ALU_UNIT/U86/Y (AOI221XLM)                              0.43       5.63 r
  ALU_UNIT/U85/Y (INVX2M)                                 0.07       5.70 f
  ALU_UNIT/ALU_OUT_reg[10]/D (DFFQX2M)                    0.00       5.70 f
  data arrival time                                                  5.70

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[10]/CK (DFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -5.70
  --------------------------------------------------------------------------
  slack (MET)                                                       13.90


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U107/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U3/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_2/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_2/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_2/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_2/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_2/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_2/S (ADDFX2M)                       0.58       4.46 f
  ALU_UNIT/mult_24/U11/Y (CLKXOR2X2M)                     0.27       4.73 f
  ALU_UNIT/mult_24/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.73 f
  ALU_UNIT/mult_24/FS_1/U6/Y (XNOR2X2M)                   0.13       4.86 f
  ALU_UNIT/mult_24/FS_1/SUM[7] (ALU_DW01_add_1)           0.00       4.86 f
  ALU_UNIT/mult_24/PRODUCT[9] (ALU_DW02_mult_0)           0.00       4.86 f
  ALU_UNIT/U90/Y (AOI221XLM)                              0.44       5.30 r
  ALU_UNIT/U89/Y (INVX2M)                                 0.07       5.36 f
  ALU_UNIT/ALU_OUT_reg[9]/D (DFFQX2M)                     0.00       5.36 f
  data arrival time                                                  5.36

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[9]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -5.36
  --------------------------------------------------------------------------
  slack (MET)                                                       14.24


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U108/Y (NOR2X1M)                       0.17       0.98 r
  ALU_UNIT/mult_24/U2/Y (AND2X2M)                         0.16       1.14 r
  ALU_UNIT/mult_24/S2_2_1/CO (ADDFX2M)                    0.54       1.68 r
  ALU_UNIT/mult_24/S2_3_1/CO (ADDFX2M)                    0.55       2.23 r
  ALU_UNIT/mult_24/S2_4_1/CO (ADDFX2M)                    0.55       2.78 r
  ALU_UNIT/mult_24/S2_5_1/CO (ADDFX2M)                    0.55       3.33 r
  ALU_UNIT/mult_24/S2_6_1/CO (ADDFX2M)                    0.55       3.88 r
  ALU_UNIT/mult_24/S4_1/S (ADDFX2M)                       0.59       4.47 f
  ALU_UNIT/mult_24/U29/Y (INVX2M)                         0.08       4.55 r
  ALU_UNIT/mult_24/U28/Y (XNOR2X2M)                       0.09       4.64 f
  ALU_UNIT/mult_24/FS_1/A[6] (ALU_DW01_add_1)             0.00       4.64 f
  ALU_UNIT/mult_24/FS_1/U4/Y (INVX2M)                     0.07       4.71 r
  ALU_UNIT/mult_24/FS_1/U8/Y (INVX2M)                     0.04       4.74 f
  ALU_UNIT/mult_24/FS_1/SUM[6] (ALU_DW01_add_1)           0.00       4.74 f
  ALU_UNIT/mult_24/PRODUCT[8] (ALU_DW02_mult_0)           0.00       4.74 f
  ALU_UNIT/U93/Y (AOI222X1M)                              0.39       5.13 r
  ALU_UNIT/U91/Y (OAI211X2M)                              0.14       5.27 f
  ALU_UNIT/ALU_OUT_reg[8]/D (DFFQX2M)                     0.00       5.27 f
  data arrival time                                                  5.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[8]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -5.27
  --------------------------------------------------------------------------
  slack (MET)                                                       14.33


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U109/Y (NOR2X1M)                       0.19       0.99 r
  ALU_UNIT/mult_24/U7/Y (AND2X2M)                         0.16       1.16 r
  ALU_UNIT/mult_24/S1_2_0/CO (ADDFX2M)                    0.54       1.70 r
  ALU_UNIT/mult_24/S1_3_0/CO (ADDFX2M)                    0.55       2.25 r
  ALU_UNIT/mult_24/S1_4_0/CO (ADDFX2M)                    0.55       2.80 r
  ALU_UNIT/mult_24/S1_5_0/CO (ADDFX2M)                    0.55       3.35 r
  ALU_UNIT/mult_24/S1_6_0/CO (ADDFX2M)                    0.55       3.90 r
  ALU_UNIT/mult_24/S4_0/S (ADDFX2M)                       0.56       4.46 f
  ALU_UNIT/mult_24/FS_1/A[5] (ALU_DW01_add_1)             0.00       4.46 f
  ALU_UNIT/mult_24/FS_1/U14/Y (BUFX2M)                    0.15       4.60 f
  ALU_UNIT/mult_24/FS_1/SUM[5] (ALU_DW01_add_1)           0.00       4.60 f
  ALU_UNIT/mult_24/PRODUCT[7] (ALU_DW02_mult_0)           0.00       4.60 f
  ALU_UNIT/U16/Y (AOI22X1M)                               0.19       4.79 r
  ALU_UNIT/U103/Y (AOI31X2M)                              0.11       4.90 f
  ALU_UNIT/U102/Y (AO21XLM)                               0.27       5.17 f
  ALU_UNIT/ALU_OUT_reg[7]/D (DFFQX2M)                     0.00       5.17 f
  data arrival time                                                  5.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[7]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                       14.43


  Startpoint: REGISTER_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)           0.39       0.39 r
  REGISTER_FILE/REG0[1] (Register_file_8_16)              0.00       0.39 r
  ALU_UNIT/A[1] (ALU)                                     0.00       0.39 r
  ALU_UNIT/U71/Y (BUFX2M)                                 0.27       0.66 r
  ALU_UNIT/mult_24/A[1] (ALU_DW02_mult_0)                 0.00       0.66 r
  ALU_UNIT/mult_24/U36/Y (INVX2M)                         0.14       0.80 f
  ALU_UNIT/mult_24/U109/Y (NOR2X1M)                       0.19       0.99 r
  ALU_UNIT/mult_24/U7/Y (AND2X2M)                         0.16       1.16 r
  ALU_UNIT/mult_24/S1_2_0/CO (ADDFX2M)                    0.54       1.70 r
  ALU_UNIT/mult_24/S1_3_0/CO (ADDFX2M)                    0.55       2.25 r
  ALU_UNIT/mult_24/S1_4_0/CO (ADDFX2M)                    0.55       2.80 r
  ALU_UNIT/mult_24/S1_5_0/CO (ADDFX2M)                    0.55       3.35 r
  ALU_UNIT/mult_24/S1_6_0/S (ADDFX2M)                     0.56       3.90 f
  ALU_UNIT/mult_24/FS_1/A[4] (ALU_DW01_add_1)             0.00       3.90 f
  ALU_UNIT/mult_24/FS_1/U13/Y (BUFX2M)                    0.15       4.05 f
  ALU_UNIT/mult_24/FS_1/SUM[4] (ALU_DW01_add_1)           0.00       4.05 f
  ALU_UNIT/mult_24/PRODUCT[6] (ALU_DW02_mult_0)           0.00       4.05 f
  ALU_UNIT/U17/Y (AOI222X1M)                              0.25       4.30 r
  ALU_UNIT/U99/Y (AOI31X2M)                               0.14       4.44 f
  ALU_UNIT/U98/Y (AO21XLM)                                0.27       4.71 f
  ALU_UNIT/ALU_OUT_reg[6]/D (DFFQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[6]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.89


  Startpoint: REGISTER_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)           0.48       0.48 f
  REGISTER_FILE/REG1[6] (Register_file_8_16)              0.00       0.48 f
  ALU_UNIT/B[6] (ALU)                                     0.00       0.48 f
  ALU_UNIT/U50/Y (BUFX2M)                                 0.21       0.70 f
  ALU_UNIT/div_25/b[6] (ALU_DW_div_uns_0)                 0.00       0.70 f
  ALU_UNIT/div_25/U70/Y (NOR2X1M)                         0.16       0.86 r
  ALU_UNIT/div_25/U67/Y (AND3X1M)                         0.20       1.06 r
  ALU_UNIT/div_25/U65/Y (AND2X1M)                         0.16       1.22 r
  ALU_UNIT/div_25/U62/Y (AND4X1M)                         0.25       1.47 r
  ALU_UNIT/div_25/U40/Y (CLKMX2X2M)                       0.24       1.72 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.15 f
  ALU_UNIT/div_25/U63/Y (AND3X1M)                         0.32       2.47 f
  ALU_UNIT/div_25/U46/Y (CLKMX2X2M)                       0.22       2.69 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.46       3.15 f
  ALU_UNIT/div_25/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.31       3.46 f
  ALU_UNIT/div_25/U64/Y (AND2X1M)                         0.26       3.71 f
  ALU_UNIT/div_25/quotient[5] (ALU_DW_div_uns_0)          0.00       3.71 f
  ALU_UNIT/U15/Y (AOI222X1M)                              0.42       4.14 r
  ALU_UNIT/U95/Y (AOI31X2M)                               0.14       4.28 f
  ALU_UNIT/U94/Y (AO21XLM)                                0.27       4.54 f
  ALU_UNIT/ALU_OUT_reg[5]/D (DFFQX2M)                     0.00       4.54 f
  data arrival time                                                  4.54

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[5]/CK (DFFQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       15.06


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)       0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)        0.00       0.38 r
  U5/Y (INVX2M)                            0.04       0.42 f
  U3/Y (INVX2M)                            0.56       0.98 r
  ALU_UNIT/RST (ALU)                       0.00       0.98 r
  ALU_UNIT/U39/Y (INVX2M)                  0.14       1.12 f
  ALU_UNIT/U152/Y (NAND2BX2M)              0.23       1.35 f
  ALU_UNIT/U45/Y (INVX2M)                  0.08       1.43 r
  ALU_UNIT/U153/Y (OAI32X1M)               0.11       1.54 f
  ALU_UNIT/OUT_VALID_reg/D (DFFX1M)        0.00       1.54 f
  data arrival time                                   1.54

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU_UNIT/OUT_VALID_reg/CK (DFFX1M)       0.00      19.80 r
  library setup time                      -0.18      19.62
  data required time                                 19.62
  -----------------------------------------------------------
  data required time                                 19.62
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U9/Y (BUFX2M)                                           0.13      54.40 r
  UART/RX_IN_S (UART_TOP)                                 0.00      54.40 r
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.40 r
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.40 r
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.06      54.46 f
  UART/UART_Rx/FSM_block/U27/Y (OAI32X1M)                 0.13      54.59 r
  UART/UART_Rx/FSM_block/U26/Y (AOI32X1M)                 0.13      54.72 f
  UART/UART_Rx/FSM_block/U25/Y (INVX2M)                   0.08      54.80 r
  UART/UART_Rx/FSM_block/data_valid_reg/D (DFFRQX2M)      0.00      54.80 r
  data arrival time                                                 54.80

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/data_valid_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.80
  --------------------------------------------------------------------------
  slack (MET)                                                      215.96


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.42 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.07      54.49 r
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.58 f
  UART/UART_Rx/FSM_block/U10/Y (OAI211X2M)                0.09      54.67 r
  UART/UART_Rx/FSM_block/state_reg[0]/D (DFFRQX2M)        0.00      54.67 r
  data arrival time                                                 54.67

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/state_reg[0]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -54.67
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.42 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.07      54.49 r
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.58 f
  UART/UART_Rx/FSM_block/U29/Y (OAI2BB1X2M)               0.07      54.66 r
  UART/UART_Rx/FSM_block/dat_samp_en_reg/D (DFFRQX2M)     0.00      54.66 r
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                      216.11


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.42 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.07      54.49 r
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.58 f
  UART/UART_Rx/FSM_block/U28/Y (OAI2BB1X2M)               0.07      54.66 r
  UART/UART_Rx/FSM_block/enable_reg/D (DFFRQX2M)          0.00      54.66 r
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                      216.11


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.42 f
  UART/UART_Rx/data_sampling_block/U10/Y (AOI21X2M)       0.13      54.54 r
  UART/UART_Rx/data_sampling_block/U8/Y (OAI2BB2X1M)      0.09      54.63 f
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/D (DFFQX2M)
                                                          0.00      54.63 f
  data arrival time                                                 54.63

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.63
  --------------------------------------------------------------------------
  slack (MET)                                                      216.24


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.42 f
  UART/UART_Rx/data_sampling_block/U3/Y (INVX2M)          0.07      54.48 r
  UART/UART_Rx/data_sampling_block/U4/Y (OAI2BB2X1M)      0.08      54.56 f
  UART/UART_Rx/data_sampling_block/saving_reg[1]/D (DFFQX2M)
                                                          0.00      54.56 f
  data arrival time                                                 54.56

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.42 f
  UART/UART_Rx/data_sampling_block/U3/Y (INVX2M)          0.07      54.48 r
  UART/UART_Rx/data_sampling_block/U6/Y (OAI2BB2X1M)      0.08      54.56 f
  UART/UART_Rx/data_sampling_block/saving_reg[0]/D (DFFQX2M)
                                                          0.00      54.56 f
  data arrival time                                                 54.56

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: CONTROL_UNIT/CLK_EN_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CLOCK_GATING/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/CLK_EN_reg/CK (DFFRQX2M)                   0.00       0.00 r
  CONTROL_UNIT/CLK_EN_reg/Q (DFFRQX2M)                    0.48       0.48 f
  CONTROL_UNIT/CLK_EN (SYS_CTRL)                          0.00       0.48 f
  CLOCK_GATING/CLK_EN (CLK_GATE)                          0.00       0.48 f
  CLOCK_GATING/latch_out_reg/D (TLATNX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  CLOCK_GATING/latch_out_reg/GN (TLATNX2M)                0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        9.32

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                         9.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U11/Y (INVX2M)                            0.77       1.80 r
  REGISTER_FILE/U193/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U197/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/RdData_reg[0]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[0]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U11/Y (INVX2M)                            0.77       1.80 r
  REGISTER_FILE/U196/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U213/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/RdData_reg[7]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[7]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U11/Y (INVX2M)                            0.77       1.80 r
  REGISTER_FILE/U195/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U209/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/RdData_reg[6]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[6]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U11/Y (INVX2M)                            0.77       1.80 r
  REGISTER_FILE/U194/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U205/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/RdData_reg[5]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[5]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U8/Y (INVX2M)                             0.77       1.80 r
  REGISTER_FILE/U39/Y (MX4X1M)                            0.49       2.29 f
  REGISTER_FILE/U48/Y (MX4X1M)                            0.34       2.63 f
  REGISTER_FILE/RdData_reg[4]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[4]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U8/Y (INVX2M)                             0.77       1.80 r
  REGISTER_FILE/U38/Y (MX4X1M)                            0.49       2.29 f
  REGISTER_FILE/U44/Y (MX4X1M)                            0.34       2.63 f
  REGISTER_FILE/RdData_reg[3]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[3]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U8/Y (INVX2M)                             0.77       1.80 r
  REGISTER_FILE/U37/Y (MX4X1M)                            0.49       2.29 f
  REGISTER_FILE/U40/Y (MX4X1M)                            0.34       2.63 f
  REGISTER_FILE/RdData_reg[2]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[2]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL)                      0.00       0.37 r
  U6/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16)           0.00       0.73 r
  REGISTER_FILE/U52/Y (INVX2M)                            0.12       0.86 f
  REGISTER_FILE/U10/Y (BUFX2M)                            0.17       1.02 f
  REGISTER_FILE/U8/Y (INVX2M)                             0.77       1.80 r
  REGISTER_FILE/U203/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U201/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/RdData_reg[1]/D (EDFFHQX2M)               0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[1]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.81


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U67/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][7]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][7]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U66/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][6]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][6]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U65/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][5]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][5]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U64/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][4]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][4]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U63/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][3]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][3]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U62/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][2]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][2]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U61/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][1]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][1]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U13/Y (NAND3X2M)                          0.45       2.37 f
  REGISTER_FILE/U60/Y (OAI2BB2X1M)                        0.34       2.71 f
  REGISTER_FILE/Reg_File_reg[15][0]/D (DFFQX2M)           0.00       2.71 f
  data arrival time                                                  2.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[15][0]/CK (DFFQX2M)          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       16.90


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[7]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[7]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[6]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[6]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[5]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[5]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[4]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[4]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[3]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[3]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[2]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[2]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[1]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[1]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: RST_SYN_REF/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  RST_SYN_REF/ff_reg[1]/Q (DFFRQX2M)                      0.38       0.38 r
  RST_SYN_REF/SYNC_RST (RST_SYNC_0)                       0.00       0.38 r
  U5/Y (INVX2M)                                           0.04       0.42 f
  U3/Y (INVX2M)                                           0.56       0.98 r
  REGISTER_FILE/RST (Register_file_8_16)                  0.00       0.98 r
  REGISTER_FILE/U36/Y (INVX2M)                            0.21       1.19 f
  REGISTER_FILE/U21/Y (INVX6M)                            0.73       1.92 r
  REGISTER_FILE/U35/Y (AND2X2M)                           0.34       2.26 r
  REGISTER_FILE/RdData_reg[0]/E (EDFFHQX2M)               0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/RdData_reg[0]/CK (EDFFHQX2M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.17


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U71/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U69/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[7]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U68/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U66/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[6]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U65/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U63/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[5]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U62/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U60/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[4]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U59/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U57/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[3]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U56/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U54/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[2]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U53/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U51/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[1]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U50/Y (AOI22X1M)                           0.14       2.23 f
  CONTROL_UNIT/U48/Y (NAND2X2M)                           0.10       2.32 r
  CONTROL_UNIT/TX_P_DATA_reg[0]/D (DFFRQX2M)              0.00       2.32 r
  data arrival time                                                  2.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_P_DATA_reg[0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       17.18


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U108/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][7]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U107/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][6]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U106/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][5]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U105/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][4]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U104/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][3]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U103/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][2]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U102/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][1]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U20/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U101/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[4][0]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[4][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U100/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][7]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U99/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][6]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U98/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][5]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U97/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][4]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U96/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][3]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U95/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][2]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U94/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][1]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U19/Y (NAND2X2M)                          0.24       2.09 r
  REGISTER_FILE/U93/Y (OAI2BB2X1M)                        0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[5][0]/D (DFFRQX2M)           0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[5][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.22


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U153/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][7]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][7]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U152/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][6]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][6]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U151/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][5]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][5]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U150/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][4]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][4]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U149/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][3]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][3]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U148/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][2]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][2]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U147/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][1]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][1]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U15/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U146/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[12][0]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[12][0]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U145/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][7]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][7]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U144/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][6]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][6]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U143/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][5]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][5]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U142/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][4]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][4]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U141/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][3]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][3]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U140/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][2]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][2]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U139/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][1]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][1]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U3/Y (NOR2X2M)                            0.18       1.84 f
  REGISTER_FILE/U14/Y (NAND2X2M)                          0.24       2.08 r
  REGISTER_FILE/U138/Y (OAI2BB2X1M)                       0.19       2.27 r
  REGISTER_FILE/Reg_File_reg[13][0]/D (DFFRQX2M)          0.00       2.27 r
  data arrival time                                                  2.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[13][0]/CK (DFFRQX2M)         0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U131/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][1]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U130/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][0]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U132/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][2]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U133/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][3]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U134/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][4]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U135/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][5]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U136/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][6]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U30/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U137/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[0][7]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[0][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U128/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][6]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U123/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][1]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U127/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][5]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U126/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][4]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U129/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][7]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U125/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][3]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U124/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][2]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U29/Y (NAND2X2M)                          0.24       2.07 r
  REGISTER_FILE/U122/Y (OAI2BB2X1M)                       0.19       2.26 r
  REGISTER_FILE/Reg_File_reg[1][0]/D (DFFRQX2M)           0.00       2.26 r
  data arrival time                                                  2.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[1][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_D_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U73/Y (NOR3BX2M)                           0.10       1.54 f
  CONTROL_UNIT/U72/Y (BUFX2M)                             0.21       1.75 f
  CONTROL_UNIT/U11/Y (NOR2X2M)                            0.33       2.08 r
  CONTROL_UNIT/U42/Y (INVX2M)                             0.08       2.17 f
  CONTROL_UNIT/U40/Y (OAI211X2M)                          0.08       2.25 r
  CONTROL_UNIT/TX_D_VLD_reg/D (DFFRQX2M)                  0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/TX_D_VLD_reg/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U185/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][7]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U184/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][6]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U183/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][5]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U182/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][4]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U181/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][3]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U180/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][2]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U179/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][1]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U34/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U178/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[8][0]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[8][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U177/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][7]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U176/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][6]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U175/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][5]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U174/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][4]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U173/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][3]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U172/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][2]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U171/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][1]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (DFFRQX2M)                0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL)                      0.00       0.37 r
  U7/Y (BUFX2M)                                           0.58       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16)           0.00       0.96 r
  REGISTER_FILE/U218/Y (INVX2M)                           0.15       1.11 f
  REGISTER_FILE/U12/Y (BUFX2M)                            0.17       1.28 f
  REGISTER_FILE/U9/Y (INVX2M)                             0.38       1.66 r
  REGISTER_FILE/U6/Y (NOR2X2M)                            0.16       1.83 f
  REGISTER_FILE/U33/Y (NAND2X2M)                          0.24       2.06 r
  REGISTER_FILE/U170/Y (OAI2BB2X1M)                       0.19       2.25 r
  REGISTER_FILE/Reg_File_reg[9][0]/D (DFFRQX2M)           0.00       2.25 r
  data arrival time                                                  2.25

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER_FILE/Reg_File_reg[9][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       17.24


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U25/Y (AOI31X2M)                           0.10       1.09 f
  CONTROL_UNIT/U23/Y (OAI22X1M)                           0.32       1.42 r
  CONTROL_UNIT/U13/Y (INVX2M)                             0.10       1.51 f
  CONTROL_UNIT/U31/Y (OAI32X1M)                           0.29       1.81 r
  CONTROL_UNIT/state_reg[1]/D (DFFRQX2M)                  0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/state_reg[1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                       17.65


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/CLK_EN_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.23       0.71 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.83 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.90 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR)               0.00       0.90 f
  ASYN_FIFO/wfull (ASYNC_FIFO)                            0.00       0.90 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL)                       0.00       0.90 f
  CONTROL_UNIT/U4/Y (INVX2M)                              0.09       0.99 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.11       1.10 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.34       1.44 r
  CONTROL_UNIT/U5/Y (INVX2M)                              0.11       1.55 f
  CONTROL_UNIT/U14/Y (NAND3X2M)                           0.11       1.66 r
  CONTROL_UNIT/U20/Y (NAND3X2M)                           0.12       1.78 f
  CONTROL_UNIT/U109/Y (OAI2BB1X2M)                        0.07       1.85 r
  CONTROL_UNIT/CLK_EN_reg/D (DFFRQX2M)                    0.00       1.85 r
  data arrival time                                                  1.85

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  CONTROL_UNIT/CLK_EN_reg/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                       17.66


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/par_err (UART_RX_TOP)                      0.00       2.52 r
  UART/parity_error (UART_TOP)                            0.00       2.52 r
  parity_error (out)                                      0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      214.29


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/Stop_Check_block/nRESET (Stop_Check)       0.00       1.71 r
  UART/UART_Rx/Stop_Check_block/U2/Y (AND3X2M)            0.81       2.52 r
  UART/UART_Rx/Stop_Check_block/stp_err (Stop_Check)      0.00       2.52 r
  UART/UART_Rx/stp_err (UART_RX_TOP)                      0.00       2.52 r
  UART/framing_error (UART_TOP)                           0.00       2.52 r
  framing_error (out)                                     0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      214.29


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART/UART_Tx/linkserializer/P_DATA_save[5] (serializer)
                                                          0.00       0.47 f
  UART/UART_Tx/linkparity_calc/P_DATA_save[5] (parity_calc)
                                                          0.00       0.47 f
  UART/UART_Tx/linkparity_calc/U4/Y (XOR3XLM)             0.50       0.97 f
  UART/UART_Tx/linkparity_calc/U2/Y (XOR3XLM)             0.44       1.41 r
  UART/UART_Tx/linkparity_calc/par_bit (parity_calc)      0.00       1.41 r
  UART/UART_Tx/linkmux/par_bit (mux)                      0.00       1.41 r
  UART/UART_Tx/linkmux/U5/Y (NOR2BX2M)                    0.07       1.48 f
  UART/UART_Tx/linkmux/U3/Y (OAI21X4M)                    0.67       2.16 r
  UART/UART_Tx/linkmux/TX_OUT (mux)                       0.00       2.16 r
  UART/UART_Tx/TX_OUT (UART_TX_TOP)                       0.00       2.16 r
  UART/TX_OUT_S (UART_TOP)                                0.00       2.16 r
  TX_OUT (out)                                            0.00       2.16 r
  data arrival time                                                  2.16

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                               -1736.11    6944.24
  data required time                                              6944.24
  --------------------------------------------------------------------------
  data required time                                              6944.24
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                     6942.09


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/FSM_block/par_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U14/Y (NOR3BX2M)                 0.14       2.66 f
  UART/UART_Rx/FSM_block/U11/Y (NAND4BX1M)                0.47       3.13 f
  UART/UART_Rx/FSM_block/U30/Y (OAI2B2X1M)                0.26       3.39 r
  UART/UART_Rx/FSM_block/state_reg[2]/D (DFFRQX2M)        0.00       3.39 r
  data arrival time                                                  3.39

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/state_reg[2]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.33     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      267.34


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/FSM_block/par_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U14/Y (NOR3BX2M)                 0.14       2.66 f
  UART/UART_Rx/FSM_block/U11/Y (NAND4BX1M)                0.47       3.13 f
  UART/UART_Rx/FSM_block/U17/Y (OAI211X2M)                0.25       3.38 r
  UART/UART_Rx/FSM_block/state_reg[1]/D (DFFRQX2M)        0.00       3.38 r
  data arrival time                                                  3.38

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/state_reg[1]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                      267.36


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/FSM_block/par_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U14/Y (NOR3BX2M)                 0.14       2.66 f
  UART/UART_Rx/FSM_block/U11/Y (NAND4BX1M)                0.47       3.13 f
  UART/UART_Rx/FSM_block/U10/Y (OAI211X2M)                0.25       3.38 r
  UART/UART_Rx/FSM_block/state_reg[0]/D (DFFRQX2M)        0.00       3.38 r
  data arrival time                                                  3.38

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/state_reg[0]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                      267.36


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/FSM_block/par_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U20/Y (AOI22X1M)                 0.26       2.78 f
  UART/UART_Rx/FSM_block/U19/Y (OAI211X2M)                0.24       3.02 r
  UART/UART_Rx/FSM_block/U18/Y (INVX2M)                   0.06       3.08 f
  UART/UART_Rx/FSM_block/U29/Y (OAI2BB1X2M)               0.15       3.23 f
  UART/UART_Rx/FSM_block/dat_samp_en_reg/D (DFFRQX2M)     0.00       3.23 f
  data arrival time                                                  3.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.68


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/parity_Check_block/nRESET (parity_Check)
                                                          0.00       1.71 r
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.81       2.52 r
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       2.52 r
  UART/UART_Rx/FSM_block/par_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U20/Y (AOI22X1M)                 0.26       2.78 f
  UART/UART_Rx/FSM_block/U19/Y (OAI211X2M)                0.24       3.02 r
  UART/UART_Rx/FSM_block/U18/Y (INVX2M)                   0.06       3.08 f
  UART/UART_Rx/FSM_block/U28/Y (OAI2BB1X2M)               0.15       3.23 f
  UART/UART_Rx/FSM_block/enable_reg/D (DFFRQX2M)          0.00       3.23 f
  data arrival time                                                  3.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.68


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/Stop_Check_block/nRESET (Stop_Check)       0.00       1.71 r
  UART/UART_Rx/Stop_Check_block/U2/Y (AND3X2M)            0.81       2.52 r
  UART/UART_Rx/Stop_Check_block/stp_err (Stop_Check)      0.00       2.52 r
  UART/UART_Rx/FSM_block/stp_err (FSM_RX)                 0.00       2.52 r
  UART/UART_Rx/FSM_block/U22/Y (INVX2M)                   0.13       2.65 f
  UART/UART_Rx/FSM_block/U4/Y (NOR2X2M)                   0.13       2.77 r
  UART/UART_Rx/FSM_block/U27/Y (OAI32X1M)                 0.12       2.89 f
  UART/UART_Rx/FSM_block/U26/Y (AOI32X1M)                 0.19       3.08 r
  UART/UART_Rx/FSM_block/U25/Y (INVX2M)                   0.05       3.13 f
  UART/UART_Rx/FSM_block/data_valid_reg/D (DFFRQX2M)      0.00       3.13 f
  data arrival time                                                  3.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/data_valid_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                      267.78


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U3/Y (NAND2X2M)     0.11       2.27 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (OAI32X1M)     0.27       2.54 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: RST_SYN_UART/ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART/UART_Rx/FSM_block/deser_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[1]/Q (DFFRQX2M)                     0.38       0.38 r
  RST_SYN_UART/SYNC_RST (RST_SYNC_1)                      0.00       0.38 r
  U8/Y (INVX2M)                                           0.04       0.42 f
  U4/Y (INVX2M)                                           0.53       0.95 r
  UART/RST (UART_TOP)                                     0.00       0.95 r
  UART/U2/Y (INVX2M)                                      0.10       1.04 f
  UART/U1/Y (INVX2M)                                      0.10       1.14 r
  UART/UART_Rx/nRESET (UART_RX_TOP)                       0.00       1.14 r
  UART/UART_Rx/U2/Y (INVX2M)                              0.05       1.19 f
  UART/UART_Rx/U1/Y (INVX2M)                              0.52       1.71 r
  UART/UART_Rx/strt_Check_block/nRESET (strt_Check)       0.00       1.71 r
  UART/UART_Rx/strt_Check_block/U2/Y (AND3X2M)            0.26       1.97 r
  UART/UART_Rx/strt_Check_block/strt_glitch (strt_Check)
                                                          0.00       1.97 r
  UART/UART_Rx/FSM_block/strt_glitch (FSM_RX)             0.00       1.97 r
  UART/UART_Rx/FSM_block/U16/Y (NAND3BXLM)                0.18       2.16 r
  UART/UART_Rx/FSM_block/U34/Y (AND3X2M)                  0.21       2.36 r
  UART/UART_Rx/FSM_block/U33/Y (OAI2BB2X1M)               0.15       2.51 r
  UART/UART_Rx/FSM_block/deser_en_reg/D (DFFRQX2M)        0.00       2.51 r
  data arrival time                                                  2.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/deser_en_reg/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U3/Y (NAND2X2M)     0.11       2.27 f
  UART/UART_Rx/edge_bit_counter_block/U27/Y (AO2B2X2M)
                                                          0.25       2.52 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U3/Y (NAND2X2M)     0.11       2.27 f
  UART/UART_Rx/edge_bit_counter_block/U13/Y (OAI22X1M)
                                                          0.19       2.46 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U17/Y (AND2X2M)         0.21       1.92 r
  UART/UART_Rx/deserializer_block/U12/Y (NAND3X2M)        0.11       2.03 f
  UART/UART_Rx/deserializer_block/U11/Y (OAI2BB2X1M)      0.24       2.27 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/D (DFFQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U17/Y (AND2X2M)         0.21       1.92 r
  UART/UART_Rx/deserializer_block/U14/Y (NAND3X2M)        0.11       2.03 f
  UART/UART_Rx/deserializer_block/U13/Y (OAI2BB2X1M)      0.24       2.27 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/D (DFFQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U17/Y (AND2X2M)         0.21       1.92 r
  UART/UART_Rx/deserializer_block/U16/Y (NAND3X2M)        0.11       2.03 f
  UART/UART_Rx/deserializer_block/U15/Y (OAI2BB2X1M)      0.24       2.27 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/D (DFFQX2M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U17/Y (AND2X2M)         0.21       1.92 r
  UART/UART_Rx/deserializer_block/U19/Y (NAND3X2M)        0.11       2.03 f
  UART/UART_Rx/deserializer_block/U18/Y (OAI2BB2X1M)      0.23       2.26 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/D (DFFQX2M)
                                                          0.00       2.26 f
  data arrival time                                                  2.26

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.61


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U4/Y (AND3X2M)          0.21       1.92 r
  UART/UART_Rx/deserializer_block/U10/Y (NAND2X2M)        0.07       1.99 f
  UART/UART_Rx/deserializer_block/U9/Y (OAI2BB2X1M)       0.23       2.22 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/D (DFFQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U4/Y (AND3X2M)          0.21       1.92 r
  UART/UART_Rx/deserializer_block/U6/Y (NAND2X2M)         0.07       1.99 f
  UART/UART_Rx/deserializer_block/U5/Y (OAI2BB2X1M)       0.22       2.21 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/D (DFFQX2M)
                                                          0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U26/Y (NOR2X2M)     0.07       2.23 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NOR2X2M)     0.07       2.23 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U6/Y (NOR2BX2M)     0.07       2.23 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U5/Y (NOR2BX2M)     0.07       2.23 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U45/Y (OAI2B2X1M)
                                                          0.21       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U46/Y (NAND3BX1M)
                                                          0.15       1.16 f
  UART/UART_Rx/edge_bit_counter_block/U50/Y (NOR4X1M)     0.16       1.32 r
  UART/UART_Rx/edge_bit_counter_block/U22/Y (NOR3BX2M)
                                                          0.30       1.62 r
  UART/UART_Rx/edge_bit_counter_block/U20/Y (NAND4X2M)
                                                          0.16       1.78 f
  UART/UART_Rx/edge_bit_counter_block/U19/Y (NAND3X2M)
                                                          0.11       1.90 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (INVX2M)       0.08       1.97 f
  UART/UART_Rx/edge_bit_counter_block/U4/Y (NAND2BX2M)
                                                          0.19       2.16 r
  UART/UART_Rx/edge_bit_counter_block/U7/Y (NOR2BX2M)     0.07       2.23 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U3/Y (NOR2BX2M)         0.19       1.71 r
  UART/UART_Rx/deserializer_block/U8/Y (NAND4X2M)         0.14       1.85 f
  UART/UART_Rx/deserializer_block/U7/Y (OAI2BB2X1M)       0.25       2.10 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/D (DFFQX2M)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/FSM_block/edge_cnt[0] (FSM_RX)             0.00       0.58 f
  UART/UART_Rx/FSM_block/U79/Y (NOR2BX1M)                 0.23       0.81 f
  UART/UART_Rx/FSM_block/U80/Y (OAI2B2X1M)                0.21       1.02 r
  UART/UART_Rx/FSM_block/U81/Y (NAND3BX1M)                0.15       1.16 f
  UART/UART_Rx/FSM_block/U85/Y (NOR4X1M)                  0.34       1.51 r
  UART/UART_Rx/FSM_block/U41/Y (NAND3X2M)                 0.13       1.64 f
  UART/UART_Rx/FSM_block/U40/Y (NOR3BX2M)                 0.18       1.82 f
  UART/UART_Rx/FSM_block/U39/Y (OAI2BB2X1M)               0.14       1.96 r
  UART/UART_Rx/FSM_block/strt_chk_en_reg/D (DFFRQX2M)     0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/FSM_block/edge_cnt[0] (FSM_RX)             0.00       0.58 f
  UART/UART_Rx/FSM_block/U79/Y (NOR2BX1M)                 0.23       0.81 f
  UART/UART_Rx/FSM_block/U80/Y (OAI2B2X1M)                0.21       1.02 r
  UART/UART_Rx/FSM_block/U81/Y (NAND3BX1M)                0.15       1.16 f
  UART/UART_Rx/FSM_block/U85/Y (NOR4X1M)                  0.34       1.51 r
  UART/UART_Rx/FSM_block/U44/Y (NAND3X2M)                 0.13       1.64 f
  UART/UART_Rx/FSM_block/U43/Y (NOR3BX2M)                 0.17       1.81 f
  UART/UART_Rx/FSM_block/U42/Y (OAI2BB2X1M)               0.12       1.93 r
  UART/UART_Rx/FSM_block/par_chk_en_reg/D (DFFRQX2M)      0.00       1.93 r
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (NOR2BX1M)
                                                          0.23       0.81 f
  UART/UART_Rx/edge_bit_counter_block/U52/Y (OAI2B2X1M)
                                                          0.20       1.02 r
  UART/UART_Rx/edge_bit_counter_block/U55/Y (NAND4BBX1M)
                                                          0.21       1.23 f
  UART/UART_Rx/edge_bit_counter_block/U59/Y (NOR4X1M)     0.25       1.47 r
  UART/UART_Rx/edge_bit_counter_block/U17/Y (NAND3X2M)
                                                          0.14       1.61 f
  UART/UART_Rx/edge_bit_counter_block/U16/Y (CLKXOR2X2M)
                                                          0.19       1.80 f
  UART/UART_Rx/edge_bit_counter_block/U15/Y (NOR2BX2M)
                                                          0.10       1.90 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/FSM_block/edge_cnt[0] (FSM_RX)             0.00       0.58 f
  UART/UART_Rx/FSM_block/U79/Y (NOR2BX1M)                 0.23       0.81 f
  UART/UART_Rx/FSM_block/U80/Y (OAI2B2X1M)                0.21       1.02 r
  UART/UART_Rx/FSM_block/U81/Y (NAND3BX1M)                0.15       1.16 f
  UART/UART_Rx/FSM_block/U85/Y (NOR4X1M)                  0.34       1.51 r
  UART/UART_Rx/FSM_block/U38/Y (AOI211X2M)                0.17       1.68 f
  UART/UART_Rx/FSM_block/U37/Y (OAI2BB2X1M)               0.15       1.83 r
  UART/UART_Rx/FSM_block/stp_chk_en_reg/D (DFFRQX2M)      0.00       1.83 r
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.93


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/U47/Y (NOR2BX1M)       0.23       0.81 f
  UART/UART_Rx/data_sampling_block/U48/Y (OAI2B2X1M)      0.22       1.03 r
  UART/UART_Rx/data_sampling_block/U49/Y (CLKNAND2X2M)
                                                          0.12       1.15 f
  UART/UART_Rx/data_sampling_block/U52/Y (NOR4X1M)        0.34       1.49 r
  UART/UART_Rx/data_sampling_block/U11/Y (NOR4BBX1M)      0.17       1.66 f
  UART/UART_Rx/data_sampling_block/U10/Y (AOI21X2M)       0.14       1.80 r
  UART/UART_Rx/data_sampling_block/U8/Y (OAI2BB2X1M)      0.09       1.89 f
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/D (DFFQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/edge_cnt[0] (deserializer)
                                                          0.00       0.58 f
  UART/UART_Rx/deserializer_block/U37/Y (NOR2BX1M)        0.23       0.81 f
  UART/UART_Rx/deserializer_block/U38/Y (OAI2B2X1M)       0.21       1.03 r
  UART/UART_Rx/deserializer_block/U39/Y (NAND3BX1M)       0.15       1.17 f
  UART/UART_Rx/deserializer_block/U43/Y (NOR4X1M)         0.16       1.34 r
  UART/UART_Rx/deserializer_block/U20/Y (AND2X2M)         0.18       1.51 r
  UART/UART_Rx/deserializer_block/U24/Y (NAND4X2M)        0.12       1.63 f
  UART/UART_Rx/deserializer_block/U23/Y (OAI2BB2X1M)      0.24       1.87 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/D (DFFQX2M)
                                                          0.00       1.87 f
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/U47/Y (NOR2BX1M)       0.23       0.81 f
  UART/UART_Rx/data_sampling_block/U48/Y (OAI2B2X1M)      0.22       1.03 r
  UART/UART_Rx/data_sampling_block/U49/Y (CLKNAND2X2M)
                                                          0.12       1.15 f
  UART/UART_Rx/data_sampling_block/U52/Y (NOR4X1M)        0.34       1.49 r
  UART/UART_Rx/data_sampling_block/U5/Y (NAND2X2M)        0.11       1.61 f
  UART/UART_Rx/data_sampling_block/U4/Y (OAI2BB2X1M)      0.24       1.85 f
  UART/UART_Rx/data_sampling_block/saving_reg[1]/D (DFFQX2M)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      269.01


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/U37/Y (NOR2BX1M)       0.23       0.81 f
  UART/UART_Rx/data_sampling_block/U38/Y (OAI2B2X1M)      0.21       1.02 r
  UART/UART_Rx/data_sampling_block/U39/Y (NAND3BX1M)      0.15       1.16 f
  UART/UART_Rx/data_sampling_block/U43/Y (NOR4X1M)        0.30       1.46 r
  UART/UART_Rx/data_sampling_block/U7/Y (NAND2X2M)        0.12       1.58 f
  UART/UART_Rx/data_sampling_block/U6/Y (OAI2BB2X1M)      0.25       1.82 f
  UART/UART_Rx/data_sampling_block/saving_reg[0]/D (DFFQX2M)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (DFFQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      269.05


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U111/Y (MX4X1M)                   0.45       1.45 f
  ASYN_FIFO/link_Memory/U110/Y (MX2X2M)                   0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[5] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[5] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[5] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[5] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[5] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U28/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U99/Y (MX4X1M)                    0.45       1.45 f
  ASYN_FIFO/link_Memory/U98/Y (MX2X2M)                    0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[1] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[1] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[1] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[1] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[1] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U24/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U108/Y (MX4X1M)                   0.45       1.45 f
  ASYN_FIFO/link_Memory/U107/Y (MX2X2M)                   0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[4] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[4] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[4] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[4] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[4] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U27/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U96/Y (MX4X1M)                    0.45       1.45 f
  ASYN_FIFO/link_Memory/U95/Y (MX2X2M)                    0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[0] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[0] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[0] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[0] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[0] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U23/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U105/Y (MX4X1M)                   0.45       1.45 f
  ASYN_FIFO/link_Memory/U104/Y (MX2X2M)                   0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[3] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[3] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[3] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[3] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[3] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U26/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U114/Y (MX4X1M)                   0.45       1.45 f
  ASYN_FIFO/link_Memory/U113/Y (MX2X2M)                   0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[6] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[6] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[6] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[6] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[6] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U29/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U102/Y (MX4X1M)                   0.45       1.45 f
  ASYN_FIFO/link_Memory/U101/Y (MX2X2M)                   0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[2] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[2] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[2] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[2] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[2] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U25/Y (AO22X1M)             0.37       2.04 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (DFFRQX2M)      0.51       0.51 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD)             0.00       0.51 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL)         0.00       0.51 f
  ASYN_FIFO/link_Memory/U89/Y (INVX4M)                    0.49       1.00 r
  ASYN_FIFO/link_Memory/U93/Y (MX4X1M)                    0.45       1.45 f
  ASYN_FIFO/link_Memory/U92/Y (MX2X2M)                    0.22       1.67 f
  ASYN_FIFO/link_Memory/rdata[7] (FIFO_MEM_CNTRL)         0.00       1.67 f
  ASYN_FIFO/rdata[7] (ASYNC_FIFO)                         0.00       1.67 f
  UART/TX_IN_P[7] (UART_TOP)                              0.00       1.67 f
  UART/UART_Tx/P_DATA[7] (UART_TX_TOP)                    0.00       1.67 f
  UART/UART_Tx/linkserializer/P_DATA[7] (serializer)      0.00       1.67 f
  UART/UART_Tx/linkserializer/U20/Y (OAI2BB2X1M)          0.23       1.90 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/D (DFFRQX2M)
                                                          0.00       1.90 f
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: UART/UART_Tx/linkserializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  UART/UART_Tx/linkserializer/U18/Y (INVX2M)              0.12       0.63 f
  UART/UART_Tx/linkserializer/U5/Y (NOR3X2M)              0.30       0.93 r
  UART/UART_Tx/linkserializer/U4/Y (INVX2M)               0.12       1.06 f
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.13       1.18 r
  UART/UART_Tx/linkserializer/U7/Y (INVX2M)               0.07       1.25 f
  UART/UART_Tx/linkserializer/U3/Y (NOR2X2M)              0.14       1.39 r
  UART/UART_Tx/linkserializer/U11/Y (NOR2X2M)             0.06       1.45 f
  UART/UART_Tx/linkserializer/U10/Y (OAI32X1M)            0.10       1.55 r
  UART/UART_Tx/linkserializer/count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.55 r
  data arrival time                                                  1.55

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.46


  Startpoint: UART/UART_Tx/linkserializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  UART/UART_Tx/linkserializer/U18/Y (INVX2M)              0.12       0.63 f
  UART/UART_Tx/linkserializer/U5/Y (NOR3X2M)              0.30       0.93 r
  UART/UART_Tx/linkserializer/U4/Y (INVX2M)               0.12       1.06 f
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.13       1.18 r
  UART/UART_Tx/linkserializer/U7/Y (INVX2M)               0.07       1.25 f
  UART/UART_Tx/linkserializer/U3/Y (NOR2X2M)              0.14       1.39 r
  UART/UART_Tx/linkserializer/U15/Y (AOI22X1M)            0.11       1.51 f
  UART/UART_Tx/linkserializer/U14/Y (OAI21X2M)            0.07       1.58 r
  UART/UART_Tx/linkserializer/ser_data_reg/D (DFFRQX2M)
                                                          0.00       1.58 r
  data arrival time                                                  1.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/ser_data_reg/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.46


  Startpoint: UART/UART_Tx/linkserializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  UART/UART_Tx/linkserializer/U18/Y (INVX2M)              0.12       0.63 f
  UART/UART_Tx/linkserializer/U5/Y (NOR3X2M)              0.30       0.93 r
  UART/UART_Tx/linkserializer/U4/Y (INVX2M)               0.12       1.06 f
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.13       1.18 r
  UART/UART_Tx/linkserializer/U7/Y (INVX2M)               0.07       1.25 f
  UART/UART_Tx/linkserializer/U3/Y (NOR2X2M)              0.14       1.39 r
  UART/UART_Tx/linkserializer/U13/Y (OAI2BB2X1M)          0.17       1.56 r
  UART/UART_Tx/linkserializer/count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.56 r
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.48


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.41       0.41 r
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.07       0.47 f
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.29       0.76 r
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.18       0.94 r
  UART/UART_Tx/linkFSM/U4/Y (NAND4BX1M)                   0.15       1.09 r
  UART/UART_Tx/linkFSM/U3/Y (INVX2M)                      0.08       1.18 f
  UART/UART_Tx/linkFSM/U22/Y (AO22X1M)                    0.39       1.57 f
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/D (DFFRQX2M)        0.00       1.57 f
  data arrival time                                                  1.57

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (DFFRQX2M)       0.00    8680.36 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/ser_en_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.49       0.49 f
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.09       0.58 r
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.07       0.65 f
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.18       0.82 f
  UART/UART_Tx/linkFSM/U4/Y (NAND4BX1M)                   0.30       1.12 f
  UART/UART_Tx/linkFSM/U3/Y (INVX2M)                      0.14       1.26 r
  UART/UART_Tx/linkFSM/U23/Y (AO21XLM)                    0.17       1.43 r
  UART/UART_Tx/linkFSM/ser_en_reg/D (DFFRQX2M)            0.00       1.43 r
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/ser_en_reg/CK (DFFRQX2M)           0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.49       0.49 f
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.09       0.58 r
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.07       0.65 f
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.18       0.82 f
  UART/UART_Tx/linkFSM/U4/Y (NAND4BX1M)                   0.30       1.12 f
  UART/UART_Tx/linkFSM/U3/Y (INVX2M)                      0.14       1.26 r
  UART/UART_Tx/linkFSM/U13/Y (OAI2BB2X1M)                 0.16       1.42 r
  UART/UART_Tx/linkFSM/busy_reg/D (DFFRQX2M)              0.00       1.42 r
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/busy_reg/CK (DFFRQX2M)             0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.41       0.41 r
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.07       0.47 f
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.29       0.76 r
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.18       0.94 r
  UART/UART_Tx/linkFSM/U4/Y (NAND4BX1M)                   0.15       1.09 r
  UART/UART_Tx/linkFSM/U3/Y (INVX2M)                      0.08       1.18 f
  UART/UART_Tx/linkFSM/U15/Y (OAI2BB2X1M)                 0.22       1.39 f
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/D (DFFSQX2M)        0.00       1.39 f
  data arrival time                                                  1.39

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (DFFSQX2M)       0.00    8680.36 r
  library setup time                                     -0.26    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.70


  Startpoint: UART/UART_Tx/linkserializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  UART/UART_Tx/linkserializer/U18/Y (INVX2M)              0.13       0.69 r
  UART/UART_Tx/linkserializer/U5/Y (NOR3X2M)              0.08       0.78 f
  UART/UART_Tx/linkserializer/U4/Y (INVX2M)               0.09       0.87 r
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.13       1.00 f
  UART/UART_Tx/linkserializer/U6/Y (OAI32X1M)             0.25       1.25 r
  UART/UART_Tx/linkserializer/count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.25 r
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  ASYN_FIFO/link_FIFO_Read/U32/Y (INVX2M)                 0.08       0.58 r
  ASYN_FIFO/link_FIFO_Read/U30/Y (CLKXOR2X2M)             0.33       0.91 f
  ASYN_FIFO/link_FIFO_Read/U4/Y (INVX2M)                  0.09       1.01 r
  ASYN_FIFO/link_FIFO_Read/U17/Y (XNOR2X2M)               0.09       1.10 f
  ASYN_FIFO/link_FIFO_Read/U16/Y (OAI2BB2X1M)             0.15       1.25 r
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/D (DFFRQX2M)       0.00       1.25 r
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  ASYN_FIFO/link_FIFO_Read/U32/Y (INVX2M)                 0.08       0.58 r
  ASYN_FIFO/link_FIFO_Read/U30/Y (CLKXOR2X2M)             0.33       0.91 f
  ASYN_FIFO/link_FIFO_Read/U4/Y (INVX2M)                  0.09       1.01 r
  ASYN_FIFO/link_FIFO_Read/U19/Y (XNOR2X2M)               0.09       1.10 f
  ASYN_FIFO/link_FIFO_Read/U18/Y (OAI2BB2X1M)             0.13       1.23 r
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/D (DFFRQX2M)       0.00       1.23 r
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.81


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U9/Y (NAND2X2M)                0.21       1.01 r
  ASYN_FIFO/link_FIFO_Read/U15/Y (XNOR2X2M)               0.19       1.20 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/D (DFFRQX2M)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.32    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.83


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U9/Y (NAND2X2M)                0.21       1.01 r
  ASYN_FIFO/link_FIFO_Read/U28/Y (OAI2BB2X1M)             0.18       1.19 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/D (DFFRQX2M)      0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (DFFRQX2M)     0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U14/Y (NAND2X2M)               0.20       1.01 r
  ASYN_FIFO/link_FIFO_Read/U25/Y (OAI2BB2X1M)             0.18       1.19 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/D (DFFRQX2M)      0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (DFFRQX2M)     0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U14/Y (NAND2X2M)               0.20       1.01 r
  ASYN_FIFO/link_FIFO_Read/U26/Y (OAI2BB2X1M)             0.18       1.19 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/D (DFFRQX2M)      0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U9/Y (NAND2X2M)                0.21       1.01 r
  ASYN_FIFO/link_FIFO_Read/U23/Y (OAI2BB2X1M)             0.17       1.19 r
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/D (DFFRQX2M)       0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U9/Y (NAND2X2M)                0.21       1.01 r
  ASYN_FIFO/link_FIFO_Read/U24/Y (OAI2BB2X1M)             0.17       1.19 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/D (DFFRQX2M)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U14/Y (NAND2X2M)               0.20       1.01 r
  ASYN_FIFO/link_FIFO_Read/U20/Y (OAI2BB2X1M)             0.17       1.18 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/D (DFFRQX2M)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U14/Y (NAND2X2M)               0.20       1.01 r
  ASYN_FIFO/link_FIFO_Read/U21/Y (OAI2BB2X1M)             0.17       1.18 r
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/D (DFFRQX2M)       0.00       1.18 r
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[2] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[2] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U12/Y (XNOR2X2M)               0.14       0.60 r
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.21       0.81 f
  ASYN_FIFO/link_FIFO_Read/U14/Y (NAND2X2M)               0.20       1.01 r
  ASYN_FIFO/link_FIFO_Read/U27/Y (OAI2BB2X1M)             0.17       1.18 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/D (DFFRQX2M)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GENERATOR/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[3] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[3] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U11/Y (XNOR2X2M)               0.17       0.62 f
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.15       0.77 r
  ASYN_FIFO/link_FIFO_Read/U31/Y (INVX2M)                 0.06       0.83 f
  ASYN_FIFO/link_FIFO_Read/rempty (FIFO_RD)               0.00       0.83 f
  ASYN_FIFO/rempty (ASYNC_FIFO)                           0.00       0.83 f
  U10/Y (NOR2X2M)                                         0.11       0.94 r
  PULSE_GENERATOR/LVL_SIG (PULSE_GEN)                     0.00       0.94 r
  PULSE_GENERATOR/U3/Y (AOI2BB1X2M)                       0.16       1.10 r
  PULSE_GENERATOR/PULSE_SIG_reg/D (DFFRQX2M)              0.00       1.10 r
  data arrival time                                                  1.10

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  PULSE_GENERATOR/PULSE_SIG_reg/CK (DFFRQX2M)             0.00    8680.36 r
  library setup time                                     -0.31    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.95


  Startpoint: UART/UART_Tx/linkserializer/count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  UART/UART_Tx/linkserializer/U18/Y (INVX2M)              0.12       0.63 f
  UART/UART_Tx/linkserializer/U5/Y (NOR3X2M)              0.30       0.93 r
  UART/UART_Tx/linkserializer/U4/Y (INVX2M)               0.12       1.06 f
  UART/UART_Tx/linkserializer/U8/Y (OAI21X2M)             0.07       1.12 r
  UART/UART_Tx/linkserializer/ser_done_reg/D (DFFRX1M)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkserializer/ser_done_reg/CK (DFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.98


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.41       0.41 r
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.07       0.47 f
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.29       0.76 r
  UART/UART_Tx/linkFSM/U6/Y (INVX2M)                      0.10       0.86 f
  UART/UART_Tx/linkFSM/U5/Y (OAI21X2M)                    0.16       1.02 r
  UART/UART_Tx/linkFSM/state_reg[1]/D (DFFRQX2M)          0.00       1.02 r
  data arrival time                                                  1.02

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00    8680.36 r
  library setup time                                     -0.32    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.02


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.41       0.41 r
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.07       0.47 f
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.29       0.76 r
  UART/UART_Tx/linkFSM/U19/Y (NAND3X2M)                   0.16       0.92 f
  UART/UART_Tx/linkFSM/U10/Y (OAI21X2M)                   0.07       0.99 r
  UART/UART_Tx/linkFSM/state_reg[0]/D (DFFRQX2M)          0.00       0.99 r
  data arrival time                                                  0.99

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/state_reg[0]/CK (DFFRQX2M)         0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.05


  Startpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GENERATOR/pulse_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr[3] (DF_SYNC_0)
                                                          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/rq2_wptr[3] (FIFO_RD)          0.00       0.46 f
  ASYN_FIFO/link_FIFO_Read/U11/Y (XNOR2X2M)               0.17       0.62 f
  ASYN_FIFO/link_FIFO_Read/U10/Y (NAND4X2M)               0.15       0.77 r
  ASYN_FIFO/link_FIFO_Read/U31/Y (INVX2M)                 0.06       0.83 f
  ASYN_FIFO/link_FIFO_Read/rempty (FIFO_RD)               0.00       0.83 f
  ASYN_FIFO/rempty (ASYNC_FIFO)                           0.00       0.83 f
  U10/Y (NOR2X2M)                                         0.11       0.94 r
  PULSE_GENERATOR/LVL_SIG (PULSE_GEN)                     0.00       0.94 r
  PULSE_GENERATOR/pulse_done_reg/D (DFFRQX2M)             0.00       0.94 r
  data arrival time                                                  0.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  PULSE_GENERATOR/pulse_done_reg/CK (DFFRQX2M)            0.00    8680.36 r
  library setup time                                     -0.31    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.10


  Startpoint: UART/UART_Tx/linkFSM/state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[1]/Q (DFFRQX2M)          0.41       0.41 r
  UART/UART_Tx/linkFSM/U20/Y (INVX2M)                     0.07       0.47 f
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.29       0.76 r
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.18       0.94 r
  UART/UART_Tx/linkFSM/state_reg[2]/D (DFFRQX2M)          0.00       0.94 r
  data arrival time                                                  0.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  UART/UART_Tx/linkFSM/state_reg[2]/CK (DFFRQX2M)         0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.11


  Startpoint: PULSE_GENERATOR/PULSE_SIG_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DELAY_ONE_PERIOD/Signal_delayed_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENERATOR/PULSE_SIG_reg/CK (DFFRQX2M)             0.00       0.00 r
  PULSE_GENERATOR/PULSE_SIG_reg/Q (DFFRQX2M)              0.49       0.49 f
  PULSE_GENERATOR/PULSE_SIG (PULSE_GEN)                   0.00       0.49 f
  DELAY_ONE_PERIOD/Signal (delay_one_period)              0.00       0.49 f
  DELAY_ONE_PERIOD/Signal_delayed_reg/D (DFFQX2M)         0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  DELAY_ONE_PERIOD/Signal_delayed_reg/CK (DFFQX2M)        0.00    8680.36 r
  library setup time                                     -0.20    8680.16
  data required time                                              8680.16
  --------------------------------------------------------------------------
  data required time                                              8680.16
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U23/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[5]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[5]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U22/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[4]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[4]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U21/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[3]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[3]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U24/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[6]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U18/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[0]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[0]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U20/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[2]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_TX/U19/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_TX/count_reg[1]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/count_reg[1]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U23/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[5]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[5]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U22/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[4]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[4]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U21/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[3]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U24/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[6]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U18/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[0]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[0]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U20/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[2]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U25/Y (AND3X1M)                              0.30       1.80 f
  CLK_DIV_RX/U19/Y (AO22X1M)                              0.41       2.21 f
  CLK_DIV_RX/count_reg[1]/D (DFFRQX2M)                    0.00       2.21 f
  data arrival time                                                  2.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/count_reg[1]/CK (DFFRQX2M)                   0.00     271.07 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U27/Y (AOI21X1M)                             0.15       1.65 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.22       1.88 r
  CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                     0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U27/Y (AOI21X1M)                             0.15       1.65 r
  CLK_DIV_RX/U26/Y (CLKXOR2X2M)                           0.22       1.88 r
  CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                     0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_TX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_TX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_TX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_TX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_TX/U30/Y (OR2X1M)                               0.23       1.74 f
  CLK_DIV_TX/U29/Y (XNOR2X1M)                             0.17       1.91 f
  CLK_DIV_TX/odd_edge_tog_reg/D (DFFSQX2M)                0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.50       0.50 f
  CLK_DIV_RX/U35/Y (CLKXOR2X2M)                           0.23       0.73 f
  CLK_DIV_RX/U34/Y (NOR4X1M)                              0.26       0.99 r
  CLK_DIV_RX/U33/Y (NAND4X1M)                             0.20       1.19 f
  CLK_DIV_RX/U32/Y (MXI2X1M)                              0.18       1.37 r
  CLK_DIV_RX/U31/Y (CLKNAND2X2M)                          0.13       1.50 f
  CLK_DIV_RX/U30/Y (OR2X1M)                               0.23       1.74 f
  CLK_DIV_RX/U29/Y (XNOR2X1M)                             0.17       1.91 f
  CLK_DIV_RX/odd_edge_tog_reg/D (DFFSQX2M)                0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: RST_SYN_UART/ff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYN_UART/ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYN_UART/ff_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[0]/Q (DFFRQX2M)                     0.36       0.36 r
  RST_SYN_UART/ff_reg[1]/D (DFFRQX2M)                     0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.42


1
