
Dashboard_Competition_Remake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003abc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  08003bcc  08003bcc  00013bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dc0  08003dc0  000200b0  2**0
                  CONTENTS
  4 .ARM          00000000  08003dc0  08003dc0  000200b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003dc0  08003dc0  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003dc0  08003dc0  00013dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003dc4  08003dc4  00013dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08003dc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  200000b0  08003e78  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08003e78  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a9ec  00000000  00000000  000200d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e59  00000000  00000000  0002aac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0002c920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a80  00000000  00000000  0002d498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017792  00000000  00000000  0002df18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5fd  00000000  00000000  000456aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087ab1  00000000  00000000  00051ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9758  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003114  00000000  00000000  000d97a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000b0 	.word	0x200000b0
 800012c:	00000000 	.word	0x00000000
 8000130:	08003bb4 	.word	0x08003bb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000b4 	.word	0x200000b4
 800014c:	08003bb4 	.word	0x08003bb4

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_fmul>:
 80003a4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003a8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003ac:	bf1e      	ittt	ne
 80003ae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003b2:	ea92 0f0c 	teqne	r2, ip
 80003b6:	ea93 0f0c 	teqne	r3, ip
 80003ba:	d06f      	beq.n	800049c <__aeabi_fmul+0xf8>
 80003bc:	441a      	add	r2, r3
 80003be:	ea80 0c01 	eor.w	ip, r0, r1
 80003c2:	0240      	lsls	r0, r0, #9
 80003c4:	bf18      	it	ne
 80003c6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003ca:	d01e      	beq.n	800040a <__aeabi_fmul+0x66>
 80003cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003d0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003d4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003d8:	fba0 3101 	umull	r3, r1, r0, r1
 80003dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003e0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003e4:	bf3e      	ittt	cc
 80003e6:	0049      	lslcc	r1, r1, #1
 80003e8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003ec:	005b      	lslcc	r3, r3, #1
 80003ee:	ea40 0001 	orr.w	r0, r0, r1
 80003f2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003f6:	2afd      	cmp	r2, #253	; 0xfd
 80003f8:	d81d      	bhi.n	8000436 <__aeabi_fmul+0x92>
 80003fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000402:	bf08      	it	eq
 8000404:	f020 0001 	biceq.w	r0, r0, #1
 8000408:	4770      	bx	lr
 800040a:	f090 0f00 	teq	r0, #0
 800040e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000412:	bf08      	it	eq
 8000414:	0249      	lsleq	r1, r1, #9
 8000416:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800041a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800041e:	3a7f      	subs	r2, #127	; 0x7f
 8000420:	bfc2      	ittt	gt
 8000422:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000426:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800042a:	4770      	bxgt	lr
 800042c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000430:	f04f 0300 	mov.w	r3, #0
 8000434:	3a01      	subs	r2, #1
 8000436:	dc5d      	bgt.n	80004f4 <__aeabi_fmul+0x150>
 8000438:	f112 0f19 	cmn.w	r2, #25
 800043c:	bfdc      	itt	le
 800043e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000442:	4770      	bxle	lr
 8000444:	f1c2 0200 	rsb	r2, r2, #0
 8000448:	0041      	lsls	r1, r0, #1
 800044a:	fa21 f102 	lsr.w	r1, r1, r2
 800044e:	f1c2 0220 	rsb	r2, r2, #32
 8000452:	fa00 fc02 	lsl.w	ip, r0, r2
 8000456:	ea5f 0031 	movs.w	r0, r1, rrx
 800045a:	f140 0000 	adc.w	r0, r0, #0
 800045e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000462:	bf08      	it	eq
 8000464:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000468:	4770      	bx	lr
 800046a:	f092 0f00 	teq	r2, #0
 800046e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0040      	lsleq	r0, r0, #1
 8000476:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800047a:	3a01      	subeq	r2, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xce>
 800047e:	ea40 000c 	orr.w	r0, r0, ip
 8000482:	f093 0f00 	teq	r3, #0
 8000486:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800048a:	bf02      	ittt	eq
 800048c:	0049      	lsleq	r1, r1, #1
 800048e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000492:	3b01      	subeq	r3, #1
 8000494:	d0f9      	beq.n	800048a <__aeabi_fmul+0xe6>
 8000496:	ea41 010c 	orr.w	r1, r1, ip
 800049a:	e78f      	b.n	80003bc <__aeabi_fmul+0x18>
 800049c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	bf18      	it	ne
 80004a6:	ea93 0f0c 	teqne	r3, ip
 80004aa:	d00a      	beq.n	80004c2 <__aeabi_fmul+0x11e>
 80004ac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004b0:	bf18      	it	ne
 80004b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004b6:	d1d8      	bne.n	800046a <__aeabi_fmul+0xc6>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f090 0f00 	teq	r0, #0
 80004c6:	bf17      	itett	ne
 80004c8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004cc:	4608      	moveq	r0, r1
 80004ce:	f091 0f00 	teqne	r1, #0
 80004d2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004d6:	d014      	beq.n	8000502 <__aeabi_fmul+0x15e>
 80004d8:	ea92 0f0c 	teq	r2, ip
 80004dc:	d101      	bne.n	80004e2 <__aeabi_fmul+0x13e>
 80004de:	0242      	lsls	r2, r0, #9
 80004e0:	d10f      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004e2:	ea93 0f0c 	teq	r3, ip
 80004e6:	d103      	bne.n	80004f0 <__aeabi_fmul+0x14c>
 80004e8:	024b      	lsls	r3, r1, #9
 80004ea:	bf18      	it	ne
 80004ec:	4608      	movne	r0, r1
 80004ee:	d108      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004f0:	ea80 0001 	eor.w	r0, r0, r1
 80004f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000500:	4770      	bx	lr
 8000502:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000506:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800050a:	4770      	bx	lr

0800050c <__aeabi_drsub>:
 800050c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e002      	b.n	8000518 <__adddf3>
 8000512:	bf00      	nop

08000514 <__aeabi_dsub>:
 8000514:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000518 <__adddf3>:
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800051e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000522:	ea94 0f05 	teq	r4, r5
 8000526:	bf08      	it	eq
 8000528:	ea90 0f02 	teqeq	r0, r2
 800052c:	bf1f      	itttt	ne
 800052e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000532:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000536:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800053a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800053e:	f000 80e2 	beq.w	8000706 <__adddf3+0x1ee>
 8000542:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000546:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800054a:	bfb8      	it	lt
 800054c:	426d      	neglt	r5, r5
 800054e:	dd0c      	ble.n	800056a <__adddf3+0x52>
 8000550:	442c      	add	r4, r5
 8000552:	ea80 0202 	eor.w	r2, r0, r2
 8000556:	ea81 0303 	eor.w	r3, r1, r3
 800055a:	ea82 0000 	eor.w	r0, r2, r0
 800055e:	ea83 0101 	eor.w	r1, r3, r1
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	2d36      	cmp	r5, #54	; 0x36
 800056c:	bf88      	it	hi
 800056e:	bd30      	pophi	{r4, r5, pc}
 8000570:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000574:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000578:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800057c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000580:	d002      	beq.n	8000588 <__adddf3+0x70>
 8000582:	4240      	negs	r0, r0
 8000584:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000588:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800058c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000590:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000594:	d002      	beq.n	800059c <__adddf3+0x84>
 8000596:	4252      	negs	r2, r2
 8000598:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800059c:	ea94 0f05 	teq	r4, r5
 80005a0:	f000 80a7 	beq.w	80006f2 <__adddf3+0x1da>
 80005a4:	f1a4 0401 	sub.w	r4, r4, #1
 80005a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005ac:	db0d      	blt.n	80005ca <__adddf3+0xb2>
 80005ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005b2:	fa22 f205 	lsr.w	r2, r2, r5
 80005b6:	1880      	adds	r0, r0, r2
 80005b8:	f141 0100 	adc.w	r1, r1, #0
 80005bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c0:	1880      	adds	r0, r0, r2
 80005c2:	fa43 f305 	asr.w	r3, r3, r5
 80005c6:	4159      	adcs	r1, r3
 80005c8:	e00e      	b.n	80005e8 <__adddf3+0xd0>
 80005ca:	f1a5 0520 	sub.w	r5, r5, #32
 80005ce:	f10e 0e20 	add.w	lr, lr, #32
 80005d2:	2a01      	cmp	r2, #1
 80005d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d8:	bf28      	it	cs
 80005da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005de:	fa43 f305 	asr.w	r3, r3, r5
 80005e2:	18c0      	adds	r0, r0, r3
 80005e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	d507      	bpl.n	80005fe <__adddf3+0xe6>
 80005ee:	f04f 0e00 	mov.w	lr, #0
 80005f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80005fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000602:	d31b      	bcc.n	800063c <__adddf3+0x124>
 8000604:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000608:	d30c      	bcc.n	8000624 <__adddf3+0x10c>
 800060a:	0849      	lsrs	r1, r1, #1
 800060c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000610:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000614:	f104 0401 	add.w	r4, r4, #1
 8000618:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800061c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000620:	f080 809a 	bcs.w	8000758 <__adddf3+0x240>
 8000624:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000628:	bf08      	it	eq
 800062a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800062e:	f150 0000 	adcs.w	r0, r0, #0
 8000632:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000636:	ea41 0105 	orr.w	r1, r1, r5
 800063a:	bd30      	pop	{r4, r5, pc}
 800063c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000640:	4140      	adcs	r0, r0
 8000642:	eb41 0101 	adc.w	r1, r1, r1
 8000646:	3c01      	subs	r4, #1
 8000648:	bf28      	it	cs
 800064a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800064e:	d2e9      	bcs.n	8000624 <__adddf3+0x10c>
 8000650:	f091 0f00 	teq	r1, #0
 8000654:	bf04      	itt	eq
 8000656:	4601      	moveq	r1, r0
 8000658:	2000      	moveq	r0, #0
 800065a:	fab1 f381 	clz	r3, r1
 800065e:	bf08      	it	eq
 8000660:	3320      	addeq	r3, #32
 8000662:	f1a3 030b 	sub.w	r3, r3, #11
 8000666:	f1b3 0220 	subs.w	r2, r3, #32
 800066a:	da0c      	bge.n	8000686 <__adddf3+0x16e>
 800066c:	320c      	adds	r2, #12
 800066e:	dd08      	ble.n	8000682 <__adddf3+0x16a>
 8000670:	f102 0c14 	add.w	ip, r2, #20
 8000674:	f1c2 020c 	rsb	r2, r2, #12
 8000678:	fa01 f00c 	lsl.w	r0, r1, ip
 800067c:	fa21 f102 	lsr.w	r1, r1, r2
 8000680:	e00c      	b.n	800069c <__adddf3+0x184>
 8000682:	f102 0214 	add.w	r2, r2, #20
 8000686:	bfd8      	it	le
 8000688:	f1c2 0c20 	rsble	ip, r2, #32
 800068c:	fa01 f102 	lsl.w	r1, r1, r2
 8000690:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000694:	bfdc      	itt	le
 8000696:	ea41 010c 	orrle.w	r1, r1, ip
 800069a:	4090      	lslle	r0, r2
 800069c:	1ae4      	subs	r4, r4, r3
 800069e:	bfa2      	ittt	ge
 80006a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006a4:	4329      	orrge	r1, r5
 80006a6:	bd30      	popge	{r4, r5, pc}
 80006a8:	ea6f 0404 	mvn.w	r4, r4
 80006ac:	3c1f      	subs	r4, #31
 80006ae:	da1c      	bge.n	80006ea <__adddf3+0x1d2>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc0e      	bgt.n	80006d2 <__adddf3+0x1ba>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0220 	rsb	r2, r4, #32
 80006bc:	fa20 f004 	lsr.w	r0, r0, r4
 80006c0:	fa01 f302 	lsl.w	r3, r1, r2
 80006c4:	ea40 0003 	orr.w	r0, r0, r3
 80006c8:	fa21 f304 	lsr.w	r3, r1, r4
 80006cc:	ea45 0103 	orr.w	r1, r5, r3
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	f1c4 040c 	rsb	r4, r4, #12
 80006d6:	f1c4 0220 	rsb	r2, r4, #32
 80006da:	fa20 f002 	lsr.w	r0, r0, r2
 80006de:	fa01 f304 	lsl.w	r3, r1, r4
 80006e2:	ea40 0003 	orr.w	r0, r0, r3
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	fa21 f004 	lsr.w	r0, r1, r4
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	f094 0f00 	teq	r4, #0
 80006f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006fa:	bf06      	itte	eq
 80006fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000700:	3401      	addeq	r4, #1
 8000702:	3d01      	subne	r5, #1
 8000704:	e74e      	b.n	80005a4 <__adddf3+0x8c>
 8000706:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800070a:	bf18      	it	ne
 800070c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000710:	d029      	beq.n	8000766 <__adddf3+0x24e>
 8000712:	ea94 0f05 	teq	r4, r5
 8000716:	bf08      	it	eq
 8000718:	ea90 0f02 	teqeq	r0, r2
 800071c:	d005      	beq.n	800072a <__adddf3+0x212>
 800071e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000722:	bf04      	itt	eq
 8000724:	4619      	moveq	r1, r3
 8000726:	4610      	moveq	r0, r2
 8000728:	bd30      	pop	{r4, r5, pc}
 800072a:	ea91 0f03 	teq	r1, r3
 800072e:	bf1e      	ittt	ne
 8000730:	2100      	movne	r1, #0
 8000732:	2000      	movne	r0, #0
 8000734:	bd30      	popne	{r4, r5, pc}
 8000736:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800073a:	d105      	bne.n	8000748 <__adddf3+0x230>
 800073c:	0040      	lsls	r0, r0, #1
 800073e:	4149      	adcs	r1, r1
 8000740:	bf28      	it	cs
 8000742:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd30      	pop	{r4, r5, pc}
 8000748:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800074c:	bf3c      	itt	cc
 800074e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000752:	bd30      	popcc	{r4, r5, pc}
 8000754:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000758:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800076a:	bf1a      	itte	ne
 800076c:	4619      	movne	r1, r3
 800076e:	4610      	movne	r0, r2
 8000770:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000774:	bf1c      	itt	ne
 8000776:	460b      	movne	r3, r1
 8000778:	4602      	movne	r2, r0
 800077a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800077e:	bf06      	itte	eq
 8000780:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000784:	ea91 0f03 	teqeq	r1, r3
 8000788:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	bf00      	nop

08000790 <__aeabi_ui2d>:
 8000790:	f090 0f00 	teq	r0, #0
 8000794:	bf04      	itt	eq
 8000796:	2100      	moveq	r1, #0
 8000798:	4770      	bxeq	lr
 800079a:	b530      	push	{r4, r5, lr}
 800079c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a4:	f04f 0500 	mov.w	r5, #0
 80007a8:	f04f 0100 	mov.w	r1, #0
 80007ac:	e750      	b.n	8000650 <__adddf3+0x138>
 80007ae:	bf00      	nop

080007b0 <__aeabi_i2d>:
 80007b0:	f090 0f00 	teq	r0, #0
 80007b4:	bf04      	itt	eq
 80007b6:	2100      	moveq	r1, #0
 80007b8:	4770      	bxeq	lr
 80007ba:	b530      	push	{r4, r5, lr}
 80007bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007c8:	bf48      	it	mi
 80007ca:	4240      	negmi	r0, r0
 80007cc:	f04f 0100 	mov.w	r1, #0
 80007d0:	e73e      	b.n	8000650 <__adddf3+0x138>
 80007d2:	bf00      	nop

080007d4 <__aeabi_f2d>:
 80007d4:	0042      	lsls	r2, r0, #1
 80007d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007da:	ea4f 0131 	mov.w	r1, r1, rrx
 80007de:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007e2:	bf1f      	itttt	ne
 80007e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007f0:	4770      	bxne	lr
 80007f2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007f6:	bf08      	it	eq
 80007f8:	4770      	bxeq	lr
 80007fa:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007fe:	bf04      	itt	eq
 8000800:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000804:	4770      	bxeq	lr
 8000806:	b530      	push	{r4, r5, lr}
 8000808:	f44f 7460 	mov.w	r4, #896	; 0x380
 800080c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000814:	e71c      	b.n	8000650 <__adddf3+0x138>
 8000816:	bf00      	nop

08000818 <__aeabi_ul2d>:
 8000818:	ea50 0201 	orrs.w	r2, r0, r1
 800081c:	bf08      	it	eq
 800081e:	4770      	bxeq	lr
 8000820:	b530      	push	{r4, r5, lr}
 8000822:	f04f 0500 	mov.w	r5, #0
 8000826:	e00a      	b.n	800083e <__aeabi_l2d+0x16>

08000828 <__aeabi_l2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000836:	d502      	bpl.n	800083e <__aeabi_l2d+0x16>
 8000838:	4240      	negs	r0, r0
 800083a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800083e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000842:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000846:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800084a:	f43f aed8 	beq.w	80005fe <__adddf3+0xe6>
 800084e:	f04f 0203 	mov.w	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000866:	f1c2 0320 	rsb	r3, r2, #32
 800086a:	fa00 fc03 	lsl.w	ip, r0, r3
 800086e:	fa20 f002 	lsr.w	r0, r0, r2
 8000872:	fa01 fe03 	lsl.w	lr, r1, r3
 8000876:	ea40 000e 	orr.w	r0, r0, lr
 800087a:	fa21 f102 	lsr.w	r1, r1, r2
 800087e:	4414      	add	r4, r2
 8000880:	e6bd      	b.n	80005fe <__adddf3+0xe6>
 8000882:	bf00      	nop

08000884 <__aeabi_d2f>:
 8000884:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000888:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800088c:	bf24      	itt	cs
 800088e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000892:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000896:	d90d      	bls.n	80008b4 <__aeabi_d2f+0x30>
 8000898:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800089c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008a0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008a4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80008a8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008ac:	bf08      	it	eq
 80008ae:	f020 0001 	biceq.w	r0, r0, #1
 80008b2:	4770      	bx	lr
 80008b4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80008b8:	d121      	bne.n	80008fe <__aeabi_d2f+0x7a>
 80008ba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80008be:	bfbc      	itt	lt
 80008c0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80008c4:	4770      	bxlt	lr
 80008c6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008ce:	f1c2 0218 	rsb	r2, r2, #24
 80008d2:	f1c2 0c20 	rsb	ip, r2, #32
 80008d6:	fa10 f30c 	lsls.w	r3, r0, ip
 80008da:	fa20 f002 	lsr.w	r0, r0, r2
 80008de:	bf18      	it	ne
 80008e0:	f040 0001 	orrne.w	r0, r0, #1
 80008e4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008ec:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008f0:	ea40 000c 	orr.w	r0, r0, ip
 80008f4:	fa23 f302 	lsr.w	r3, r3, r2
 80008f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008fc:	e7cc      	b.n	8000898 <__aeabi_d2f+0x14>
 80008fe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000902:	d107      	bne.n	8000914 <__aeabi_d2f+0x90>
 8000904:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000908:	bf1e      	ittt	ne
 800090a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800090e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000912:	4770      	bxne	lr
 8000914:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000918:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800091c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop

08000924 <__gesf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpsf2+0x4>
 800092a:	bf00      	nop

0800092c <__lesf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpsf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpsf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000940:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000944:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000948:	bf18      	it	ne
 800094a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800094e:	d011      	beq.n	8000974 <__cmpsf2+0x40>
 8000950:	b001      	add	sp, #4
 8000952:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000956:	bf18      	it	ne
 8000958:	ea90 0f01 	teqne	r0, r1
 800095c:	bf58      	it	pl
 800095e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000962:	bf88      	it	hi
 8000964:	17c8      	asrhi	r0, r1, #31
 8000966:	bf38      	it	cc
 8000968:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800096c:	bf18      	it	ne
 800096e:	f040 0001 	orrne.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000978:	d102      	bne.n	8000980 <__cmpsf2+0x4c>
 800097a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800097e:	d105      	bne.n	800098c <__cmpsf2+0x58>
 8000980:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000984:	d1e4      	bne.n	8000950 <__cmpsf2+0x1c>
 8000986:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800098a:	d0e1      	beq.n	8000950 <__cmpsf2+0x1c>
 800098c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_cfrcmple>:
 8000994:	4684      	mov	ip, r0
 8000996:	4608      	mov	r0, r1
 8000998:	4661      	mov	r1, ip
 800099a:	e7ff      	b.n	800099c <__aeabi_cfcmpeq>

0800099c <__aeabi_cfcmpeq>:
 800099c:	b50f      	push	{r0, r1, r2, r3, lr}
 800099e:	f7ff ffc9 	bl	8000934 <__cmpsf2>
 80009a2:	2800      	cmp	r0, #0
 80009a4:	bf48      	it	mi
 80009a6:	f110 0f00 	cmnmi.w	r0, #0
 80009aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080009ac <__aeabi_fcmpeq>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff fff4 	bl	800099c <__aeabi_cfcmpeq>
 80009b4:	bf0c      	ite	eq
 80009b6:	2001      	moveq	r0, #1
 80009b8:	2000      	movne	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_fcmplt>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffea 	bl	800099c <__aeabi_cfcmpeq>
 80009c8:	bf34      	ite	cc
 80009ca:	2001      	movcc	r0, #1
 80009cc:	2000      	movcs	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_fcmple>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffe0 	bl	800099c <__aeabi_cfcmpeq>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_fcmpge>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffd2 	bl	8000994 <__aeabi_cfrcmple>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_fcmpgt>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffc8 	bl	8000994 <__aeabi_cfrcmple>
 8000a04:	bf34      	ite	cc
 8000a06:	2001      	movcc	r0, #1
 8000a08:	2000      	movcs	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_f2iz>:
 8000a10:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a14:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a18:	d30f      	bcc.n	8000a3a <__aeabi_f2iz+0x2a>
 8000a1a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a1e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a22:	d90d      	bls.n	8000a40 <__aeabi_f2iz+0x30>
 8000a24:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a30:	fa23 f002 	lsr.w	r0, r3, r2
 8000a34:	bf18      	it	ne
 8000a36:	4240      	negne	r0, r0
 8000a38:	4770      	bx	lr
 8000a3a:	f04f 0000 	mov.w	r0, #0
 8000a3e:	4770      	bx	lr
 8000a40:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a44:	d101      	bne.n	8000a4a <__aeabi_f2iz+0x3a>
 8000a46:	0242      	lsls	r2, r0, #9
 8000a48:	d105      	bne.n	8000a56 <__aeabi_f2iz+0x46>
 8000a4a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a4e:	bf08      	it	eq
 8000a50:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_f2uiz>:
 8000a5c:	0042      	lsls	r2, r0, #1
 8000a5e:	d20e      	bcs.n	8000a7e <__aeabi_f2uiz+0x22>
 8000a60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a64:	d30b      	bcc.n	8000a7e <__aeabi_f2uiz+0x22>
 8000a66:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a6e:	d409      	bmi.n	8000a84 <__aeabi_f2uiz+0x28>
 8000a70:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a78:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7c:	4770      	bx	lr
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	4770      	bx	lr
 8000a84:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a88:	d101      	bne.n	8000a8e <__aeabi_f2uiz+0x32>
 8000a8a:	0242      	lsls	r2, r0, #9
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_f2uiz+0x38>
 8000a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <Delay>:
 * @Param counts: Number of milliseconds
 * Returns: nothing
 */
//TODO: Rewrite this function to use Timing Interrupts
void Delay(uint32_t counts)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint16_t j;
	for (i = 0; i < counts; i++)
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	e00c      	b.n	8000ac4 <Delay+0x28>
	{
		for(j = 0; j<16000; j++){}
 8000aaa:	2300      	movs	r3, #0
 8000aac:	817b      	strh	r3, [r7, #10]
 8000aae:	e002      	b.n	8000ab6 <Delay+0x1a>
 8000ab0:	897b      	ldrh	r3, [r7, #10]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	817b      	strh	r3, [r7, #10]
 8000ab6:	897b      	ldrh	r3, [r7, #10]
 8000ab8:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000abc:	d3f8      	bcc.n	8000ab0 <Delay+0x14>
	for (i = 0; i < counts; i++)
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d3ee      	bcc.n	8000aaa <Delay+0xe>
	}

}
 8000acc:	bf00      	nop
 8000ace:	bf00      	nop
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <MicrosecondDelay>:
 * @Param counts: Number of microseconds
 * Returns: nothing
 */
//TODO: Rewrite this function to use Timing Interrupts
void MicrosecondDelay(uint32_t counts)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint8_t j;

	for (i = 0; i < counts; i++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	e00b      	b.n	8000afe <MicrosecondDelay+0x26>
	{
		for (j = 0; j<16; j++){}
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	72fb      	strb	r3, [r7, #11]
 8000aea:	e002      	b.n	8000af2 <MicrosecondDelay+0x1a>
 8000aec:	7afb      	ldrb	r3, [r7, #11]
 8000aee:	3301      	adds	r3, #1
 8000af0:	72fb      	strb	r3, [r7, #11]
 8000af2:	7afb      	ldrb	r3, [r7, #11]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d9f9      	bls.n	8000aec <MicrosecondDelay+0x14>
	for (i = 0; i < counts; i++)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	3301      	adds	r3, #1
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d3ef      	bcc.n	8000ae6 <MicrosecondDelay+0xe>
	}
}
 8000b06:	bf00      	nop
 8000b08:	bf00      	nop
 8000b0a:	3714      	adds	r7, #20
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bc80      	pop	{r7}
 8000b10:	4770      	bx	lr

08000b12 <MoveCursor>:
  * Moves cursor to the position on the screen determined by XY Coordinates
  * @Param x: x-coordinate
  * @Param y: y-coordinate
  */
void MoveCursor(uint8_t x, uint8_t y)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b084      	sub	sp, #16
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	4603      	mov	r3, r0
 8000b1a:	460a      	mov	r2, r1
 8000b1c:	71fb      	strb	r3, [r7, #7]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	71bb      	strb	r3, [r7, #6]
     * Row major:
     * 0 1 2 3 4
     * 5 6 7 8 9
     *
     */
    uint16_t offset = 40*y + x;
 8000b22:	79bb      	ldrb	r3, [r7, #6]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	461a      	mov	r2, r3
 8000b28:	0092      	lsls	r2, r2, #2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	00db      	lsls	r3, r3, #3
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	4413      	add	r3, r2
 8000b36:	81fb      	strh	r3, [r7, #14]

    TransmitCommand(0x46);
 8000b38:	2046      	movs	r0, #70	; 0x46
 8000b3a:	f000 fabd 	bl	80010b8 <TransmitCommand>
    // The CSRW register is 2 bytes long, so the first parameter
    // is the first byte and the second parameter is the second
    // byte
    TransmitCommandParameter(offset&0xFF);
 8000b3e:	89fb      	ldrh	r3, [r7, #14]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 fad6 	bl	80010f4 <TransmitCommandParameter>
    TransmitCommandParameter(offset >> 8);
 8000b48:	89fb      	ldrh	r3, [r7, #14]
 8000b4a:	0a1b      	lsrs	r3, r3, #8
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 facf 	bl	80010f4 <TransmitCommandParameter>
}
 8000b56:	bf00      	nop
 8000b58:	3710      	adds	r7, #16
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <ClearScreen>:

 /**
 * Purpose: Prints 1200 " " characters to clear the screen
 */
void ClearScreen()
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
    //Set cursor to start position
    MoveCursor(0, 0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff ffd3 	bl	8000b12 <MoveCursor>

    //replace all characters with spaces
    TransmitCommand(0x42);
 8000b6c:	2042      	movs	r0, #66	; 0x42
 8000b6e:	f000 faa3 	bl	80010b8 <TransmitCommand>
    for (uint16_t i = 0; i < 1200; i++)
 8000b72:	2300      	movs	r3, #0
 8000b74:	80fb      	strh	r3, [r7, #6]
 8000b76:	e005      	b.n	8000b84 <ClearScreen+0x26>
    {
        TransmitCommandParameter(0x20);
 8000b78:	2020      	movs	r0, #32
 8000b7a:	f000 fabb 	bl	80010f4 <TransmitCommandParameter>
    for (uint16_t i = 0; i < 1200; i++)
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	3301      	adds	r3, #1
 8000b82:	80fb      	strh	r3, [r7, #6]
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000b8a:	d3f5      	bcc.n	8000b78 <ClearScreen+0x1a>
    }
    MoveCursor(0, 0);
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f7ff ffbf 	bl	8000b12 <MoveCursor>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <SaveCharacterToRAM>:
  * @Param bitmap: An array of the bitmap of that particular subcharacter
  * @Param offset: Some offset number
  * Returns: nothing
  */
void SaveCharacterToRAM(uint8_t* bitmap, uint8_t offset)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
    TransmitCommand(0x46);
 8000ba8:	2046      	movs	r0, #70	; 0x46
 8000baa:	f000 fa85 	bl	80010b8 <TransmitCommand>
    TransmitCommandParameter(offset);
 8000bae:	78fb      	ldrb	r3, [r7, #3]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 fa9f 	bl	80010f4 <TransmitCommandParameter>
    TransmitCommandParameter(0x48);
 8000bb6:	2048      	movs	r0, #72	; 0x48
 8000bb8:	f000 fa9c 	bl	80010f4 <TransmitCommandParameter>
    TransmitCommand(0x42);
 8000bbc:	2042      	movs	r0, #66	; 0x42
 8000bbe:	f000 fa7b 	bl	80010b8 <TransmitCommand>

    for (int i = 0; i < BYTEPERBITMAP; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	e009      	b.n	8000bdc <SaveCharacterToRAM+0x40>
    {
        TransmitCommandParameter(bitmap[i]);
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f000 fa8f 	bl	80010f4 <TransmitCommandParameter>
    for (int i = 0; i < BYTEPERBITMAP; i++)
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2b0f      	cmp	r3, #15
 8000be0:	ddf2      	ble.n	8000bc8 <SaveCharacterToRAM+0x2c>
    }
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <CharacterBitMaps>:

/**
 * Writes custom bitmaps to the LCD screen RAM
 */
void CharacterBitMaps(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b0c2      	sub	sp, #264	; 0x108
 8000bf0:	af00      	add	r7, sp, #0
    uint8_t bitmap[16][BYTEPERBITMAP] = {{0x7E, 0x7E, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x7E, 0x7E},
 8000bf2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000bf6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000bfa:	4a1a      	ldr	r2, [pc, #104]	; (8000c64 <CharacterBitMaps+0x78>)
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	4611      	mov	r1, r2
 8000c00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c04:	461a      	mov	r2, r3
 8000c06:	f002 ffbf 	bl	8003b88 <memcpy>
                                    {0x00, 0x62, 0x62, 0x62, 0x66, 0x66, 0x66, 0x6C, 0x6C, 0x6C, 0x70, 0x70, 0x70, 0x60, 0x60, 0x00},
                                    {0x00, 0x60, 0x60, 0x70, 0x70, 0x78, 0x6C, 0x6C, 0x6C, 0x66, 0x66, 0x66, 0x67, 0x67, 0x61, 0x00},
                                    {0x00, 0x46, 0x46, 0x46, 0x66, 0x66, 0x66, 0x36, 0x36, 0x36, 0x0E, 0x0E, 0x0E, 0x06, 0x06, 0x00},
                                    {0xC0, 0xE0, 0x60, 0x30, 0x30, 0x30, 0x18, 0x18, 0x0C, 0x0C, 0x04, 0x06, 0x06, 0x06, 0x07, 0x03},
                                    {0x03, 0x07, 0x06, 0x06, 0x0C, 0x0C, 0x18, 0x18, 0x18, 0x30, 0x30, 0x60, 0x60, 0x60, 0xE0, 0xC0}};
    TransmitCommand(0x5C);
 8000c0a:	205c      	movs	r0, #92	; 0x5c
 8000c0c:	f000 fa54 	bl	80010b8 <TransmitCommand>
    TransmitCommandParameter(0x00);
 8000c10:	2000      	movs	r0, #0
 8000c12:	f000 fa6f 	bl	80010f4 <TransmitCommandParameter>
    TransmitCommandParameter(0x40);
 8000c16:	2040      	movs	r0, #64	; 0x40
 8000c18:	f000 fa6c 	bl	80010f4 <TransmitCommandParameter>
    TransmitCommand(0x4C);
 8000c1c:	204c      	movs	r0, #76	; 0x4c
 8000c1e:	f000 fa4b 	bl	80010b8 <TransmitCommand>

    for (uint8_t i = 0; i < 16; i++)
 8000c22:	2300      	movs	r3, #0
 8000c24:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8000c28:	e011      	b.n	8000c4e <CharacterBitMaps+0x62>
    {
        SaveCharacterToRAM(bitmap[i], i*BYTEPERBITMAP);
 8000c2a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8000c2e:	1d3a      	adds	r2, r7, #4
 8000c30:	011b      	lsls	r3, r3, #4
 8000c32:	441a      	add	r2, r3
 8000c34:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8000c38:	011b      	lsls	r3, r3, #4
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4610      	mov	r0, r2
 8000c40:	f7ff ffac 	bl	8000b9c <SaveCharacterToRAM>
    for (uint8_t i = 0; i < 16; i++)
 8000c44:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8000c48:	3301      	adds	r3, #1
 8000c4a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8000c4e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8000c52:	2b0f      	cmp	r3, #15
 8000c54:	d9e9      	bls.n	8000c2a <CharacterBitMaps+0x3e>
    }
}
 8000c56:	bf00      	nop
 8000c58:	bf00      	nop
 8000c5a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	08003bcc 	.word	0x08003bcc

08000c68 <OutputString>:
 * @Param starting_x: x-coordinate to write the string to
 * @Param starting_y: y-coordinate to write the string to
 * Returns: nothing
 */
void OutputString(char Str[], uint8_t starting_x, uint8_t starting_y)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	70fb      	strb	r3, [r7, #3]
 8000c74:	4613      	mov	r3, r2
 8000c76:	70bb      	strb	r3, [r7, #2]
                        {0x82,0x86,0x80,0x81}, {0x86,0x83,0x20,0x89}, {0x80,0x81,0x84,0x85}, {0x80,0x81,0x20,0x89}, //6 7 8 9
                        {0x20,0x20,0x20,0x20}, {0x20,0x20,0x2E,0x20}, {0x2E,0x20,0x2E,0x20}, {0x87,0x87,0x86,0x86}, //SPACE, ., :, -
                        };

    uint8_t temp;
    uint8_t x = starting_x;
 8000c78:	78fb      	ldrb	r3, [r7, #3]
 8000c7a:	73bb      	strb	r3, [r7, #14]

    TransmitCommand(0x4C);                                  //Set the cursor direction to "Right"
 8000c7c:	204c      	movs	r0, #76	; 0x4c
 8000c7e:	f000 fa1b 	bl	80010b8 <TransmitCommand>

    for (uint8_t c = 0; c < Str[c] != '\0'; c++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	737b      	strb	r3, [r7, #13]
 8000c86:	e069      	b.n	8000d5c <OutputString+0xf4>
    {
        MoveCursor(x, starting_y);
 8000c88:	78ba      	ldrb	r2, [r7, #2]
 8000c8a:	7bbb      	ldrb	r3, [r7, #14]
 8000c8c:	4611      	mov	r1, r2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff ff3f 	bl	8000b12 <MoveCursor>
        temp = (uint8_t) Str[c];
 8000c94:	7b7b      	ldrb	r3, [r7, #13]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	73fb      	strb	r3, [r7, #15]
        if (temp == 32)
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	2b20      	cmp	r3, #32
 8000ca2:	d102      	bne.n	8000caa <OutputString+0x42>
        {
            temp = 36;                  //if character is " "
 8000ca4:	2324      	movs	r3, #36	; 0x24
 8000ca6:	73fb      	strb	r3, [r7, #15]
 8000ca8:	e025      	b.n	8000cf6 <OutputString+0x8e>
        }
        else if (temp == 58)
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	2b3a      	cmp	r3, #58	; 0x3a
 8000cae:	d102      	bne.n	8000cb6 <OutputString+0x4e>
        {
            temp = 38;                  //if character is ":"
 8000cb0:	2326      	movs	r3, #38	; 0x26
 8000cb2:	73fb      	strb	r3, [r7, #15]
 8000cb4:	e01f      	b.n	8000cf6 <OutputString+0x8e>
        }
        else if (temp == 46)
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b2e      	cmp	r3, #46	; 0x2e
 8000cba:	d102      	bne.n	8000cc2 <OutputString+0x5a>
        {
            temp = 37;                  //if character is "."
 8000cbc:	2325      	movs	r3, #37	; 0x25
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e019      	b.n	8000cf6 <OutputString+0x8e>
        }
		else if (temp == 45)
 8000cc2:	7bfb      	ldrb	r3, [r7, #15]
 8000cc4:	2b2d      	cmp	r3, #45	; 0x2d
 8000cc6:	d102      	bne.n	8000cce <OutputString+0x66>
		{
			temp = 39;	                //if character is "-"
 8000cc8:	2327      	movs	r3, #39	; 0x27
 8000cca:	73fb      	strb	r3, [r7, #15]
 8000ccc:	e013      	b.n	8000cf6 <OutputString+0x8e>
		}
        else if (temp <= 57)
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	2b39      	cmp	r3, #57	; 0x39
 8000cd2:	d803      	bhi.n	8000cdc <OutputString+0x74>
        {
            temp -= OFFSET_NUMERIC;     //if character is between "0" and "9"
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	3b16      	subs	r3, #22
 8000cd8:	73fb      	strb	r3, [r7, #15]
 8000cda:	e00c      	b.n	8000cf6 <OutputString+0x8e>
        }
        else if (temp <= 90)
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	2b5a      	cmp	r3, #90	; 0x5a
 8000ce0:	d803      	bhi.n	8000cea <OutputString+0x82>
        {
            temp -= OFFSET_CAPITAL;     //if character is between "A" and "Z"
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	3b41      	subs	r3, #65	; 0x41
 8000ce6:	73fb      	strb	r3, [r7, #15]
 8000ce8:	e005      	b.n	8000cf6 <OutputString+0x8e>
        }
        else if (temp <= 122)
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	2b7a      	cmp	r3, #122	; 0x7a
 8000cee:	d802      	bhi.n	8000cf6 <OutputString+0x8e>
        {
            temp -= OFFSET_LOWCASE;     //if character is between "a" and "z"
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	3b61      	subs	r3, #97	; 0x61
 8000cf4:	73fb      	strb	r3, [r7, #15]
        * |C D|
        *  - -
        * (4 subcharacters, in that order)     *
        ***********************************/

        TransmitCommand(0x42);                                  //print subcharacers A and B
 8000cf6:	2042      	movs	r0, #66	; 0x42
 8000cf8:	f000 f9de 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(LOOKUPTABLE[temp][0]);
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	4a1d      	ldr	r2, [pc, #116]	; (8000d74 <OutputString+0x10c>)
 8000d00:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 f9f5 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(LOOKUPTABLE[temp][1]);
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	4a19      	ldr	r2, [pc, #100]	; (8000d74 <OutputString+0x10c>)
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	785b      	ldrb	r3, [r3, #1]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 f9ed 	bl	80010f4 <TransmitCommandParameter>

        MoveCursor(x, starting_y + 1);
 8000d1a:	78bb      	ldrb	r3, [r7, #2]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	7bbb      	ldrb	r3, [r7, #14]
 8000d22:	4611      	mov	r1, r2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fef4 	bl	8000b12 <MoveCursor>

        TransmitCommand(0x42);                                  //print the subcharacters C and D
 8000d2a:	2042      	movs	r0, #66	; 0x42
 8000d2c:	f000 f9c4 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(LOOKUPTABLE[temp][2]);
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	4a10      	ldr	r2, [pc, #64]	; (8000d74 <OutputString+0x10c>)
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	789b      	ldrb	r3, [r3, #2]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 f9da 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(LOOKUPTABLE[temp][3]);
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	4a0c      	ldr	r2, [pc, #48]	; (8000d74 <OutputString+0x10c>)
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	4413      	add	r3, r2
 8000d48:	78db      	ldrb	r3, [r3, #3]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f9d2 	bl	80010f4 <TransmitCommandParameter>

        x += 3;
 8000d50:	7bbb      	ldrb	r3, [r7, #14]
 8000d52:	3303      	adds	r3, #3
 8000d54:	73bb      	strb	r3, [r7, #14]
    for (uint8_t c = 0; c < Str[c] != '\0'; c++)
 8000d56:	7b7b      	ldrb	r3, [r7, #13]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	737b      	strb	r3, [r7, #13]
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	7b7a      	ldrb	r2, [r7, #13]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d38e      	bcc.n	8000c88 <OutputString+0x20>
    }
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000000 	.word	0x20000000

08000d78 <OutputPaddedInteger>:
 * @Param x: x-coordinate to write the character
 * @Param y: y-coordinate to write the character
 * Returns: nothing
 */
void OutputPaddedInteger(int32_t num, uint8_t dec, uint8_t decimal_en, uint8_t x, uint8_t y)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	4608      	mov	r0, r1
 8000d82:	4611      	mov	r1, r2
 8000d84:	461a      	mov	r2, r3
 8000d86:	4603      	mov	r3, r0
 8000d88:	70fb      	strb	r3, [r7, #3]
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	70bb      	strb	r3, [r7, #2]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	707b      	strb	r3, [r7, #1]
	uint8_t i;
    char str[5] = {' ',' ',' ',' ','\0'};
 8000d92:	4a3e      	ldr	r2, [pc, #248]	; (8000e8c <OutputPaddedInteger+0x114>)
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d9c:	6018      	str	r0, [r3, #0]
 8000d9e:	3304      	adds	r3, #4
 8000da0:	7019      	strb	r1, [r3, #0]
	char decplace[2] = {' ', '\0'};
 8000da2:	2320      	movs	r3, #32
 8000da4:	81bb      	strh	r3, [r7, #12]

    if (num < 0)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	da0c      	bge.n	8000dc6 <OutputPaddedInteger+0x4e>
    {
    	if (num > -99) str[1] = '-'; // make negative closer to number if only 2 digits
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f113 0f62 	cmn.w	r3, #98	; 0x62
 8000db2:	db02      	blt.n	8000dba <OutputPaddedInteger+0x42>
 8000db4:	232d      	movs	r3, #45	; 0x2d
 8000db6:	747b      	strb	r3, [r7, #17]
 8000db8:	e001      	b.n	8000dbe <OutputPaddedInteger+0x46>
    	else str[0] = '-';
 8000dba:	232d      	movs	r3, #45	; 0x2d
 8000dbc:	743b      	strb	r3, [r7, #16]
        num = -1 * num;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	425b      	negs	r3, r3
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	e004      	b.n	8000dd0 <OutputPaddedInteger+0x58>
    }
	else if (num == 0)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d101      	bne.n	8000dd0 <OutputPaddedInteger+0x58>
	{
		str[3] = '0';
 8000dcc:	2330      	movs	r3, #48	; 0x30
 8000dce:	74fb      	strb	r3, [r7, #19]
	}

	if (num > 999)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dd6:	db02      	blt.n	8000dde <OutputPaddedInteger+0x66>
	{
		num = 999;
 8000dd8:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000ddc:	607b      	str	r3, [r7, #4]
	}

    for (i = 3; num != 0; i--)
 8000dde:	2303      	movs	r3, #3
 8000de0:	75fb      	strb	r3, [r7, #23]
 8000de2:	e01d      	b.n	8000e20 <OutputPaddedInteger+0xa8>
    {
        str[i] = "0123456789"[num%10];
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <OutputPaddedInteger+0x118>)
 8000de8:	fb83 2301 	smull	r2, r3, r3, r1
 8000dec:	109a      	asrs	r2, r3, #2
 8000dee:	17cb      	asrs	r3, r1, #31
 8000df0:	1ad2      	subs	r2, r2, r3
 8000df2:	4613      	mov	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	1aca      	subs	r2, r1, r3
 8000dfc:	7dfb      	ldrb	r3, [r7, #23]
 8000dfe:	4925      	ldr	r1, [pc, #148]	; (8000e94 <OutputPaddedInteger+0x11c>)
 8000e00:	5c8a      	ldrb	r2, [r1, r2]
 8000e02:	3318      	adds	r3, #24
 8000e04:	443b      	add	r3, r7
 8000e06:	f803 2c08 	strb.w	r2, [r3, #-8]
        num = num/10;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a20      	ldr	r2, [pc, #128]	; (8000e90 <OutputPaddedInteger+0x118>)
 8000e0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e12:	1092      	asrs	r2, r2, #2
 8000e14:	17db      	asrs	r3, r3, #31
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	607b      	str	r3, [r7, #4]
    for (i = 3; num != 0; i--)
 8000e1a:	7dfb      	ldrb	r3, [r7, #23]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	75fb      	strb	r3, [r7, #23]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1de      	bne.n	8000de4 <OutputPaddedInteger+0x6c>
    }

    OutputString(str, x, y);
 8000e26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e2a:	7879      	ldrb	r1, [r7, #1]
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff ff19 	bl	8000c68 <OutputString>

    // If decimal_en = 0, skip decimal output
    if (!decimal_en) return;
 8000e36:	78bb      	ldrb	r3, [r7, #2]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d022      	beq.n	8000e82 <OutputPaddedInteger+0x10a>

    //Output 1 decimal place
    OutputString(".", x + 12, y);
 8000e3c:	787b      	ldrb	r3, [r7, #1]
 8000e3e:	330c      	adds	r3, #12
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e46:	4619      	mov	r1, r3
 8000e48:	4813      	ldr	r0, [pc, #76]	; (8000e98 <OutputPaddedInteger+0x120>)
 8000e4a:	f7ff ff0d 	bl	8000c68 <OutputString>

    dec = dec % 10;
 8000e4e:	78fa      	ldrb	r2, [r7, #3]
 8000e50:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <OutputPaddedInteger+0x124>)
 8000e52:	fba3 1302 	umull	r1, r3, r3, r2
 8000e56:	08d9      	lsrs	r1, r3, #3
 8000e58:	460b      	mov	r3, r1
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	440b      	add	r3, r1
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	70fb      	strb	r3, [r7, #3]

    decplace[0] = "0123456789"[dec];
 8000e64:	78fb      	ldrb	r3, [r7, #3]
 8000e66:	4a0b      	ldr	r2, [pc, #44]	; (8000e94 <OutputPaddedInteger+0x11c>)
 8000e68:	5cd3      	ldrb	r3, [r2, r3]
 8000e6a:	733b      	strb	r3, [r7, #12]
    OutputString(decplace, x + 15, y);
 8000e6c:	787b      	ldrb	r3, [r7, #1]
 8000e6e:	330f      	adds	r3, #15
 8000e70:	b2d9      	uxtb	r1, r3
 8000e72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e76:	f107 030c 	add.w	r3, r7, #12
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fef4 	bl	8000c68 <OutputString>
 8000e80:	e000      	b.n	8000e84 <OutputPaddedInteger+0x10c>
    if (!decimal_en) return;
 8000e82:	bf00      	nop
}
 8000e84:	3718      	adds	r7, #24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	08003cd0 	.word	0x08003cd0
 8000e90:	66666667 	.word	0x66666667
 8000e94:	08003cd8 	.word	0x08003cd8
 8000e98:	08003ccc 	.word	0x08003ccc
 8000e9c:	cccccccd 	.word	0xcccccccd

08000ea0 <UpdateScreenTitles>:

/**
 * Updates Screen Titles depending on current page number
 * @Param pageNum: The current page number
 */
void UpdateScreenTitles(uint8_t pageNum) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
//	ClearScreen();
	switch(pageNum)
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	f200 809b 	bhi.w	8000fe8 <UpdateScreenTitles+0x148>
 8000eb2:	a201      	add	r2, pc, #4	; (adr r2, 8000eb8 <UpdateScreenTitles+0x18>)
 8000eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb8:	08000ec9 	.word	0x08000ec9
 8000ebc:	08000f1b 	.word	0x08000f1b
 8000ec0:	08000f45 	.word	0x08000f45
 8000ec4:	08000f97 	.word	0x08000f97
	{
		case PAGE_0:
			/* Titles */
			OutputString("SOC", SOC_XPOS, SOC_YPOS);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2100      	movs	r1, #0
 8000ecc:	484a      	ldr	r0, [pc, #296]	; (8000ff8 <UpdateScreenTitles+0x158>)
 8000ece:	f7ff fecb 	bl	8000c68 <OutputString>
			OutputString("CRUZE", CRUISE_XPOS, CRUISE_YPOS);
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4849      	ldr	r0, [pc, #292]	; (8000ffc <UpdateScreenTitles+0x15c>)
 8000ed8:	f7ff fec6 	bl	8000c68 <OutputString>
			OutputString("SPEED", SPEED_XPOS, SPEED_YPOS);
 8000edc:	2206      	movs	r2, #6
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4847      	ldr	r0, [pc, #284]	; (8001000 <UpdateScreenTitles+0x160>)
 8000ee2:	f7ff fec1 	bl	8000c68 <OutputString>
			OutputString("REGEN", REGEN_XPOS, REGEN_YPOS);
 8000ee6:	2209      	movs	r2, #9
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4846      	ldr	r0, [pc, #280]	; (8001004 <UpdateScreenTitles+0x164>)
 8000eec:	f7ff febc 	bl	8000c68 <OutputString>
			/* Units */
			OutputString("%", SOC_UNIT_XPOS, SOC_UNIT_YPOS);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2126      	movs	r1, #38	; 0x26
 8000ef4:	4844      	ldr	r0, [pc, #272]	; (8001008 <UpdateScreenTitles+0x168>)
 8000ef6:	f7ff feb7 	bl	8000c68 <OutputString>
			OutputString("KM", CRUISE_UNIT_XPOS, CRUISE_UNIT_YPOS);
 8000efa:	2203      	movs	r2, #3
 8000efc:	2123      	movs	r1, #35	; 0x23
 8000efe:	4843      	ldr	r0, [pc, #268]	; (800100c <UpdateScreenTitles+0x16c>)
 8000f00:	f7ff feb2 	bl	8000c68 <OutputString>
			OutputString("KM", SPEED_UNIT_XPOS, SPEED_UNIT_YPOS);
 8000f04:	2206      	movs	r2, #6
 8000f06:	2123      	movs	r1, #35	; 0x23
 8000f08:	4840      	ldr	r0, [pc, #256]	; (800100c <UpdateScreenTitles+0x16c>)
 8000f0a:	f7ff fead 	bl	8000c68 <OutputString>
			OutputString("%", REGEN_UNIT_XPOS, REGEN_UNIT_YPOS);
 8000f0e:	2209      	movs	r2, #9
 8000f10:	2126      	movs	r1, #38	; 0x26
 8000f12:	483d      	ldr	r0, [pc, #244]	; (8001008 <UpdateScreenTitles+0x168>)
 8000f14:	f7ff fea8 	bl	8000c68 <OutputString>
			break;
 8000f18:	e069      	b.n	8000fee <UpdateScreenTitles+0x14e>
		case PAGE_1:
			/* Titles */
			OutputString("LV WARN", LV_WARN_XPOS, LV_WARN_YPOS);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	483c      	ldr	r0, [pc, #240]	; (8001010 <UpdateScreenTitles+0x170>)
 8000f20:	f7ff fea2 	bl	8000c68 <OutputString>
			OutputString("HV WARN", HV_WARN_XPOS, HV_WARN_YPOS);
 8000f24:	2203      	movs	r2, #3
 8000f26:	2100      	movs	r1, #0
 8000f28:	483a      	ldr	r0, [pc, #232]	; (8001014 <UpdateScreenTitles+0x174>)
 8000f2a:	f7ff fe9d 	bl	8000c68 <OutputString>
			OutputString("LT WARN", LT_WARN_XPOS, LT_WARN_YPOS);
 8000f2e:	2206      	movs	r2, #6
 8000f30:	2100      	movs	r1, #0
 8000f32:	4839      	ldr	r0, [pc, #228]	; (8001018 <UpdateScreenTitles+0x178>)
 8000f34:	f7ff fe98 	bl	8000c68 <OutputString>
			OutputString("HT WARN", HT_WARN_XPOS, HT_WARN_YPOS);
 8000f38:	2209      	movs	r2, #9
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4837      	ldr	r0, [pc, #220]	; (800101c <UpdateScreenTitles+0x17c>)
 8000f3e:	f7ff fe93 	bl	8000c68 <OutputString>
			break;
 8000f42:	e054      	b.n	8000fee <UpdateScreenTitles+0x14e>
		case PAGE_2:
			/* Titles */
			OutputString("MTR C", MOTOR_CURRENT_XPOS, MOTOR_CURRENT_YPOS);
 8000f44:	2206      	movs	r2, #6
 8000f46:	2100      	movs	r1, #0
 8000f48:	4835      	ldr	r0, [pc, #212]	; (8001020 <UpdateScreenTitles+0x180>)
 8000f4a:	f7ff fe8d 	bl	8000c68 <OutputString>
			OutputString("ARR C", ARRAY_CURRENT_XPOS, ARRAY_CURRENT_YPOS);
 8000f4e:	2203      	movs	r2, #3
 8000f50:	2100      	movs	r1, #0
 8000f52:	4834      	ldr	r0, [pc, #208]	; (8001024 <UpdateScreenTitles+0x184>)
 8000f54:	f7ff fe88 	bl	8000c68 <OutputString>
			OutputString("LV C", LV_CURRENT_XPOS, LV_CURRENT_YPOS);
 8000f58:	2206      	movs	r2, #6
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4832      	ldr	r0, [pc, #200]	; (8001028 <UpdateScreenTitles+0x188>)
 8000f5e:	f7ff fe83 	bl	8000c68 <OutputString>
			OutputString("BUS C", BUS_CURRENT_XPOS, BUS_CURRENT_YPOS);
 8000f62:	2209      	movs	r2, #9
 8000f64:	2100      	movs	r1, #0
 8000f66:	4831      	ldr	r0, [pc, #196]	; (800102c <UpdateScreenTitles+0x18c>)
 8000f68:	f7ff fe7e 	bl	8000c68 <OutputString>
			/* Units */
			OutputString("%", MOTOR_CURRENT_UNIT_XPOS, MOTOR_CURRENT_UNIT_YPOS);
 8000f6c:	2206      	movs	r2, #6
 8000f6e:	2112      	movs	r1, #18
 8000f70:	4825      	ldr	r0, [pc, #148]	; (8001008 <UpdateScreenTitles+0x168>)
 8000f72:	f7ff fe79 	bl	8000c68 <OutputString>
			OutputString("A", ARRAY_CURRENT_UNIT_XPOS, ARRAY_CURRENT_UNIT_YPOS);
 8000f76:	2203      	movs	r2, #3
 8000f78:	2125      	movs	r1, #37	; 0x25
 8000f7a:	482d      	ldr	r0, [pc, #180]	; (8001030 <UpdateScreenTitles+0x190>)
 8000f7c:	f7ff fe74 	bl	8000c68 <OutputString>
			OutputString("A", LV_CURRENT_UNIT_XPOS, LV_CURRENT_UNIT_YPOS);
 8000f80:	2206      	movs	r2, #6
 8000f82:	2125      	movs	r1, #37	; 0x25
 8000f84:	482a      	ldr	r0, [pc, #168]	; (8001030 <UpdateScreenTitles+0x190>)
 8000f86:	f7ff fe6f 	bl	8000c68 <OutputString>
			OutputString("%", BUS_CURRENT_UNIT_XPOS, BUS_CURRENT_UNIT_YPOS);
 8000f8a:	2209      	movs	r2, #9
 8000f8c:	2125      	movs	r1, #37	; 0x25
 8000f8e:	481e      	ldr	r0, [pc, #120]	; (8001008 <UpdateScreenTitles+0x168>)
 8000f90:	f7ff fe6a 	bl	8000c68 <OutputString>
			break;
 8000f94:	e02b      	b.n	8000fee <UpdateScreenTitles+0x14e>
		case PAGE_3:
			/* Titles */
			OutputString("PK T", PACK_TEMP_XPOS, PACK_TEMP_YPOS);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4826      	ldr	r0, [pc, #152]	; (8001034 <UpdateScreenTitles+0x194>)
 8000f9c:	f7ff fe64 	bl	8000c68 <OutputString>
			OutputString("PK V", PACK_VOLT_XPOS, PACK_VOLT_YPOS);
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4824      	ldr	r0, [pc, #144]	; (8001038 <UpdateScreenTitles+0x198>)
 8000fa6:	f7ff fe5f 	bl	8000c68 <OutputString>
			OutputString("CL LV", CELL_LV_XPOS, CELL_LV_YPOS);
 8000faa:	2206      	movs	r2, #6
 8000fac:	2100      	movs	r1, #0
 8000fae:	4823      	ldr	r0, [pc, #140]	; (800103c <UpdateScreenTitles+0x19c>)
 8000fb0:	f7ff fe5a 	bl	8000c68 <OutputString>
			OutputString("CL HV", CELL_HV_XPOS, CELL_HV_YPOS);
 8000fb4:	2209      	movs	r2, #9
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4821      	ldr	r0, [pc, #132]	; (8001040 <UpdateScreenTitles+0x1a0>)
 8000fba:	f7ff fe55 	bl	8000c68 <OutputString>
			/* Units */
			OutputString("C", PACK_TEMP_UNIT_XPOS, PACK_TEMP_UNIT_YPOS);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2125      	movs	r1, #37	; 0x25
 8000fc2:	4820      	ldr	r0, [pc, #128]	; (8001044 <UpdateScreenTitles+0x1a4>)
 8000fc4:	f7ff fe50 	bl	8000c68 <OutputString>
			OutputString("V", PACK_VOLT_UNIT_XPOS, PACK_VOLT_UNIT_XPOS);
 8000fc8:	2225      	movs	r2, #37	; 0x25
 8000fca:	2125      	movs	r1, #37	; 0x25
 8000fcc:	481e      	ldr	r0, [pc, #120]	; (8001048 <UpdateScreenTitles+0x1a8>)
 8000fce:	f7ff fe4b 	bl	8000c68 <OutputString>
			OutputString("V", CELL_LV_UNIT_XPOS, CELL_LV_UNIT_YPOS);
 8000fd2:	2206      	movs	r2, #6
 8000fd4:	2125      	movs	r1, #37	; 0x25
 8000fd6:	481c      	ldr	r0, [pc, #112]	; (8001048 <UpdateScreenTitles+0x1a8>)
 8000fd8:	f7ff fe46 	bl	8000c68 <OutputString>
			OutputString("V", CELL_HV_UNIT_XPOS, CELL_HV_UNIT_YPOS);
 8000fdc:	2209      	movs	r2, #9
 8000fde:	2125      	movs	r1, #37	; 0x25
 8000fe0:	4819      	ldr	r0, [pc, #100]	; (8001048 <UpdateScreenTitles+0x1a8>)
 8000fe2:	f7ff fe41 	bl	8000c68 <OutputString>
			break;
 8000fe6:	e002      	b.n	8000fee <UpdateScreenTitles+0x14e>
		default:
			// Clear Screen
			ClearScreen();
 8000fe8:	f7ff fdb9 	bl	8000b5e <ClearScreen>
			break;
 8000fec:	bf00      	nop
	}
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	08003cfc 	.word	0x08003cfc
 8000ffc:	08003d00 	.word	0x08003d00
 8001000:	08003d08 	.word	0x08003d08
 8001004:	08003d10 	.word	0x08003d10
 8001008:	08003d18 	.word	0x08003d18
 800100c:	08003d1c 	.word	0x08003d1c
 8001010:	08003d20 	.word	0x08003d20
 8001014:	08003d28 	.word	0x08003d28
 8001018:	08003d30 	.word	0x08003d30
 800101c:	08003d38 	.word	0x08003d38
 8001020:	08003d40 	.word	0x08003d40
 8001024:	08003d48 	.word	0x08003d48
 8001028:	08003d50 	.word	0x08003d50
 800102c:	08003d58 	.word	0x08003d58
 8001030:	08003cec 	.word	0x08003cec
 8001034:	08003d60 	.word	0x08003d60
 8001038:	08003d68 	.word	0x08003d68
 800103c:	08003d70 	.word	0x08003d70
 8001040:	08003d78 	.word	0x08003d78
 8001044:	08003cf4 	.word	0x08003cf4
 8001048:	08003cf0 	.word	0x08003cf0

0800104c <UpdateScreenParameter>:
 * @Param integerValue: The integer value of the parameter(Between -999 to 999)
 * @Param decValue: The decimal component of the parameter
 * @param decimal_en: 1 if decimal should be included; 0 otherwise.
 */
void UpdateScreenParameter(uint8_t x, uint8_t y, int32_t integerValue, uint8_t decValue, uint8_t decimal_en)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af02      	add	r7, sp, #8
 8001052:	603a      	str	r2, [r7, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
 800105a:	460b      	mov	r3, r1
 800105c:	71bb      	strb	r3, [r7, #6]
 800105e:	4613      	mov	r3, r2
 8001060:	717b      	strb	r3, [r7, #5]
	//Clear a 6 x 2 rectangle to erase the previous number
	OutputString("     ", x, y);
 8001062:	79ba      	ldrb	r2, [r7, #6]
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	4619      	mov	r1, r3
 8001068:	4807      	ldr	r0, [pc, #28]	; (8001088 <UpdateScreenParameter+0x3c>)
 800106a:	f7ff fdfd 	bl	8000c68 <OutputString>

	//Insert the new number
	OutputPaddedInteger(integerValue, decValue, decimal_en, x, y);
 800106e:	79f8      	ldrb	r0, [r7, #7]
 8001070:	7c3a      	ldrb	r2, [r7, #16]
 8001072:	7979      	ldrb	r1, [r7, #5]
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	4603      	mov	r3, r0
 800107a:	6838      	ldr	r0, [r7, #0]
 800107c:	f7ff fe7c 	bl	8000d78 <OutputPaddedInteger>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	08003d80 	.word	0x08003d80

0800108c <WriteByteToDataBus>:
 * Write a byte of data through C3 to C10(Data Buses)
 * @Param byte: 1 byte code
 * Returns: nothing
 */
void WriteByteToDataBus(uint8_t byte)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR = byte << 3;
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	00da      	lsls	r2, r3, #3
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <WriteByteToDataBus+0x28>)
 800109c:	611a      	str	r2, [r3, #16]
	GPIOC->BRR = ((uint8_t) (~byte)) << 3;
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	00da      	lsls	r2, r3, #3
 80010a6:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <WriteByteToDataBus+0x28>)
 80010a8:	615a      	str	r2, [r3, #20]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	40011000 	.word	0x40011000

080010b8 <TransmitCommand>:
 * Writes a byte of command code through ports C3 to C10(Data Buses)
 * @Param command_code: 1 byte command code
 * returns: nothing
 */
void TransmitCommand(uint8_t command_code)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR = 0x1UL << 0;					//SET C0 to HIGH
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <TransmitCommand+0x38>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	611a      	str	r2, [r3, #16]
	GPIOC->BRR = 0x1UL << 1;					//SET C1 to LOW
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <TransmitCommand+0x38>)
 80010ca:	2202      	movs	r2, #2
 80010cc:	615a      	str	r2, [r3, #20]
	WriteByteToDataBus(command_code);
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ffdb 	bl	800108c <WriteByteToDataBus>
	MicrosecondDelay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f7ff fcfe 	bl	8000ad8 <MicrosecondDelay>
	GPIOC->BSRR = 0x1UL << 1;					//SET C1 to HIGH
 80010dc:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <TransmitCommand+0x38>)
 80010de:	2202      	movs	r2, #2
 80010e0:	611a      	str	r2, [r3, #16]
	MicrosecondDelay(1);
 80010e2:	2001      	movs	r0, #1
 80010e4:	f7ff fcf8 	bl	8000ad8 <MicrosecondDelay>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40011000 	.word	0x40011000

080010f4 <TransmitCommandParameter>:
 * Writes a byte of parameter code through ports C3 to C10(Data Buses)
 * @Param parameter_code: 1 byte parameter code
 * returns: nothing
 */
void TransmitCommandParameter(uint8_t parameter_code)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
	GPIOC->BRR = 0x1UL << 0;					//SET C0 to LOW
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <TransmitCommandParameter+0x38>)
 8001100:	2201      	movs	r2, #1
 8001102:	615a      	str	r2, [r3, #20]
	GPIOC->BRR = 0x1UL << 1;					//SET C1 to LOW
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <TransmitCommandParameter+0x38>)
 8001106:	2202      	movs	r2, #2
 8001108:	615a      	str	r2, [r3, #20]
	WriteByteToDataBus(parameter_code);
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ffbd 	bl	800108c <WriteByteToDataBus>
	MicrosecondDelay(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f7ff fce0 	bl	8000ad8 <MicrosecondDelay>
	GPIOC->BSRR = 0x1UL << 1;					//SET C1 to HIGH
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <TransmitCommandParameter+0x38>)
 800111a:	2202      	movs	r2, #2
 800111c:	611a      	str	r2, [r3, #16]
	MicrosecondDelay(1);
 800111e:	2001      	movs	r0, #1
 8001120:	f7ff fcda 	bl	8000ad8 <MicrosecondDelay>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40011000 	.word	0x40011000

08001130 <ScreenSetup>:

/**
 * Initialise screen settings and character bit maps
 */
void ScreenSetup(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
    // system setup (section 6-2-1 on raio datasheet)
    TransmitCommand(0x40);
 8001134:	2040      	movs	r0, #64	; 0x40
 8001136:	f7ff ffbf 	bl	80010b8 <TransmitCommand>
        Delay(5);
 800113a:	2005      	movs	r0, #5
 800113c:	f7ff fcae 	bl	8000a9c <Delay>
        // 0 0 IV 1 W/S M2 M1 M0
        TransmitCommandParameter(0x34);
 8001140:	2034      	movs	r0, #52	; 0x34
 8001142:	f7ff ffd7 	bl	80010f4 <TransmitCommandParameter>
        // WF 0 0 0 0 FX FX FX
        TransmitCommandParameter(0x87);
 8001146:	2087      	movs	r0, #135	; 0x87
 8001148:	f7ff ffd4 	bl	80010f4 <TransmitCommandParameter>
        // 0 0 0 0 FY FY FY FY
        TransmitCommandParameter(0xF);
 800114c:	200f      	movs	r0, #15
 800114e:	f7ff ffd1 	bl	80010f4 <TransmitCommandParameter>
        // C/R (horizontal bytes per line)
        TransmitCommandParameter(39);
 8001152:	2027      	movs	r0, #39	; 0x27
 8001154:	f7ff ffce 	bl	80010f4 <TransmitCommandParameter>
        // TC/R (horizontal bytes per line, incl blanking)
        TransmitCommandParameter(47);
 8001158:	202f      	movs	r0, #47	; 0x2f
 800115a:	f7ff ffcb 	bl	80010f4 <TransmitCommandParameter>
        // L/F (lines per frame)
        TransmitCommandParameter(239);
 800115e:	20ef      	movs	r0, #239	; 0xef
 8001160:	f7ff ffc8 	bl	80010f4 <TransmitCommandParameter>
        // APL (horizontal address range, LSB)
        TransmitCommandParameter(40);
 8001164:	2028      	movs	r0, #40	; 0x28
 8001166:	f7ff ffc5 	bl	80010f4 <TransmitCommandParameter>
        // APH (horizontal address range, MSB)
        TransmitCommandParameter(0);
 800116a:	2000      	movs	r0, #0
 800116c:	f7ff ffc2 	bl	80010f4 <TransmitCommandParameter>

    // scroll parameters
    TransmitCommand(0x44);
 8001170:	2044      	movs	r0, #68	; 0x44
 8001172:	f7ff ffa1 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(0); // SAD 1L
 8001176:	2000      	movs	r0, #0
 8001178:	f7ff ffbc 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0); // SAD 1H
 800117c:	2000      	movs	r0, #0
 800117e:	f7ff ffb9 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(240); // SL1
 8001182:	20f0      	movs	r0, #240	; 0xf0
 8001184:	f7ff ffb6 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(176); // SAD 2L
 8001188:	20b0      	movs	r0, #176	; 0xb0
 800118a:	f7ff ffb3 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(4); // SAD 2H
 800118e:	2004      	movs	r0, #4
 8001190:	f7ff ffb0 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(240); // SL2
 8001194:	20f0      	movs	r0, #240	; 0xf0
 8001196:	f7ff ffad 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0); // SAD 3L
 800119a:	2000      	movs	r0, #0
 800119c:	f7ff ffaa 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0); // SAD 3H
 80011a0:	2000      	movs	r0, #0
 80011a2:	f7ff ffa7 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0); // SAD 4
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff ffa4 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0); // SAD 4
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff ffa1 	bl	80010f4 <TransmitCommandParameter>

	TransmitCommand(0x5B);
 80011b2:	205b      	movs	r0, #91	; 0x5b
 80011b4:	f7ff ff80 	bl	80010b8 <TransmitCommand>
		TransmitCommandParameter(0);
 80011b8:	2000      	movs	r0, #0
 80011ba:	f7ff ff9b 	bl	80010f4 <TransmitCommandParameter>

    // set horizontal scroll position
    TransmitCommand(0x5A);
 80011be:	205a      	movs	r0, #90	; 0x5a
 80011c0:	f7ff ff7a 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(0);
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff ff95 	bl	80010f4 <TransmitCommandParameter>

    // set display overlay format
    TransmitCommand(0x5B);
 80011ca:	205b      	movs	r0, #91	; 0x5b
 80011cc:	f7ff ff74 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(0);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff ff8f 	bl	80010f4 <TransmitCommandParameter>

    // turn off the display and configure cursor
    TransmitCommand(0x58);
 80011d6:	2058      	movs	r0, #88	; 0x58
 80011d8:	f7ff ff6e 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(0x57);
 80011dc:	2057      	movs	r0, #87	; 0x57
 80011de:	f7ff ff89 	bl	80010f4 <TransmitCommandParameter>

    // set cursor size & type
    TransmitCommand(0x5D);
 80011e2:	205d      	movs	r0, #93	; 0x5d
 80011e4:	f7ff ff68 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(4);
 80011e8:	2004      	movs	r0, #4
 80011ea:	f7ff ff83 	bl	80010f4 <TransmitCommandParameter>
        TransmitCommandParameter(0x84);
 80011ee:	2084      	movs	r0, #132	; 0x84
 80011f0:	f7ff ff80 	bl	80010f4 <TransmitCommandParameter>

    // set cursor direction
    TransmitCommand(0x4C);
 80011f4:	204c      	movs	r0, #76	; 0x4c
 80011f6:	f7ff ff5f 	bl	80010b8 <TransmitCommand>

    // turn on the display and configure cursor
    TransmitCommand(0x59);
 80011fa:	2059      	movs	r0, #89	; 0x59
 80011fc:	f7ff ff5c 	bl	80010b8 <TransmitCommand>
        TransmitCommandParameter(0x7);
 8001200:	2007      	movs	r0, #7
 8001202:	f7ff ff77 	bl	80010f4 <TransmitCommandParameter>

    CharacterBitMaps();
 8001206:	f7ff fcf1 	bl	8000bec <CharacterBitMaps>
    ClearScreen();
 800120a:	f7ff fca8 	bl	8000b5e <ClearScreen>
//	DisplayScreen();

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <CanFilterSetup>:
 * @brief Initialize CAN node for sending and receiving
 * @param: CAN filter structure
 * @retval: nothing
 */
void CanFilterSetup()
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	// Use mask and list mode to filter IDs from the CAN ID BOM

	// Filter for 0x500 and 0x600 IDs
    CAN_filter0.FilterIdHigh = (uint16_t) (0);
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <CanFilterSetup+0x84>)
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
    CAN_filter0.FilterMaskIdHigh = (uint16_t) (0);
 800121e:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <CanFilterSetup+0x84>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]

    CAN_filter0.FilterIdLow = (uint16_t) (0);
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <CanFilterSetup+0x84>)
 8001226:	2200      	movs	r2, #0
 8001228:	605a      	str	r2, [r3, #4]
    CAN_filter0.FilterMaskIdLow = (uint16_t) (0);
 800122a:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <CanFilterSetup+0x84>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]

    CAN_filter0.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <CanFilterSetup+0x84>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
    CAN_filter0.FilterBank = (uint32_t) 0;
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <CanFilterSetup+0x84>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
    CAN_filter0.FilterMode = CAN_FILTERMODE_IDMASK;
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <CanFilterSetup+0x84>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
    CAN_filter0.FilterScale = CAN_FILTERSCALE_16BIT;
 8001242:	4b15      	ldr	r3, [pc, #84]	; (8001298 <CanFilterSetup+0x84>)
 8001244:	2200      	movs	r2, #0
 8001246:	61da      	str	r2, [r3, #28]
    CAN_filter0.FilterActivation = CAN_FILTER_ENABLE;
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <CanFilterSetup+0x84>)
 800124a:	2201      	movs	r2, #1
 800124c:	621a      	str	r2, [r3, #32]

    // Remaining IDs filtered with list mode
    CAN_filter1.FilterIdHigh = (uint16_t) (0);
 800124e:	4b13      	ldr	r3, [pc, #76]	; (800129c <CanFilterSetup+0x88>)
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
    CAN_filter1.FilterMaskIdHigh = (uint16_t) (0);
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <CanFilterSetup+0x88>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]

    CAN_filter1.FilterIdLow = (uint16_t) (0);
 800125a:	4b10      	ldr	r3, [pc, #64]	; (800129c <CanFilterSetup+0x88>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
    CAN_filter1.FilterMaskIdLow = (uint16_t) (0);
 8001260:	4b0e      	ldr	r3, [pc, #56]	; (800129c <CanFilterSetup+0x88>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]

    CAN_filter1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001266:	4b0d      	ldr	r3, [pc, #52]	; (800129c <CanFilterSetup+0x88>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
    CAN_filter1.FilterBank = (uint32_t) 1;
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <CanFilterSetup+0x88>)
 800126e:	2201      	movs	r2, #1
 8001270:	615a      	str	r2, [r3, #20]
    CAN_filter1.FilterMode = CAN_FILTERMODE_IDLIST;
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <CanFilterSetup+0x88>)
 8001274:	2201      	movs	r2, #1
 8001276:	619a      	str	r2, [r3, #24]
    CAN_filter1.FilterScale = CAN_FILTERSCALE_16BIT;
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <CanFilterSetup+0x88>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
    CAN_filter1.FilterActivation = CAN_FILTER_ENABLE;
 800127e:	4b07      	ldr	r3, [pc, #28]	; (800129c <CanFilterSetup+0x88>)
 8001280:	2201      	movs	r2, #1
 8001282:	621a      	str	r2, [r3, #32]

	// Configure reception filters
    HAL_CAN_ConfigFilter(&hcan, &CAN_filter0);
 8001284:	4904      	ldr	r1, [pc, #16]	; (8001298 <CanFilterSetup+0x84>)
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <CanFilterSetup+0x8c>)
 8001288:	f000 fe99 	bl	8001fbe <HAL_CAN_ConfigFilter>
    HAL_CAN_ConfigFilter(&hcan, &CAN_filter1);
 800128c:	4903      	ldr	r1, [pc, #12]	; (800129c <CanFilterSetup+0x88>)
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <CanFilterSetup+0x8c>)
 8001290:	f000 fe95 	bl	8001fbe <HAL_CAN_ConfigFilter>

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200000f4 	.word	0x200000f4
 800129c:	2000011c 	.word	0x2000011c
 80012a0:	200000cc 	.word	0x200000cc

080012a4 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80012a8:	4b17      	ldr	r3, [pc, #92]	; (8001308 <MX_CAN_Init+0x64>)
 80012aa:	4a18      	ldr	r2, [pc, #96]	; (800130c <MX_CAN_Init+0x68>)
 80012ac:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80012ae:	4b16      	ldr	r3, [pc, #88]	; (8001308 <MX_CAN_Init+0x64>)
 80012b0:	2204      	movs	r2, #4
 80012b2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <MX_CAN_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012ba:	4b13      	ldr	r3, [pc, #76]	; (8001308 <MX_CAN_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <MX_CAN_Init+0x64>)
 80012c2:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80012c6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <MX_CAN_Init+0x64>)
 80012ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012ce:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80012d0:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <MX_CAN_Init+0x64>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80012d6:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <MX_CAN_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <MX_CAN_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80012e2:	4b09      	ldr	r3, [pc, #36]	; (8001308 <MX_CAN_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <MX_CAN_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <MX_CAN_Init+0x64>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_CAN_Init+0x64>)
 80012f6:	f000 fd67 	bl	8001dc8 <HAL_CAN_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001300:	f000 fc0f 	bl	8001b22 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200000cc 	.word	0x200000cc
 800130c:	40006400 	.word	0x40006400

08001310 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a29      	ldr	r2, [pc, #164]	; (80013d0 <HAL_CAN_MspInit+0xc0>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d14b      	bne.n	80013c8 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 8001332:	69db      	ldr	r3, [r3, #28]
 8001334:	4a27      	ldr	r2, [pc, #156]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 8001336:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800133a:	61d3      	str	r3, [r2, #28]
 800133c:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001348:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a21      	ldr	r2, [pc, #132]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 800134e:	f043 0308 	orr.w	r3, r3, #8
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <HAL_CAN_MspInit+0xc4>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001360:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	4818      	ldr	r0, [pc, #96]	; (80013d8 <HAL_CAN_MspInit+0xc8>)
 8001376:	f001 fbb1 	bl	8002adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800137a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800137e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	4619      	mov	r1, r3
 800138e:	4812      	ldr	r0, [pc, #72]	; (80013d8 <HAL_CAN_MspInit+0xc8>)
 8001390:	f001 fba4 	bl	8002adc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001394:	4b11      	ldr	r3, [pc, #68]	; (80013dc <HAL_CAN_MspInit+0xcc>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
 800139a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139c:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
 80013a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <HAL_CAN_MspInit+0xcc>)
 80013b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b6:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2100      	movs	r1, #0
 80013bc:	2014      	movs	r0, #20
 80013be:	f001 fb56 	bl	8002a6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80013c2:	2014      	movs	r0, #20
 80013c4:	f001 fb6f 	bl	8002aa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	; 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40006400 	.word	0x40006400
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40010c00 	.word	0x40010c00
 80013dc:	40010000 	.word	0x40010000

080013e0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0310 	add.w	r3, r7, #16
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f4:	4b27      	ldr	r3, [pc, #156]	; (8001494 <MX_GPIO_Init+0xb4>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a26      	ldr	r2, [pc, #152]	; (8001494 <MX_GPIO_Init+0xb4>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <MX_GPIO_Init+0xb4>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0310 	and.w	r3, r3, #16
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140c:	4b21      	ldr	r3, [pc, #132]	; (8001494 <MX_GPIO_Init+0xb4>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	4a20      	ldr	r2, [pc, #128]	; (8001494 <MX_GPIO_Init+0xb4>)
 8001412:	f043 0304 	orr.w	r3, r3, #4
 8001416:	6193      	str	r3, [r2, #24]
 8001418:	4b1e      	ldr	r3, [pc, #120]	; (8001494 <MX_GPIO_Init+0xb4>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001424:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <MX_GPIO_Init+0xb4>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a1a      	ldr	r2, [pc, #104]	; (8001494 <MX_GPIO_Init+0xb4>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <MX_GPIO_Init+0xb4>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, A0_Pin|WR_Pin|RD_Pin|DB0_Pin
 800143c:	2200      	movs	r2, #0
 800143e:	f641 71ff 	movw	r1, #8191	; 0x1fff
 8001442:	4815      	ldr	r0, [pc, #84]	; (8001498 <MX_GPIO_Init+0xb8>)
 8001444:	f001 fcce 	bl	8002de4 <HAL_GPIO_WritePin>
                          |DB1_Pin|DB2_Pin|DB3_Pin|DB4_Pin
                          |DB5_Pin|DB6_Pin|DB7_Pin|CS_Pin
                          |RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ONBOARD_LED_Pin|A6_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	2160      	movs	r1, #96	; 0x60
 800144c:	4813      	ldr	r0, [pc, #76]	; (800149c <MX_GPIO_Init+0xbc>)
 800144e:	f001 fcc9 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = A0_Pin|WR_Pin|RD_Pin|DB0_Pin
 8001452:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001456:	613b      	str	r3, [r7, #16]
                          |DB1_Pin|DB2_Pin|DB3_Pin|DB4_Pin
                          |DB5_Pin|DB6_Pin|DB7_Pin|CS_Pin
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001458:	2301      	movs	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2302      	movs	r3, #2
 8001462:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001464:	f107 0310 	add.w	r3, r7, #16
 8001468:	4619      	mov	r1, r3
 800146a:	480b      	ldr	r0, [pc, #44]	; (8001498 <MX_GPIO_Init+0xb8>)
 800146c:	f001 fb36 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ONBOARD_LED_Pin|A6_Pin;
 8001470:	2360      	movs	r3, #96	; 0x60
 8001472:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2302      	movs	r3, #2
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	4619      	mov	r1, r3
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_GPIO_Init+0xbc>)
 8001488:	f001 fb28 	bl	8002adc <HAL_GPIO_Init>

}
 800148c:	bf00      	nop
 800148e:	3720      	adds	r7, #32
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	40011000 	.word	0x40011000
 800149c:	40010800 	.word	0x40010800

080014a0 <InitLEDs>:

/**
 * Initialize Dashboard LED lights
 */
void InitLEDs(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= 0x1UL << 2; 		//Initialize clock for GPIOA, if it hasn't been initialized yet
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <InitLEDs+0x68>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a17      	ldr	r2, [pc, #92]	; (8001508 <InitLEDs+0x68>)
 80014aa:	f043 0304 	orr.w	r3, r3, #4
 80014ae:	6193      	str	r3, [r2, #24]
	GPIOA->CRL &= 0;
 80014b0:	4b16      	ldr	r3, [pc, #88]	; (800150c <InitLEDs+0x6c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4b15      	ldr	r3, [pc, #84]	; (800150c <InitLEDs+0x6c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
	GPIOA->CRH &= 0;
 80014ba:	4b14      	ldr	r3, [pc, #80]	; (800150c <InitLEDs+0x6c>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <InitLEDs+0x6c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	605a      	str	r2, [r3, #4]
	GPIOA->CRL |= 0x33330033UL;			//Set pins A1, A4, A5, A6, A7 to be Push-Pull Output, 50Mhz
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <InitLEDs+0x6c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a10      	ldr	r2, [pc, #64]	; (800150c <InitLEDs+0x6c>)
 80014ca:	f043 534c 	orr.w	r3, r3, #855638016	; 0x33000000
 80014ce:	f043 1333 	orr.w	r3, r3, #3342387	; 0x330033
 80014d2:	6013      	str	r3, [r2, #0]
	GPIOA->CRH |= 0x30033333UL;			//SetBar pins A8, A9, A10 to be Push-Pull Output, 50Mhz
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <InitLEDs+0x6c>)
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	490c      	ldr	r1, [pc, #48]	; (800150c <InitLEDs+0x6c>)
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <InitLEDs+0x70>)
 80014dc:	4313      	orrs	r3, r2
 80014de:	604b      	str	r3, [r1, #4]

	RCC->APB2ENR |= 0x1;
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <InitLEDs+0x68>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a08      	ldr	r2, [pc, #32]	; (8001508 <InitLEDs+0x68>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	6193      	str	r3, [r2, #24]
	AFIO->MAPR |= 0x2 << 24;
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <InitLEDs+0x74>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	4a08      	ldr	r2, [pc, #32]	; (8001514 <InitLEDs+0x74>)
 80014f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014f6:	6053      	str	r3, [r2, #4]
	//GPIOA->BSRR = 0xFFFF;

	//GPIOA->BSRR = 0x1 << 11;

	GPIOA->BRR = 0xFFFF;
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <InitLEDs+0x6c>)
 80014fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014fe:	615a      	str	r2, [r3, #20]

}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000
 800150c:	40010800 	.word	0x40010800
 8001510:	30033333 	.word	0x30033333
 8001514:	40010000 	.word	0x40010000

08001518 <parse_warnings>:
/**
 * Called when warning CAN message received
 * Updates recent_warnings array with latest warnings
 */
void parse_warnings(void)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
	uint8_t temp_byte = CAN_rx_data[1]; // Contains bits 8-15, 15 14 13 12 11 10 9 8
 800151e:	4b13      	ldr	r3, [pc, #76]	; (800156c <parse_warnings+0x54>)
 8001520:	785b      	ldrb	r3, [r3, #1]
 8001522:	71fb      	strb	r3, [r7, #7]
	uint8_t low_voltage_warning = GETBIT(temp_byte, 6);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	099b      	lsrs	r3, r3, #6
 8001528:	b2db      	uxtb	r3, r3
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	71bb      	strb	r3, [r7, #6]
	uint8_t high_voltage_warning = GETBIT(temp_byte, 7);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	09db      	lsrs	r3, r3, #7
 8001534:	717b      	strb	r3, [r7, #5]
	uint8_t low_temperature_warning = GETBIT(temp_byte, 8);
 8001536:	2300      	movs	r3, #0
 8001538:	713b      	strb	r3, [r7, #4]

	temp_byte = CAN_rx_data[2]; // Contains bits 16-23, 23 22 21 20 19 18 17 16
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <parse_warnings+0x54>)
 800153c:	789b      	ldrb	r3, [r3, #2]
 800153e:	71fb      	strb	r3, [r7, #7]
	uint8_t high_temperature_warning = GETBIT(temp_byte, 0);
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	70fb      	strb	r3, [r7, #3]

	/* Update Warnings */
	recent_warnings[0] = low_voltage_warning;
 8001548:	4a09      	ldr	r2, [pc, #36]	; (8001570 <parse_warnings+0x58>)
 800154a:	79bb      	ldrb	r3, [r7, #6]
 800154c:	7013      	strb	r3, [r2, #0]
	recent_warnings[1] = high_voltage_warning;
 800154e:	4a08      	ldr	r2, [pc, #32]	; (8001570 <parse_warnings+0x58>)
 8001550:	797b      	ldrb	r3, [r7, #5]
 8001552:	7053      	strb	r3, [r2, #1]
	recent_warnings[2] = low_temperature_warning;
 8001554:	4a06      	ldr	r2, [pc, #24]	; (8001570 <parse_warnings+0x58>)
 8001556:	793b      	ldrb	r3, [r7, #4]
 8001558:	7093      	strb	r3, [r2, #2]
	recent_warnings[3] = high_temperature_warning;
 800155a:	4a05      	ldr	r2, [pc, #20]	; (8001570 <parse_warnings+0x58>)
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	70d3      	strb	r3, [r2, #3]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	20000160 	.word	0x20000160
 8001570:	2000016c 	.word	0x2000016c
 8001574:	00000000 	.word	0x00000000

08001578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b098      	sub	sp, #96	; 0x60
 800157c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800157e:	f000 fbc1 	bl	8001d04 <HAL_Init>
   * Page 2: Current Summary
   * Page 3: Pack Summary (Voltage + Temperature)
   */

  // Page initialized to Page 0
  uint8_t current_page = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  TIM_HandleTypeDef htim3;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001588:	f000 fa8a 	bl	8001aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158c:	f7ff ff28 	bl	80013e0 <MX_GPIO_Init>
  MX_CAN_Init();
 8001590:	f7ff fe88 	bl	80012a4 <MX_CAN_Init>
  MX_TIM3_Init();
 8001594:	f000 fb24 	bl	8001be0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  CanFilterSetup();
 8001598:	f7ff fe3c 	bl	8001214 <CanFilterSetup>
  HAL_CAN_Start(&hcan);
 800159c:	48b8      	ldr	r0, [pc, #736]	; (8001880 <main+0x308>)
 800159e:	f000 fdd7 	bl	8002150 <HAL_CAN_Start>
  // GPIOC->CRH &= 0;
  // GPIOC->CRL |= 0x33333333UL; //Initialise C0 to C7
  // GPIOC->CRH |= 0x33333UL; //Initialise C8 to C12

  //Set Pin initial values
  GPIOC->BSRR = 0x1UL << 0;	 // C0 HIGH
 80015a2:	4bb8      	ldr	r3, [pc, #736]	; (8001884 <main+0x30c>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	611a      	str	r2, [r3, #16]
  GPIOC->BSRR = 0x1UL << 1;	 // C1 HIGH
 80015a8:	4bb6      	ldr	r3, [pc, #728]	; (8001884 <main+0x30c>)
 80015aa:	2202      	movs	r2, #2
 80015ac:	611a      	str	r2, [r3, #16]
  GPIOC->BSRR = 0x1UL << 2;	 // C2 HIGH
 80015ae:	4bb5      	ldr	r3, [pc, #724]	; (8001884 <main+0x30c>)
 80015b0:	2204      	movs	r2, #4
 80015b2:	611a      	str	r2, [r3, #16]
  GPIOC->BRR = 0x1UL << 11;	 // C11 LOW
 80015b4:	4bb3      	ldr	r3, [pc, #716]	; (8001884 <main+0x30c>)
 80015b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015ba:	615a      	str	r2, [r3, #20]
  GPIOC->BSRR = 0x1UL << 12;   //C12 HIGH
 80015bc:	4bb1      	ldr	r3, [pc, #708]	; (8001884 <main+0x30c>)
 80015be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015c2:	611a      	str	r2, [r3, #16]

  ScreenSetup();
 80015c4:	f7ff fdb4 	bl	8001130 <ScreenSetup>

  // Check if this is required!
  InitLEDs();
 80015c8:	f7ff ff6a 	bl	80014a0 <InitLEDs>

  // Start timer
  HAL_TIM_Base_Start(&htim3);
 80015cc:	463b      	mov	r3, r7
 80015ce:	4618      	mov	r0, r3
 80015d0:	f002 f84e 	bl	8003670 <HAL_TIM_Base_Start>
//		HAL_Delay(1000);
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
//		HAL_Delay(1000);

	// Get current time (microseconds)
	timer_val = __HAL_TIM_GET_COUNTER(&htim3);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		current_page = PAGE_0; // set page back to PAGE_0 (main page)
		__HAL_TIM_SET_COUNTER(&htim3, 0); // Reset the timer counter to 0
	}

	// Check if message is available
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) != 0)
 80015dc:	2100      	movs	r1, #0
 80015de:	48a8      	ldr	r0, [pc, #672]	; (8001880 <main+0x308>)
 80015e0:	f000 ff1b 	bl	800241a <HAL_CAN_GetRxFifoFillLevel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 8245 	beq.w	8001a76 <main+0x4fe>
	{
		// Populate CAN header and data variables (CAN_rx_header/data is updated respectively)
		HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &CAN_rx_header, CAN_rx_data);
 80015ec:	4ba6      	ldr	r3, [pc, #664]	; (8001888 <main+0x310>)
 80015ee:	4aa7      	ldr	r2, [pc, #668]	; (800188c <main+0x314>)
 80015f0:	2100      	movs	r1, #0
 80015f2:	48a3      	ldr	r0, [pc, #652]	; (8001880 <main+0x308>)
 80015f4:	f000 fdf0 	bl	80021d8 <HAL_CAN_GetRxMessage>
		uint16_t received_CAN_ID = (uint16_t) CAN_rx_header.StdId;
 80015f8:	4ba4      	ldr	r3, [pc, #656]	; (800188c <main+0x314>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		 * This CAN message comes from the MCB
		 * The current_page is simply incremented by +1.
		 * if (current_page + 1 == NUM_PAGES) set current_page = 0
		 */

		uint8_t button_pressed = FALSE;
 8001600:	2300      	movs	r3, #0
 8001602:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
		uint8_t cruise_enabled = FALSE;
 8001606:	2300      	movs	r3, #0
 8001608:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		if (received_CAN_ID == MCB_BASE)
 800160c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001614:	d11d      	bne.n	8001652 <main+0xda>
		{
			/* Check for Button Press
			 * Bit 0 = button press event
			 * Bit 1 = cruise enabled
			 */
			uint8_t mcb_data = CAN_rx_data[0];
 8001616:	4b9c      	ldr	r3, [pc, #624]	; (8001888 <main+0x310>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			/* For Cruise Enabled:
			 * - If Enabled, display the cruise velocity on page 1
			 * - If Disabled, display "OFF" instead of speed
			 */

			if (mcb_data == 1) { // binary 01
 800161e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001622:	2b01      	cmp	r3, #1
 8001624:	d103      	bne.n	800162e <main+0xb6>
				button_pressed = TRUE;
 8001626:	2301      	movs	r3, #1
 8001628:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
 800162c:	e011      	b.n	8001652 <main+0xda>
			} else if (mcb_data == 3) { // binary 11
 800162e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001632:	2b03      	cmp	r3, #3
 8001634:	d106      	bne.n	8001644 <main+0xcc>
				button_pressed = TRUE;
 8001636:	2301      	movs	r3, #1
 8001638:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				cruise_enabled = TRUE;
 800163c:	2301      	movs	r3, #1
 800163e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8001642:	e006      	b.n	8001652 <main+0xda>
			} else if (mcb_data == 2){ // binary 10
 8001644:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001648:	2b02      	cmp	r3, #2
 800164a:	d102      	bne.n	8001652 <main+0xda>
				cruise_enabled = TRUE;
 800164c:	2301      	movs	r3, #1
 800164e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
			} // any other cases, don't need to reassign.
		}

		if (button_pressed) {
 8001652:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001656:	2b00      	cmp	r3, #0
 8001658:	d013      	beq.n	8001682 <main+0x10a>
			current_page = current_page + 1; // Increment page
 800165a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800165e:	3301      	adds	r3, #1
 8001660:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (current_page == NUM_PAGES) current_page = 0; // Reset to 0 if changing from last page
 8001664:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001668:	2b04      	cmp	r3, #4
 800166a:	d102      	bne.n	8001672 <main+0xfa>
 800166c:	2300      	movs	r3, #0
 800166e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			button_pressed = FALSE; // Set back to False
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			ClearScreen();
 8001678:	f7ff fa71 	bl	8000b5e <ClearScreen>
			__HAL_TIM_SET_COUNTER(&htim3, 0); // Reset the timer counter to 0
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2200      	movs	r2, #0
 8001680:	625a      	str	r2, [r3, #36]	; 0x24
			// Add parse faults function, and output to GPIO
		}

		// Switch by page
		// If parsed message is not on the current page, it is ignored
		switch(current_page)
 8001682:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001686:	2b03      	cmp	r3, #3
 8001688:	f200 81f7 	bhi.w	8001a7a <main+0x502>
 800168c:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <main+0x11c>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	080016a5 	.word	0x080016a5
 8001698:	08001805 	.word	0x08001805
 800169c:	0800192f 	.word	0x0800192f
 80016a0:	08001a6d 	.word	0x08001a6d
		{
			case PAGE_0: // main page
				UpdateScreenTitles(PAGE_0);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff fbfb 	bl	8000ea0 <UpdateScreenTitles>
				switch(received_CAN_ID)
 80016aa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80016ae:	f240 6224 	movw	r2, #1572	; 0x624
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d01e      	beq.n	80016f4 <main+0x17c>
 80016b6:	f240 6224 	movw	r2, #1572	; 0x624
 80016ba:	4293      	cmp	r3, r2
 80016bc:	f300 80a0 	bgt.w	8001800 <main+0x288>
 80016c0:	f240 6222 	movw	r2, #1570	; 0x622
 80016c4:	4293      	cmp	r3, r2
 80016c6:	f000 8099 	beq.w	80017fc <main+0x284>
 80016ca:	f240 6222 	movw	r2, #1570	; 0x622
 80016ce:	4293      	cmp	r3, r2
 80016d0:	f300 8096 	bgt.w	8001800 <main+0x288>
 80016d4:	f240 5203 	movw	r2, #1283	; 0x503
 80016d8:	4293      	cmp	r3, r2
 80016da:	d020      	beq.n	800171e <main+0x1a6>
 80016dc:	f240 5203 	movw	r2, #1283	; 0x503
 80016e0:	4293      	cmp	r3, r2
 80016e2:	f300 808d 	bgt.w	8001800 <main+0x288>
 80016e6:	2bea      	cmp	r3, #234	; 0xea
 80016e8:	d010      	beq.n	800170c <main+0x194>
 80016ea:	f240 221f 	movw	r2, #543	; 0x21f
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d06c      	beq.n	80017cc <main+0x254>
						parse_warnings();
						/* Add code to update page 0 bottom line */

					default:
						// CAN message read is not part of the current page, Ignore.
						break;
 80016f2:	e085      	b.n	8001800 <main+0x288>
						UpdateScreenParameter(SOC_DATA_XPOS, SOC_DATA_YPOS, (int8_t) CAN_rx_data[0], 0, FALSE);
 80016f4:	4b64      	ldr	r3, [pc, #400]	; (8001888 <main+0x310>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	461a      	mov	r2, r3
 80016fc:	2300      	movs	r3, #0
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	2300      	movs	r3, #0
 8001702:	2100      	movs	r1, #0
 8001704:	200f      	movs	r0, #15
 8001706:	f7ff fca1 	bl	800104c <UpdateScreenParameter>
						break;
 800170a:	e07a      	b.n	8001802 <main+0x28a>
						UpdateScreenParameter(CRUISE_DATA_XPOS, CRUISE_DATA_YPOS, (int8_t) 80, 5, TRUE);
 800170c:	2301      	movs	r3, #1
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2305      	movs	r3, #5
 8001712:	2250      	movs	r2, #80	; 0x50
 8001714:	2103      	movs	r1, #3
 8001716:	200f      	movs	r0, #15
 8001718:	f7ff fc98 	bl	800104c <UpdateScreenParameter>
						break;
 800171c:	e071      	b.n	8001802 <main+0x28a>
						u.chars[0] = CAN_rx_data[4];
 800171e:	4b5a      	ldr	r3, [pc, #360]	; (8001888 <main+0x310>)
 8001720:	791a      	ldrb	r2, [r3, #4]
 8001722:	4b5b      	ldr	r3, [pc, #364]	; (8001890 <main+0x318>)
 8001724:	701a      	strb	r2, [r3, #0]
						u.chars[1] = CAN_rx_data[5];
 8001726:	4b58      	ldr	r3, [pc, #352]	; (8001888 <main+0x310>)
 8001728:	795a      	ldrb	r2, [r3, #5]
 800172a:	4b59      	ldr	r3, [pc, #356]	; (8001890 <main+0x318>)
 800172c:	705a      	strb	r2, [r3, #1]
						u.chars[2] = CAN_rx_data[6];
 800172e:	4b56      	ldr	r3, [pc, #344]	; (8001888 <main+0x310>)
 8001730:	799a      	ldrb	r2, [r3, #6]
 8001732:	4b57      	ldr	r3, [pc, #348]	; (8001890 <main+0x318>)
 8001734:	709a      	strb	r2, [r3, #2]
						u.chars[3] = CAN_rx_data[7];
 8001736:	4b54      	ldr	r3, [pc, #336]	; (8001888 <main+0x310>)
 8001738:	79da      	ldrb	r2, [r3, #7]
 800173a:	4b55      	ldr	r3, [pc, #340]	; (8001890 <main+0x318>)
 800173c:	70da      	strb	r2, [r3, #3]
						u.float_var = u.float_var * -3.6;
 800173e:	4b54      	ldr	r3, [pc, #336]	; (8001890 <main+0x318>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff f846 	bl	80007d4 <__aeabi_f2d>
 8001748:	a34b      	add	r3, pc, #300	; (adr r3, 8001878 <main+0x300>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	f7fe fcff 	bl	8000150 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff f893 	bl	8000884 <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	4a4b      	ldr	r2, [pc, #300]	; (8001890 <main+0x318>)
 8001762:	6013      	str	r3, [r2, #0]
						tempInt32 = (int32_t) u.float_var;
 8001764:	4b4a      	ldr	r3, [pc, #296]	; (8001890 <main+0x318>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff f951 	bl	8000a10 <__aeabi_f2iz>
 800176e:	4603      	mov	r3, r0
 8001770:	64bb      	str	r3, [r7, #72]	; 0x48
						if (u.float_var < 0)
 8001772:	4b47      	ldr	r3, [pc, #284]	; (8001890 <main+0x318>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f04f 0100 	mov.w	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff f920 	bl	80009c0 <__aeabi_fcmplt>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d005      	beq.n	8001792 <main+0x21a>
							u.float_var = u.float_var * -1;
 8001786:	4b42      	ldr	r3, [pc, #264]	; (8001890 <main+0x318>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800178e:	4a40      	ldr	r2, [pc, #256]	; (8001890 <main+0x318>)
 8001790:	6013      	str	r3, [r2, #0]
						UpdateScreenParameter(SPEED_DATA_XPOS, SPEED_DATA_YPOS, tempInt32, ((uint32_t) (u.float_var * 10)) % 10, TRUE);
 8001792:	4b3f      	ldr	r3, [pc, #252]	; (8001890 <main+0x318>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	493f      	ldr	r1, [pc, #252]	; (8001894 <main+0x31c>)
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fe03 	bl	80003a4 <__aeabi_fmul>
 800179e:	4603      	mov	r3, r0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff f95b 	bl	8000a5c <__aeabi_f2uiz>
 80017a6:	4601      	mov	r1, r0
 80017a8:	4b3b      	ldr	r3, [pc, #236]	; (8001898 <main+0x320>)
 80017aa:	fba3 2301 	umull	r2, r3, r3, r1
 80017ae:	08da      	lsrs	r2, r3, #3
 80017b0:	4613      	mov	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	1aca      	subs	r2, r1, r3
 80017ba:	b2d3      	uxtb	r3, r2
 80017bc:	2201      	movs	r2, #1
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80017c2:	2106      	movs	r1, #6
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7ff fc41 	bl	800104c <UpdateScreenParameter>
						break;
 80017ca:	e01a      	b.n	8001802 <main+0x28a>
						if (cruise_enabled) UpdateScreenParameter(REGEN_DATA_XPOS, REGEN_DATA_YPOS, 50, 0, FALSE);
 80017cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d008      	beq.n	80017e6 <main+0x26e>
 80017d4:	2300      	movs	r3, #0
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2300      	movs	r3, #0
 80017da:	2232      	movs	r2, #50	; 0x32
 80017dc:	2109      	movs	r1, #9
 80017de:	200f      	movs	r0, #15
 80017e0:	f7ff fc34 	bl	800104c <UpdateScreenParameter>
						break;
 80017e4:	e00d      	b.n	8001802 <main+0x28a>
							OutputString("     ", REGEN_DATA_XPOS, REGEN_DATA_YPOS); // Clear
 80017e6:	2209      	movs	r2, #9
 80017e8:	210f      	movs	r1, #15
 80017ea:	482c      	ldr	r0, [pc, #176]	; (800189c <main+0x324>)
 80017ec:	f7ff fa3c 	bl	8000c68 <OutputString>
							OutputString("OFF", REGEN_DATA_XPOS, REGEN_DATA_YPOS); // Write "OFF"
 80017f0:	2209      	movs	r2, #9
 80017f2:	210f      	movs	r1, #15
 80017f4:	482a      	ldr	r0, [pc, #168]	; (80018a0 <main+0x328>)
 80017f6:	f7ff fa37 	bl	8000c68 <OutputString>
						break;
 80017fa:	e002      	b.n	8001802 <main+0x28a>
						parse_warnings();
 80017fc:	f7ff fe8c 	bl	8001518 <parse_warnings>
						break;
 8001800:	bf00      	nop

				}
				break;
 8001802:	e13b      	b.n	8001a7c <main+0x504>
			case PAGE_1: // warnings
				UpdateScreenTitles(PAGE_1);
 8001804:	2001      	movs	r0, #1
 8001806:	f7ff fb4b 	bl	8000ea0 <UpdateScreenTitles>
				switch(received_CAN_ID)
 800180a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800180e:	f240 6222 	movw	r2, #1570	; 0x622
 8001812:	4293      	cmp	r3, r2
 8001814:	f040 8089 	bne.w	800192a <main+0x3b2>
						 * Bit 13 = Low Voltage Warning
						 * Bit 14 = High Voltage Warning
						 * Bit 15 = Low Temperature Warning
						 * Bit 16 = High Temperature Warning
						 */
						CAN_rx_data[1] = 64; // to toggle high voltage warning high
 8001818:	4b1b      	ldr	r3, [pc, #108]	; (8001888 <main+0x310>)
 800181a:	2240      	movs	r2, #64	; 0x40
 800181c:	705a      	strb	r2, [r3, #1]
						parse_warnings();
 800181e:	f7ff fe7b 	bl	8001518 <parse_warnings>

						if (recent_warnings[0]) { // Low Voltage Warning
 8001822:	4b20      	ldr	r3, [pc, #128]	; (80018a4 <main+0x32c>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00a      	beq.n	8001840 <main+0x2c8>
							OutputString("     ", LV_WARN_DATA_XPOS, LV_WARN_DATA_YPOS); // Clear
 800182a:	2200      	movs	r2, #0
 800182c:	2120      	movs	r1, #32
 800182e:	481b      	ldr	r0, [pc, #108]	; (800189c <main+0x324>)
 8001830:	f7ff fa1a 	bl	8000c68 <OutputString>
							OutputString("YES", LV_WARN_DATA_XPOS, LV_WARN_DATA_YPOS); // Write "YES"
 8001834:	2200      	movs	r2, #0
 8001836:	2120      	movs	r1, #32
 8001838:	481b      	ldr	r0, [pc, #108]	; (80018a8 <main+0x330>)
 800183a:	f7ff fa15 	bl	8000c68 <OutputString>
 800183e:	e009      	b.n	8001854 <main+0x2dc>
						} else {
							OutputString("     ", LV_WARN_DATA_XPOS, LV_WARN_DATA_YPOS); // Clear
 8001840:	2200      	movs	r2, #0
 8001842:	2120      	movs	r1, #32
 8001844:	4815      	ldr	r0, [pc, #84]	; (800189c <main+0x324>)
 8001846:	f7ff fa0f 	bl	8000c68 <OutputString>
							OutputString("---", LV_WARN_DATA_XPOS, LV_WARN_DATA_YPOS); // Write "---"
 800184a:	2200      	movs	r2, #0
 800184c:	2120      	movs	r1, #32
 800184e:	4817      	ldr	r0, [pc, #92]	; (80018ac <main+0x334>)
 8001850:	f7ff fa0a 	bl	8000c68 <OutputString>
						}
						if (recent_warnings[1]) { // High Voltage Warning
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <main+0x32c>)
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d029      	beq.n	80018b0 <main+0x338>
							OutputString("     ", HV_WARN_DATA_XPOS, HV_WARN_DATA_YPOS); // Clear
 800185c:	2203      	movs	r2, #3
 800185e:	2120      	movs	r1, #32
 8001860:	480e      	ldr	r0, [pc, #56]	; (800189c <main+0x324>)
 8001862:	f7ff fa01 	bl	8000c68 <OutputString>
							OutputString("YES", HV_WARN_DATA_XPOS, HV_WARN_DATA_YPOS); // Write "YES"
 8001866:	2203      	movs	r2, #3
 8001868:	2120      	movs	r1, #32
 800186a:	480f      	ldr	r0, [pc, #60]	; (80018a8 <main+0x330>)
 800186c:	f7ff f9fc 	bl	8000c68 <OutputString>
 8001870:	e028      	b.n	80018c4 <main+0x34c>
 8001872:	bf00      	nop
 8001874:	f3af 8000 	nop.w
 8001878:	cccccccd 	.word	0xcccccccd
 800187c:	c00ccccc 	.word	0xc00ccccc
 8001880:	200000cc 	.word	0x200000cc
 8001884:	40011000 	.word	0x40011000
 8001888:	20000160 	.word	0x20000160
 800188c:	20000144 	.word	0x20000144
 8001890:	20000168 	.word	0x20000168
 8001894:	41200000 	.word	0x41200000
 8001898:	cccccccd 	.word	0xcccccccd
 800189c:	08003d88 	.word	0x08003d88
 80018a0:	08003d90 	.word	0x08003d90
 80018a4:	2000016c 	.word	0x2000016c
 80018a8:	08003d94 	.word	0x08003d94
 80018ac:	08003d98 	.word	0x08003d98
						} else {
							OutputString("     ", HV_WARN_DATA_XPOS, HV_WARN_DATA_YPOS); // Clear
 80018b0:	2203      	movs	r2, #3
 80018b2:	2120      	movs	r1, #32
 80018b4:	4872      	ldr	r0, [pc, #456]	; (8001a80 <main+0x508>)
 80018b6:	f7ff f9d7 	bl	8000c68 <OutputString>
							OutputString("---", HV_WARN_DATA_XPOS, HV_WARN_DATA_YPOS); // Write "---"
 80018ba:	2203      	movs	r2, #3
 80018bc:	2120      	movs	r1, #32
 80018be:	4871      	ldr	r0, [pc, #452]	; (8001a84 <main+0x50c>)
 80018c0:	f7ff f9d2 	bl	8000c68 <OutputString>
						}
						if (recent_warnings[2]) { // Low Temperature Warning
 80018c4:	4b70      	ldr	r3, [pc, #448]	; (8001a88 <main+0x510>)
 80018c6:	789b      	ldrb	r3, [r3, #2]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d00a      	beq.n	80018e2 <main+0x36a>
							OutputString("     ", LT_WARN_DATA_XPOS, LT_WARN_DATA_YPOS); // Clear
 80018cc:	2206      	movs	r2, #6
 80018ce:	2120      	movs	r1, #32
 80018d0:	486b      	ldr	r0, [pc, #428]	; (8001a80 <main+0x508>)
 80018d2:	f7ff f9c9 	bl	8000c68 <OutputString>
							OutputString("YES", LT_WARN_DATA_XPOS, LT_WARN_DATA_YPOS); // Write "YES"
 80018d6:	2206      	movs	r2, #6
 80018d8:	2120      	movs	r1, #32
 80018da:	486c      	ldr	r0, [pc, #432]	; (8001a8c <main+0x514>)
 80018dc:	f7ff f9c4 	bl	8000c68 <OutputString>
 80018e0:	e009      	b.n	80018f6 <main+0x37e>
						} else {
							OutputString("     ", LT_WARN_DATA_XPOS, LT_WARN_DATA_YPOS); // Clear
 80018e2:	2206      	movs	r2, #6
 80018e4:	2120      	movs	r1, #32
 80018e6:	4866      	ldr	r0, [pc, #408]	; (8001a80 <main+0x508>)
 80018e8:	f7ff f9be 	bl	8000c68 <OutputString>
							OutputString("---", LT_WARN_DATA_XPOS, LT_WARN_DATA_YPOS); // Write "---"
 80018ec:	2206      	movs	r2, #6
 80018ee:	2120      	movs	r1, #32
 80018f0:	4864      	ldr	r0, [pc, #400]	; (8001a84 <main+0x50c>)
 80018f2:	f7ff f9b9 	bl	8000c68 <OutputString>
						}
						if (recent_warnings[3]) { // High Temperature Warning
 80018f6:	4b64      	ldr	r3, [pc, #400]	; (8001a88 <main+0x510>)
 80018f8:	78db      	ldrb	r3, [r3, #3]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00a      	beq.n	8001914 <main+0x39c>
							OutputString("     ", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Clear
 80018fe:	2209      	movs	r2, #9
 8001900:	2120      	movs	r1, #32
 8001902:	485f      	ldr	r0, [pc, #380]	; (8001a80 <main+0x508>)
 8001904:	f7ff f9b0 	bl	8000c68 <OutputString>
							OutputString("YES", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Write "YES"
 8001908:	2209      	movs	r2, #9
 800190a:	2120      	movs	r1, #32
 800190c:	485f      	ldr	r0, [pc, #380]	; (8001a8c <main+0x514>)
 800190e:	f7ff f9ab 	bl	8000c68 <OutputString>
						} else {
							OutputString("     ", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Clear
							OutputString("---", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Write "---"
						}

						break;
 8001912:	e00b      	b.n	800192c <main+0x3b4>
							OutputString("     ", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Clear
 8001914:	2209      	movs	r2, #9
 8001916:	2120      	movs	r1, #32
 8001918:	4859      	ldr	r0, [pc, #356]	; (8001a80 <main+0x508>)
 800191a:	f7ff f9a5 	bl	8000c68 <OutputString>
							OutputString("---", HT_WARN_DATA_XPOS, HT_WARN_DATA_YPOS); // Write "---"
 800191e:	2209      	movs	r2, #9
 8001920:	2120      	movs	r1, #32
 8001922:	4858      	ldr	r0, [pc, #352]	; (8001a84 <main+0x50c>)
 8001924:	f7ff f9a0 	bl	8000c68 <OutputString>
						break;
 8001928:	e000      	b.n	800192c <main+0x3b4>
					default:
						// CAN message read is not part of the current page, Ignore.
						break;
 800192a:	bf00      	nop
				}

				break;
 800192c:	e0a6      	b.n	8001a7c <main+0x504>
			case PAGE_2: // Current Summary
				UpdateScreenTitles(PAGE_2);
 800192e:	2002      	movs	r0, #2
 8001930:	f7ff fab6 	bl	8000ea0 <UpdateScreenTitles>
				switch(received_CAN_ID)
 8001934:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001938:	f240 7202 	movw	r2, #1794	; 0x702
 800193c:	4293      	cmp	r3, r2
 800193e:	d034      	beq.n	80019aa <main+0x432>
 8001940:	f240 7202 	movw	r2, #1794	; 0x702
 8001944:	4293      	cmp	r3, r2
 8001946:	f300 808f 	bgt.w	8001a68 <main+0x4f0>
 800194a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800194e:	d060      	beq.n	8001a12 <main+0x49a>
 8001950:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8001954:	f300 8088 	bgt.w	8001a68 <main+0x4f0>
 8001958:	f240 4201 	movw	r2, #1025	; 0x401
 800195c:	4293      	cmp	r3, r2
 800195e:	d004      	beq.n	800196a <main+0x3f2>
 8001960:	f240 4202 	movw	r2, #1026	; 0x402
 8001964:	4293      	cmp	r3, r2
 8001966:	d05f      	beq.n	8001a28 <main+0x4b0>
						tempInt32 = (int32_t) u.float_var;
						UpdateScreenParameter(BUS_CURRENT_DATA_XPOS, BUS_CURRENT_DATA_YPOS, tempInt32, 0, FALSE); // percentage of max current
						break;
					default:
						// CAN message read is not part of the current page, Ignore.
						break;
 8001968:	e07e      	b.n	8001a68 <main+0x4f0>
						u.chars[0] = CAN_rx_data[4];
 800196a:	4b49      	ldr	r3, [pc, #292]	; (8001a90 <main+0x518>)
 800196c:	791a      	ldrb	r2, [r3, #4]
 800196e:	4b49      	ldr	r3, [pc, #292]	; (8001a94 <main+0x51c>)
 8001970:	701a      	strb	r2, [r3, #0]
						u.chars[1] = CAN_rx_data[5];
 8001972:	4b47      	ldr	r3, [pc, #284]	; (8001a90 <main+0x518>)
 8001974:	795a      	ldrb	r2, [r3, #5]
 8001976:	4b47      	ldr	r3, [pc, #284]	; (8001a94 <main+0x51c>)
 8001978:	705a      	strb	r2, [r3, #1]
						u.chars[2] = CAN_rx_data[6];
 800197a:	4b45      	ldr	r3, [pc, #276]	; (8001a90 <main+0x518>)
 800197c:	799a      	ldrb	r2, [r3, #6]
 800197e:	4b45      	ldr	r3, [pc, #276]	; (8001a94 <main+0x51c>)
 8001980:	709a      	strb	r2, [r3, #2]
						u.chars[3] = CAN_rx_data[7];
 8001982:	4b43      	ldr	r3, [pc, #268]	; (8001a90 <main+0x518>)
 8001984:	79da      	ldrb	r2, [r3, #7]
 8001986:	4b43      	ldr	r3, [pc, #268]	; (8001a94 <main+0x51c>)
 8001988:	70da      	strb	r2, [r3, #3]
						tempInt32 = (int32_t) u.float_var;
 800198a:	4b42      	ldr	r3, [pc, #264]	; (8001a94 <main+0x51c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff f83e 	bl	8000a10 <__aeabi_f2iz>
 8001994:	4603      	mov	r3, r0
 8001996:	64bb      	str	r3, [r7, #72]	; 0x48
						UpdateScreenParameter(MOTOR_CURRENT_DATA_XPOS, MOTOR_CURRENT_DATA_YPOS, tempInt32, 0, FALSE); // percentage of max current
 8001998:	2300      	movs	r3, #0
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	2300      	movs	r3, #0
 800199e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019a0:	2100      	movs	r1, #0
 80019a2:	200f      	movs	r0, #15
 80019a4:	f7ff fb52 	bl	800104c <UpdateScreenParameter>
						break;
 80019a8:	e05f      	b.n	8001a6a <main+0x4f2>
						u.chars[0] = CAN_rx_data[4];
 80019aa:	4b39      	ldr	r3, [pc, #228]	; (8001a90 <main+0x518>)
 80019ac:	791a      	ldrb	r2, [r3, #4]
 80019ae:	4b39      	ldr	r3, [pc, #228]	; (8001a94 <main+0x51c>)
 80019b0:	701a      	strb	r2, [r3, #0]
						u.chars[1] = CAN_rx_data[5];
 80019b2:	4b37      	ldr	r3, [pc, #220]	; (8001a90 <main+0x518>)
 80019b4:	795a      	ldrb	r2, [r3, #5]
 80019b6:	4b37      	ldr	r3, [pc, #220]	; (8001a94 <main+0x51c>)
 80019b8:	705a      	strb	r2, [r3, #1]
						u.chars[2] = CAN_rx_data[6];
 80019ba:	4b35      	ldr	r3, [pc, #212]	; (8001a90 <main+0x518>)
 80019bc:	799a      	ldrb	r2, [r3, #6]
 80019be:	4b35      	ldr	r3, [pc, #212]	; (8001a94 <main+0x51c>)
 80019c0:	709a      	strb	r2, [r3, #2]
						u.chars[3] = CAN_rx_data[7];
 80019c2:	4b33      	ldr	r3, [pc, #204]	; (8001a90 <main+0x518>)
 80019c4:	79da      	ldrb	r2, [r3, #7]
 80019c6:	4b33      	ldr	r3, [pc, #204]	; (8001a94 <main+0x51c>)
 80019c8:	70da      	strb	r2, [r3, #3]
						tempInt32 = (int32_t) u.float_var;
 80019ca:	4b32      	ldr	r3, [pc, #200]	; (8001a94 <main+0x51c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f81e 	bl	8000a10 <__aeabi_f2iz>
 80019d4:	4603      	mov	r3, r0
 80019d6:	64bb      	str	r3, [r7, #72]	; 0x48
						UpdateScreenParameter(ARRAY_CURRENT_DATA_XPOS, ARRAY_CURRENT_DATA_YPOS, tempInt32, ((uint32_t) (u.float_var * 10)) % 10, TRUE); // Float
 80019d8:	4b2e      	ldr	r3, [pc, #184]	; (8001a94 <main+0x51c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	492e      	ldr	r1, [pc, #184]	; (8001a98 <main+0x520>)
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fce0 	bl	80003a4 <__aeabi_fmul>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff f838 	bl	8000a5c <__aeabi_f2uiz>
 80019ec:	4601      	mov	r1, r0
 80019ee:	4b2b      	ldr	r3, [pc, #172]	; (8001a9c <main+0x524>)
 80019f0:	fba3 2301 	umull	r2, r3, r3, r1
 80019f4:	08da      	lsrs	r2, r3, #3
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	1aca      	subs	r2, r1, r3
 8001a00:	b2d3      	uxtb	r3, r2
 8001a02:	2201      	movs	r2, #1
 8001a04:	9200      	str	r2, [sp, #0]
 8001a06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a08:	2103      	movs	r1, #3
 8001a0a:	200f      	movs	r0, #15
 8001a0c:	f7ff fb1e 	bl	800104c <UpdateScreenParameter>
						break;
 8001a10:	e02b      	b.n	8001a6a <main+0x4f2>
						UpdateScreenParameter(ARRAY_CURRENT_DATA_XPOS, ARRAY_CURRENT_DATA_YPOS, CAN_rx_data[1], 0, FALSE);
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <main+0x518>)
 8001a14:	785b      	ldrb	r3, [r3, #1]
 8001a16:	461a      	mov	r2, r3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	2103      	movs	r1, #3
 8001a20:	200f      	movs	r0, #15
 8001a22:	f7ff fb13 	bl	800104c <UpdateScreenParameter>
						break;
 8001a26:	e020      	b.n	8001a6a <main+0x4f2>
						u.chars[0] = CAN_rx_data[4];
 8001a28:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <main+0x518>)
 8001a2a:	791a      	ldrb	r2, [r3, #4]
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <main+0x51c>)
 8001a2e:	701a      	strb	r2, [r3, #0]
						u.chars[1] = CAN_rx_data[5];
 8001a30:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <main+0x518>)
 8001a32:	795a      	ldrb	r2, [r3, #5]
 8001a34:	4b17      	ldr	r3, [pc, #92]	; (8001a94 <main+0x51c>)
 8001a36:	705a      	strb	r2, [r3, #1]
						u.chars[2] = CAN_rx_data[6];
 8001a38:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <main+0x518>)
 8001a3a:	799a      	ldrb	r2, [r3, #6]
 8001a3c:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <main+0x51c>)
 8001a3e:	709a      	strb	r2, [r3, #2]
						u.chars[3] = CAN_rx_data[7];
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <main+0x518>)
 8001a42:	79da      	ldrb	r2, [r3, #7]
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <main+0x51c>)
 8001a46:	70da      	strb	r2, [r3, #3]
						tempInt32 = (int32_t) u.float_var;
 8001a48:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <main+0x51c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe ffdf 	bl	8000a10 <__aeabi_f2iz>
 8001a52:	4603      	mov	r3, r0
 8001a54:	64bb      	str	r3, [r7, #72]	; 0x48
						UpdateScreenParameter(BUS_CURRENT_DATA_XPOS, BUS_CURRENT_DATA_YPOS, tempInt32, 0, FALSE); // percentage of max current
 8001a56:	2300      	movs	r3, #0
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a5e:	2109      	movs	r1, #9
 8001a60:	200f      	movs	r0, #15
 8001a62:	f7ff faf3 	bl	800104c <UpdateScreenParameter>
						break;
 8001a66:	e000      	b.n	8001a6a <main+0x4f2>
						break;
 8001a68:	bf00      	nop
				}
				break;
 8001a6a:	e007      	b.n	8001a7c <main+0x504>
			case PAGE_3: // Pack Summary (Voltage + Temperature)
				UpdateScreenTitles(PAGE_3);
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	f7ff fa17 	bl	8000ea0 <UpdateScreenTitles>
				switch(received_CAN_ID)
				{
					default:
						// CAN message read is not part of the current page, Ignore.
						break;
 8001a72:	bf00      	nop
				}
				break;
 8001a74:	e002      	b.n	8001a7c <main+0x504>
			default:
				// Should never reach here.
				break;
		}

	}
 8001a76:	bf00      	nop
 8001a78:	e5ac      	b.n	80015d4 <main+0x5c>
				break;
 8001a7a:	bf00      	nop
	timer_val = __HAL_TIM_GET_COUNTER(&htim3);
 8001a7c:	e5aa      	b.n	80015d4 <main+0x5c>
 8001a7e:	bf00      	nop
 8001a80:	08003d88 	.word	0x08003d88
 8001a84:	08003d98 	.word	0x08003d98
 8001a88:	2000016c 	.word	0x2000016c
 8001a8c:	08003d94 	.word	0x08003d94
 8001a90:	20000160 	.word	0x20000160
 8001a94:	20000168 	.word	0x20000168
 8001a98:	41200000 	.word	0x41200000
 8001a9c:	cccccccd 	.word	0xcccccccd

08001aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b090      	sub	sp, #64	; 0x40
 8001aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa6:	f107 0318 	add.w	r3, r7, #24
 8001aaa:	2228      	movs	r2, #40	; 0x28
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f002 f878 	bl	8003ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
 8001ac0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aca:	2310      	movs	r3, #16
 8001acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001ad6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001ada:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001adc:	f107 0318 	add.w	r3, r7, #24
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f001 f997 	bl	8002e14 <HAL_RCC_OscConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001aec:	f000 f819 	bl	8001b22 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001af0:	230f      	movs	r3, #15
 8001af2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af4:	2302      	movs	r3, #2
 8001af6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	2102      	movs	r1, #2
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f001 fc04 	bl	8003318 <HAL_RCC_ClockConfig>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001b16:	f000 f804 	bl	8001b22 <Error_Handler>
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	3740      	adds	r7, #64	; 0x40
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b26:	b672      	cpsid	i
}
 8001b28:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <Error_Handler+0x8>

08001b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <HAL_MspInit+0x40>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	4a0d      	ldr	r2, [pc, #52]	; (8001b6c <HAL_MspInit+0x40>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6193      	str	r3, [r2, #24]
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <HAL_MspInit+0x40>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	4b08      	ldr	r3, [pc, #32]	; (8001b6c <HAL_MspInit+0x40>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4a07      	ldr	r2, [pc, #28]	; (8001b6c <HAL_MspInit+0x40>)
 8001b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b54:	61d3      	str	r3, [r2, #28]
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <HAL_MspInit+0x40>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	40021000 	.word	0x40021000

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <NMI_Handler+0x4>

08001b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <HardFault_Handler+0x4>

08001b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <MemManage_Handler+0x4>

08001b82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b86:	e7fe      	b.n	8001b86 <BusFault_Handler+0x4>

08001b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <UsageFault_Handler+0x4>

08001b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr

08001b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb6:	f000 f8eb 	bl	8001d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001bc6:	f000 fc4f 	bl	8002468 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200000cc 	.word	0x200000cc

08001bd4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be6:	f107 0308 	add.w	r3, r7, #8
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001bfe:	4a1e      	ldr	r2, [pc, #120]	; (8001c78 <MX_TIM3_Init+0x98>)
 8001c00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001c02:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c04:	224f      	movs	r2, #79	; 0x4f
 8001c06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c08:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c14:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c16:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1c:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c22:	4814      	ldr	r0, [pc, #80]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c24:	f001 fcd4 	bl	80035d0 <HAL_TIM_Base_Init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001c2e:	f7ff ff78 	bl	8001b22 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c38:	f107 0308 	add.w	r3, r7, #8
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480d      	ldr	r0, [pc, #52]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c40:	f001 fd60 	bl	8003704 <HAL_TIM_ConfigClockSource>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001c4a:	f7ff ff6a 	bl	8001b22 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c56:	463b      	mov	r3, r7
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4806      	ldr	r0, [pc, #24]	; (8001c74 <MX_TIM3_Init+0x94>)
 8001c5c:	f001 ff12 	bl	8003a84 <HAL_TIMEx_MasterConfigSynchronization>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001c66:	f7ff ff5c 	bl	8001b22 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000170 	.word	0x20000170
 8001c78:	40000400 	.word	0x40000400

08001c7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0x34>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d10b      	bne.n	8001ca6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <HAL_TIM_Base_MspInit+0x38>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4a08      	ldr	r2, [pc, #32]	; (8001cb4 <HAL_TIM_Base_MspInit+0x38>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	61d3      	str	r3, [r2, #28]
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_TIM_Base_MspInit+0x38>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40000400 	.word	0x40000400
 8001cb4:	40021000 	.word	0x40021000

08001cb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cb8:	480c      	ldr	r0, [pc, #48]	; (8001cec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cba:	490d      	ldr	r1, [pc, #52]	; (8001cf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	; (8001cf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc0:	e002      	b.n	8001cc8 <LoopCopyDataInit>

08001cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc6:	3304      	adds	r3, #4

08001cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ccc:	d3f9      	bcc.n	8001cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cce:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cd0:	4c0a      	ldr	r4, [pc, #40]	; (8001cfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd4:	e001      	b.n	8001cda <LoopFillZerobss>

08001cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd8:	3204      	adds	r2, #4

08001cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cdc:	d3fb      	bcc.n	8001cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cde:	f7ff ff79 	bl	8001bd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ce2:	f001 ff2d 	bl	8003b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ce6:	f7ff fc47 	bl	8001578 <main>
  bx lr
 8001cea:	4770      	bx	lr
  ldr r0, =_sdata
 8001cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf0:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001cf4:	08003dc8 	.word	0x08003dc8
  ldr r2, =_sbss
 8001cf8:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001cfc:	200001bc 	.word	0x200001bc

08001d00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d00:	e7fe      	b.n	8001d00 <ADC1_2_IRQHandler>
	...

08001d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <HAL_Init+0x28>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a07      	ldr	r2, [pc, #28]	; (8001d2c <HAL_Init+0x28>)
 8001d0e:	f043 0310 	orr.w	r3, r3, #16
 8001d12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d14:	2003      	movs	r0, #3
 8001d16:	f000 fe9f 	bl	8002a58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d1a:	200f      	movs	r0, #15
 8001d1c:	f000 f808 	bl	8001d30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d20:	f7ff ff04 	bl	8001b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40022000 	.word	0x40022000

08001d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <HAL_InitTick+0x54>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <HAL_InitTick+0x58>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 feb7 	bl	8002ac2 <HAL_SYSTICK_Config>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00e      	b.n	8001d7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b0f      	cmp	r3, #15
 8001d62:	d80a      	bhi.n	8001d7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d64:	2200      	movs	r2, #0
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6c:	f000 fe7f 	bl	8002a6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d70:	4a06      	ldr	r2, [pc, #24]	; (8001d8c <HAL_InitTick+0x5c>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
 8001d78:	e000      	b.n	8001d7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200000a4 	.word	0x200000a4
 8001d88:	200000ac 	.word	0x200000ac
 8001d8c:	200000a8 	.word	0x200000a8

08001d90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <HAL_IncTick+0x1c>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_IncTick+0x20>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4413      	add	r3, r2
 8001da0:	4a03      	ldr	r2, [pc, #12]	; (8001db0 <HAL_IncTick+0x20>)
 8001da2:	6013      	str	r3, [r2, #0]
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	200000ac 	.word	0x200000ac
 8001db0:	200001b8 	.word	0x200001b8

08001db4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return uwTick;
 8001db8:	4b02      	ldr	r3, [pc, #8]	; (8001dc4 <HAL_GetTick+0x10>)
 8001dba:	681b      	ldr	r3, [r3, #0]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	200001b8 	.word	0x200001b8

08001dc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e0ed      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff fa92 	bl	8001310 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dfc:	f7ff ffda 	bl	8001db4 <HAL_GetTick>
 8001e00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e02:	e012      	b.n	8001e2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e04:	f7ff ffd6 	bl	8001db4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b0a      	cmp	r3, #10
 8001e10:	d90b      	bls.n	8001e2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2205      	movs	r2, #5
 8001e22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e0c5      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0e5      	beq.n	8001e04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0202 	bic.w	r2, r2, #2
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e48:	f7ff ffb4 	bl	8001db4 <HAL_GetTick>
 8001e4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e4e:	e012      	b.n	8001e76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e50:	f7ff ffb0 	bl	8001db4 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b0a      	cmp	r3, #10
 8001e5c:	d90b      	bls.n	8001e76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2205      	movs	r2, #5
 8001e6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e09f      	b.n	8001fb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1e5      	bne.n	8001e50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7e1b      	ldrb	r3, [r3, #24]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d108      	bne.n	8001e9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	e007      	b.n	8001eae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	7e5b      	ldrb	r3, [r3, #25]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d108      	bne.n	8001ec8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	e007      	b.n	8001ed8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ed6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	7e9b      	ldrb	r3, [r3, #26]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d108      	bne.n	8001ef2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0220 	orr.w	r2, r2, #32
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	e007      	b.n	8001f02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 0220 	bic.w	r2, r2, #32
 8001f00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	7edb      	ldrb	r3, [r3, #27]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d108      	bne.n	8001f1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0210 	bic.w	r2, r2, #16
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	e007      	b.n	8001f2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 0210 	orr.w	r2, r2, #16
 8001f2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	7f1b      	ldrb	r3, [r3, #28]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d108      	bne.n	8001f46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0208 	orr.w	r2, r2, #8
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e007      	b.n	8001f56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 0208 	bic.w	r2, r2, #8
 8001f54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	7f5b      	ldrb	r3, [r3, #29]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d108      	bne.n	8001f70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f042 0204 	orr.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	e007      	b.n	8001f80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0204 	bic.w	r2, r2, #4
 8001f7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	ea42 0103 	orr.w	r1, r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	1e5a      	subs	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b087      	sub	sp, #28
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fd6:	7cfb      	ldrb	r3, [r7, #19]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d003      	beq.n	8001fe4 <HAL_CAN_ConfigFilter+0x26>
 8001fdc:	7cfb      	ldrb	r3, [r7, #19]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	f040 80aa 	bne.w	8002138 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001fea:	f043 0201 	orr.w	r2, r3, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f003 031f 	and.w	r3, r3, #31
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	43db      	mvns	r3, r3
 800200e:	401a      	ands	r2, r3
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d123      	bne.n	8002066 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	43db      	mvns	r3, r3
 8002028:	401a      	ands	r2, r3
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002040:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3248      	adds	r2, #72	; 0x48
 8002046:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800205a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800205c:	6979      	ldr	r1, [r7, #20]
 800205e:	3348      	adds	r3, #72	; 0x48
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	440b      	add	r3, r1
 8002064:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d122      	bne.n	80020b4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	431a      	orrs	r2, r3
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800208e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3248      	adds	r2, #72	; 0x48
 8002094:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020a8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020aa:	6979      	ldr	r1, [r7, #20]
 80020ac:	3348      	adds	r3, #72	; 0x48
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	440b      	add	r3, r1
 80020b2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d109      	bne.n	80020d0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	401a      	ands	r2, r3
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80020ce:	e007      	b.n	80020e0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	431a      	orrs	r2, r3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d109      	bne.n	80020fc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	401a      	ands	r2, r3
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80020fa:	e007      	b.n	800210c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	431a      	orrs	r2, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d107      	bne.n	8002124 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	431a      	orrs	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800212a:	f023 0201 	bic.w	r2, r3, #1
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	e006      	b.n	8002146 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
  }
}
 8002146:	4618      	mov	r0, r3
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b01      	cmp	r3, #1
 8002162:	d12e      	bne.n	80021c2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2202      	movs	r2, #2
 8002168:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0201 	bic.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800217c:	f7ff fe1a 	bl	8001db4 <HAL_GetTick>
 8002180:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002182:	e012      	b.n	80021aa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002184:	f7ff fe16 	bl	8001db4 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b0a      	cmp	r3, #10
 8002190:	d90b      	bls.n	80021aa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002196:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2205      	movs	r2, #5
 80021a2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e012      	b.n	80021d0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1e5      	bne.n	8002184 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	e006      	b.n	80021d0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
  }
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021d8:	b480      	push	{r7}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
 80021e4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021ec:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d003      	beq.n	80021fc <HAL_CAN_GetRxMessage+0x24>
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	f040 8103 	bne.w	8002402 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10e      	bne.n	8002220 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d116      	bne.n	800223e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0f7      	b.n	8002410 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d107      	bne.n	800223e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002232:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e0e8      	b.n	8002410 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	331b      	adds	r3, #27
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	4413      	add	r3, r2
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0204 	and.w	r2, r3, #4
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d10c      	bne.n	8002276 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	331b      	adds	r3, #27
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	4413      	add	r3, r2
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	0d5b      	lsrs	r3, r3, #21
 800226c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	e00b      	b.n	800228e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	331b      	adds	r3, #27
 800227e:	011b      	lsls	r3, r3, #4
 8002280:	4413      	add	r3, r2
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	08db      	lsrs	r3, r3, #3
 8002286:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	331b      	adds	r3, #27
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	4413      	add	r3, r2
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0202 	and.w	r2, r3, #2
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	331b      	adds	r3, #27
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	4413      	add	r3, r2
 80022b0:	3304      	adds	r3, #4
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2208      	movs	r2, #8
 80022c0:	611a      	str	r2, [r3, #16]
 80022c2:	e00b      	b.n	80022dc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	331b      	adds	r3, #27
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	4413      	add	r3, r2
 80022d0:	3304      	adds	r3, #4
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 020f 	and.w	r2, r3, #15
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	331b      	adds	r3, #27
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	4413      	add	r3, r2
 80022e8:	3304      	adds	r3, #4
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	0a1b      	lsrs	r3, r3, #8
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	331b      	adds	r3, #27
 80022fc:	011b      	lsls	r3, r3, #4
 80022fe:	4413      	add	r3, r2
 8002300:	3304      	adds	r3, #4
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	b29a      	uxth	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	4413      	add	r3, r2
 8002316:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	4413      	add	r3, r2
 800232c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	0a1a      	lsrs	r2, r3, #8
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	3301      	adds	r3, #1
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	4413      	add	r3, r2
 8002346:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	0c1a      	lsrs	r2, r3, #16
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	3302      	adds	r3, #2
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	4413      	add	r3, r2
 8002360:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	0e1a      	lsrs	r2, r3, #24
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	3303      	adds	r3, #3
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	4413      	add	r3, r2
 800237a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	3304      	adds	r3, #4
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	4413      	add	r3, r2
 8002392:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	0a1a      	lsrs	r2, r3, #8
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	3305      	adds	r3, #5
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	0c1a      	lsrs	r2, r3, #16
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3306      	adds	r3, #6
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	0e1a      	lsrs	r2, r3, #24
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	3307      	adds	r3, #7
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d108      	bne.n	80023ee <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0220 	orr.w	r2, r2, #32
 80023ea:	60da      	str	r2, [r3, #12]
 80023ec:	e007      	b.n	80023fe <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0220 	orr.w	r2, r2, #32
 80023fc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e006      	b.n	8002410 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
  }
}
 8002410:	4618      	mov	r0, r3
 8002412:	371c      	adds	r7, #28
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr

0800241a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800241a:	b480      	push	{r7}
 800241c:	b085      	sub	sp, #20
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800242e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002430:	7afb      	ldrb	r3, [r7, #11]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d002      	beq.n	800243c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002436:	7afb      	ldrb	r3, [r7, #11]
 8002438:	2b02      	cmp	r3, #2
 800243a:	d10f      	bne.n	800245c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d106      	bne.n	8002450 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	e005      	b.n	800245c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800245c:	68fb      	ldr	r3, [r7, #12]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	; 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002470:	2300      	movs	r3, #0
 8002472:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d07c      	beq.n	80025a8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d023      	beq.n	8002500 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2201      	movs	r2, #1
 80024be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f983 	bl	80027d6 <HAL_CAN_TxMailbox0CompleteCallback>
 80024d0:	e016      	b.n	8002500 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d004      	beq.n	80024e6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80024dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
 80024e4:	e00c      	b.n	8002500 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	f003 0308 	and.w	r3, r3, #8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d004      	beq.n	80024fa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80024f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024f6:	627b      	str	r3, [r7, #36]	; 0x24
 80024f8:	e002      	b.n	8002500 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f986 	bl	800280c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002506:	2b00      	cmp	r3, #0
 8002508:	d024      	beq.n	8002554 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002512:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f962 	bl	80027e8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002524:	e016      	b.n	8002554 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800252c:	2b00      	cmp	r3, #0
 800252e:	d004      	beq.n	800253a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002536:	627b      	str	r3, [r7, #36]	; 0x24
 8002538:	e00c      	b.n	8002554 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002540:	2b00      	cmp	r3, #0
 8002542:	d004      	beq.n	800254e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800254a:	627b      	str	r3, [r7, #36]	; 0x24
 800254c:	e002      	b.n	8002554 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f965 	bl	800281e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d024      	beq.n	80025a8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002566:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f941 	bl	80027fa <HAL_CAN_TxMailbox2CompleteCallback>
 8002578:	e016      	b.n	80025a8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d004      	beq.n	800258e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
 800258c:	e00c      	b.n	80025a8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d004      	beq.n	80025a2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
 80025a0:	e002      	b.n	80025a8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f944 	bl	8002830 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00c      	beq.n	80025cc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d007      	beq.n	80025cc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2210      	movs	r2, #16
 80025ca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00b      	beq.n	80025ee <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2208      	movs	r2, #8
 80025e6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f933 	bl	8002854 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d009      	beq.n	800260c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f91b 	bl	8002842 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800260c:	6a3b      	ldr	r3, [r7, #32]
 800260e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00c      	beq.n	8002630 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002626:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2210      	movs	r2, #16
 800262e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002630:	6a3b      	ldr	r3, [r7, #32]
 8002632:	f003 0320 	and.w	r3, r3, #32
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	f003 0308 	and.w	r3, r3, #8
 8002640:	2b00      	cmp	r3, #0
 8002642:	d006      	beq.n	8002652 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2208      	movs	r2, #8
 800264a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f913 	bl	8002878 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	d009      	beq.n	8002670 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f8fb 	bl	8002866 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00b      	beq.n	8002692 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	2b00      	cmp	r3, #0
 8002682:	d006      	beq.n	8002692 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2210      	movs	r2, #16
 800268a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f8fc 	bl	800288a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00b      	beq.n	80026b4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d006      	beq.n	80026b4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2208      	movs	r2, #8
 80026ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f8f4 	bl	800289c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d07b      	beq.n	80027b6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	f003 0304 	and.w	r3, r3, #4
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d072      	beq.n	80027ae <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026c8:	6a3b      	ldr	r3, [r7, #32]
 80026ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80026dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d008      	beq.n	8002700 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80026f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fa:	f043 0302 	orr.w	r3, r3, #2
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002706:	2b00      	cmp	r3, #0
 8002708:	d008      	beq.n	800271c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002716:	f043 0304 	orr.w	r3, r3, #4
 800271a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800271c:	6a3b      	ldr	r3, [r7, #32]
 800271e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002722:	2b00      	cmp	r3, #0
 8002724:	d043      	beq.n	80027ae <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800272c:	2b00      	cmp	r3, #0
 800272e:	d03e      	beq.n	80027ae <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002736:	2b60      	cmp	r3, #96	; 0x60
 8002738:	d02b      	beq.n	8002792 <HAL_CAN_IRQHandler+0x32a>
 800273a:	2b60      	cmp	r3, #96	; 0x60
 800273c:	d82e      	bhi.n	800279c <HAL_CAN_IRQHandler+0x334>
 800273e:	2b50      	cmp	r3, #80	; 0x50
 8002740:	d022      	beq.n	8002788 <HAL_CAN_IRQHandler+0x320>
 8002742:	2b50      	cmp	r3, #80	; 0x50
 8002744:	d82a      	bhi.n	800279c <HAL_CAN_IRQHandler+0x334>
 8002746:	2b40      	cmp	r3, #64	; 0x40
 8002748:	d019      	beq.n	800277e <HAL_CAN_IRQHandler+0x316>
 800274a:	2b40      	cmp	r3, #64	; 0x40
 800274c:	d826      	bhi.n	800279c <HAL_CAN_IRQHandler+0x334>
 800274e:	2b30      	cmp	r3, #48	; 0x30
 8002750:	d010      	beq.n	8002774 <HAL_CAN_IRQHandler+0x30c>
 8002752:	2b30      	cmp	r3, #48	; 0x30
 8002754:	d822      	bhi.n	800279c <HAL_CAN_IRQHandler+0x334>
 8002756:	2b10      	cmp	r3, #16
 8002758:	d002      	beq.n	8002760 <HAL_CAN_IRQHandler+0x2f8>
 800275a:	2b20      	cmp	r3, #32
 800275c:	d005      	beq.n	800276a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800275e:	e01d      	b.n	800279c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002762:	f043 0308 	orr.w	r3, r3, #8
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002768:	e019      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	f043 0310 	orr.w	r3, r3, #16
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002772:	e014      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	f043 0320 	orr.w	r3, r3, #32
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800277c:	e00f      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002784:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002786:	e00a      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800278e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002790:	e005      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002798:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800279a:	e000      	b.n	800279e <HAL_CAN_IRQHandler+0x336>
            break;
 800279c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	699a      	ldr	r2, [r3, #24]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80027ac:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2204      	movs	r2, #4
 80027b4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f870 	bl	80028ae <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80027ce:	bf00      	nop
 80027d0:	3728      	adds	r7, #40	; 0x28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr

0800288a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028d0:	4b0c      	ldr	r3, [pc, #48]	; (8002904 <__NVIC_SetPriorityGrouping+0x44>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028dc:	4013      	ands	r3, r2
 80028de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028f2:	4a04      	ldr	r2, [pc, #16]	; (8002904 <__NVIC_SetPriorityGrouping+0x44>)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	60d3      	str	r3, [r2, #12]
}
 80028f8:	bf00      	nop
 80028fa:	3714      	adds	r7, #20
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800290c:	4b04      	ldr	r3, [pc, #16]	; (8002920 <__NVIC_GetPriorityGrouping+0x18>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	0a1b      	lsrs	r3, r3, #8
 8002912:	f003 0307 	and.w	r3, r3, #7
}
 8002916:	4618      	mov	r0, r3
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	e000ed00 	.word	0xe000ed00

08002924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	2b00      	cmp	r3, #0
 8002934:	db0b      	blt.n	800294e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	f003 021f 	and.w	r2, r3, #31
 800293c:	4906      	ldr	r1, [pc, #24]	; (8002958 <__NVIC_EnableIRQ+0x34>)
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	095b      	lsrs	r3, r3, #5
 8002944:	2001      	movs	r0, #1
 8002946:	fa00 f202 	lsl.w	r2, r0, r2
 800294a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	e000e100 	.word	0xe000e100

0800295c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	db0a      	blt.n	8002986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	b2da      	uxtb	r2, r3
 8002974:	490c      	ldr	r1, [pc, #48]	; (80029a8 <__NVIC_SetPriority+0x4c>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	440b      	add	r3, r1
 8002980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002984:	e00a      	b.n	800299c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	b2da      	uxtb	r2, r3
 800298a:	4908      	ldr	r1, [pc, #32]	; (80029ac <__NVIC_SetPriority+0x50>)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	3b04      	subs	r3, #4
 8002994:	0112      	lsls	r2, r2, #4
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	440b      	add	r3, r1
 800299a:	761a      	strb	r2, [r3, #24]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	e000e100 	.word	0xe000e100
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	; 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f1c3 0307 	rsb	r3, r3, #7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	bf28      	it	cs
 80029ce:	2304      	movcs	r3, #4
 80029d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2b06      	cmp	r3, #6
 80029d8:	d902      	bls.n	80029e0 <NVIC_EncodePriority+0x30>
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3b03      	subs	r3, #3
 80029de:	e000      	b.n	80029e2 <NVIC_EncodePriority+0x32>
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	f04f 32ff 	mov.w	r2, #4294967295
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43da      	mvns	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	401a      	ands	r2, r3
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f8:	f04f 31ff 	mov.w	r1, #4294967295
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43d9      	mvns	r1, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	4313      	orrs	r3, r2
         );
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3724      	adds	r7, #36	; 0x24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a24:	d301      	bcc.n	8002a2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a26:	2301      	movs	r3, #1
 8002a28:	e00f      	b.n	8002a4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a2a:	4a0a      	ldr	r2, [pc, #40]	; (8002a54 <SysTick_Config+0x40>)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a32:	210f      	movs	r1, #15
 8002a34:	f04f 30ff 	mov.w	r0, #4294967295
 8002a38:	f7ff ff90 	bl	800295c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a3c:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <SysTick_Config+0x40>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a42:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <SysTick_Config+0x40>)
 8002a44:	2207      	movs	r2, #7
 8002a46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	e000e010 	.word	0xe000e010

08002a58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ff2d 	bl	80028c0 <__NVIC_SetPriorityGrouping>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b086      	sub	sp, #24
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	4603      	mov	r3, r0
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
 8002a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a80:	f7ff ff42 	bl	8002908 <__NVIC_GetPriorityGrouping>
 8002a84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	68b9      	ldr	r1, [r7, #8]
 8002a8a:	6978      	ldr	r0, [r7, #20]
 8002a8c:	f7ff ff90 	bl	80029b0 <NVIC_EncodePriority>
 8002a90:	4602      	mov	r2, r0
 8002a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff ff5f 	bl	800295c <__NVIC_SetPriority>
}
 8002a9e:	bf00      	nop
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b082      	sub	sp, #8
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	4603      	mov	r3, r0
 8002aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ff35 	bl	8002924 <__NVIC_EnableIRQ>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ffa2 	bl	8002a14 <SysTick_Config>
 8002ad0:	4603      	mov	r3, r0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b08b      	sub	sp, #44	; 0x2c
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002aea:	2300      	movs	r3, #0
 8002aec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aee:	e169      	b.n	8002dc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002af0:	2201      	movs	r2, #1
 8002af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	f040 8158 	bne.w	8002dbe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	4a9a      	ldr	r2, [pc, #616]	; (8002d7c <HAL_GPIO_Init+0x2a0>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d05e      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
 8002b18:	4a98      	ldr	r2, [pc, #608]	; (8002d7c <HAL_GPIO_Init+0x2a0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d875      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b1e:	4a98      	ldr	r2, [pc, #608]	; (8002d80 <HAL_GPIO_Init+0x2a4>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d058      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
 8002b24:	4a96      	ldr	r2, [pc, #600]	; (8002d80 <HAL_GPIO_Init+0x2a4>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d86f      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b2a:	4a96      	ldr	r2, [pc, #600]	; (8002d84 <HAL_GPIO_Init+0x2a8>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d052      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
 8002b30:	4a94      	ldr	r2, [pc, #592]	; (8002d84 <HAL_GPIO_Init+0x2a8>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d869      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b36:	4a94      	ldr	r2, [pc, #592]	; (8002d88 <HAL_GPIO_Init+0x2ac>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d04c      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
 8002b3c:	4a92      	ldr	r2, [pc, #584]	; (8002d88 <HAL_GPIO_Init+0x2ac>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d863      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b42:	4a92      	ldr	r2, [pc, #584]	; (8002d8c <HAL_GPIO_Init+0x2b0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d046      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
 8002b48:	4a90      	ldr	r2, [pc, #576]	; (8002d8c <HAL_GPIO_Init+0x2b0>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d85d      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b4e:	2b12      	cmp	r3, #18
 8002b50:	d82a      	bhi.n	8002ba8 <HAL_GPIO_Init+0xcc>
 8002b52:	2b12      	cmp	r3, #18
 8002b54:	d859      	bhi.n	8002c0a <HAL_GPIO_Init+0x12e>
 8002b56:	a201      	add	r2, pc, #4	; (adr r2, 8002b5c <HAL_GPIO_Init+0x80>)
 8002b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5c:	08002bd7 	.word	0x08002bd7
 8002b60:	08002bb1 	.word	0x08002bb1
 8002b64:	08002bc3 	.word	0x08002bc3
 8002b68:	08002c05 	.word	0x08002c05
 8002b6c:	08002c0b 	.word	0x08002c0b
 8002b70:	08002c0b 	.word	0x08002c0b
 8002b74:	08002c0b 	.word	0x08002c0b
 8002b78:	08002c0b 	.word	0x08002c0b
 8002b7c:	08002c0b 	.word	0x08002c0b
 8002b80:	08002c0b 	.word	0x08002c0b
 8002b84:	08002c0b 	.word	0x08002c0b
 8002b88:	08002c0b 	.word	0x08002c0b
 8002b8c:	08002c0b 	.word	0x08002c0b
 8002b90:	08002c0b 	.word	0x08002c0b
 8002b94:	08002c0b 	.word	0x08002c0b
 8002b98:	08002c0b 	.word	0x08002c0b
 8002b9c:	08002c0b 	.word	0x08002c0b
 8002ba0:	08002bb9 	.word	0x08002bb9
 8002ba4:	08002bcd 	.word	0x08002bcd
 8002ba8:	4a79      	ldr	r2, [pc, #484]	; (8002d90 <HAL_GPIO_Init+0x2b4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bae:	e02c      	b.n	8002c0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	623b      	str	r3, [r7, #32]
          break;
 8002bb6:	e029      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	623b      	str	r3, [r7, #32]
          break;
 8002bc0:	e024      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	3308      	adds	r3, #8
 8002bc8:	623b      	str	r3, [r7, #32]
          break;
 8002bca:	e01f      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	623b      	str	r3, [r7, #32]
          break;
 8002bd4:	e01a      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d102      	bne.n	8002be4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002bde:	2304      	movs	r3, #4
 8002be0:	623b      	str	r3, [r7, #32]
          break;
 8002be2:	e013      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d105      	bne.n	8002bf8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bec:	2308      	movs	r3, #8
 8002bee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	611a      	str	r2, [r3, #16]
          break;
 8002bf6:	e009      	b.n	8002c0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bf8:	2308      	movs	r3, #8
 8002bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	69fa      	ldr	r2, [r7, #28]
 8002c00:	615a      	str	r2, [r3, #20]
          break;
 8002c02:	e003      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c04:	2300      	movs	r3, #0
 8002c06:	623b      	str	r3, [r7, #32]
          break;
 8002c08:	e000      	b.n	8002c0c <HAL_GPIO_Init+0x130>
          break;
 8002c0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	2bff      	cmp	r3, #255	; 0xff
 8002c10:	d801      	bhi.n	8002c16 <HAL_GPIO_Init+0x13a>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	e001      	b.n	8002c1a <HAL_GPIO_Init+0x13e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2bff      	cmp	r3, #255	; 0xff
 8002c20:	d802      	bhi.n	8002c28 <HAL_GPIO_Init+0x14c>
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	e002      	b.n	8002c2e <HAL_GPIO_Init+0x152>
 8002c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2a:	3b08      	subs	r3, #8
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	210f      	movs	r1, #15
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	401a      	ands	r2, r3
 8002c40:	6a39      	ldr	r1, [r7, #32]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	fa01 f303 	lsl.w	r3, r1, r3
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 80b1 	beq.w	8002dbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c5c:	4b4d      	ldr	r3, [pc, #308]	; (8002d94 <HAL_GPIO_Init+0x2b8>)
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	4a4c      	ldr	r2, [pc, #304]	; (8002d94 <HAL_GPIO_Init+0x2b8>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6193      	str	r3, [r2, #24]
 8002c68:	4b4a      	ldr	r3, [pc, #296]	; (8002d94 <HAL_GPIO_Init+0x2b8>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c74:	4a48      	ldr	r2, [pc, #288]	; (8002d98 <HAL_GPIO_Init+0x2bc>)
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	089b      	lsrs	r3, r3, #2
 8002c7a:	3302      	adds	r3, #2
 8002c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	220f      	movs	r2, #15
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	4013      	ands	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a40      	ldr	r2, [pc, #256]	; (8002d9c <HAL_GPIO_Init+0x2c0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <HAL_GPIO_Init+0x1ec>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a3f      	ldr	r2, [pc, #252]	; (8002da0 <HAL_GPIO_Init+0x2c4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00d      	beq.n	8002cc4 <HAL_GPIO_Init+0x1e8>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a3e      	ldr	r2, [pc, #248]	; (8002da4 <HAL_GPIO_Init+0x2c8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d007      	beq.n	8002cc0 <HAL_GPIO_Init+0x1e4>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a3d      	ldr	r2, [pc, #244]	; (8002da8 <HAL_GPIO_Init+0x2cc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d101      	bne.n	8002cbc <HAL_GPIO_Init+0x1e0>
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e006      	b.n	8002cca <HAL_GPIO_Init+0x1ee>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	e004      	b.n	8002cca <HAL_GPIO_Init+0x1ee>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e002      	b.n	8002cca <HAL_GPIO_Init+0x1ee>
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e000      	b.n	8002cca <HAL_GPIO_Init+0x1ee>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ccc:	f002 0203 	and.w	r2, r2, #3
 8002cd0:	0092      	lsls	r2, r2, #2
 8002cd2:	4093      	lsls	r3, r2
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002cda:	492f      	ldr	r1, [pc, #188]	; (8002d98 <HAL_GPIO_Init+0x2bc>)
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	089b      	lsrs	r3, r3, #2
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d006      	beq.n	8002d02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	492c      	ldr	r1, [pc, #176]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	608b      	str	r3, [r1, #8]
 8002d00:	e006      	b.n	8002d10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d02:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	4928      	ldr	r1, [pc, #160]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d006      	beq.n	8002d2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d1c:	4b23      	ldr	r3, [pc, #140]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	4922      	ldr	r1, [pc, #136]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60cb      	str	r3, [r1, #12]
 8002d28:	e006      	b.n	8002d38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d2a:	4b20      	ldr	r3, [pc, #128]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	491e      	ldr	r1, [pc, #120]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d006      	beq.n	8002d52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d44:	4b19      	ldr	r3, [pc, #100]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4918      	ldr	r1, [pc, #96]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]
 8002d50:	e006      	b.n	8002d60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d52:	4b16      	ldr	r3, [pc, #88]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	4914      	ldr	r1, [pc, #80]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d021      	beq.n	8002db0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d6c:	4b0f      	ldr	r3, [pc, #60]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	490e      	ldr	r1, [pc, #56]	; (8002dac <HAL_GPIO_Init+0x2d0>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]
 8002d78:	e021      	b.n	8002dbe <HAL_GPIO_Init+0x2e2>
 8002d7a:	bf00      	nop
 8002d7c:	10320000 	.word	0x10320000
 8002d80:	10310000 	.word	0x10310000
 8002d84:	10220000 	.word	0x10220000
 8002d88:	10210000 	.word	0x10210000
 8002d8c:	10120000 	.word	0x10120000
 8002d90:	10110000 	.word	0x10110000
 8002d94:	40021000 	.word	0x40021000
 8002d98:	40010000 	.word	0x40010000
 8002d9c:	40010800 	.word	0x40010800
 8002da0:	40010c00 	.word	0x40010c00
 8002da4:	40011000 	.word	0x40011000
 8002da8:	40011400 	.word	0x40011400
 8002dac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <HAL_GPIO_Init+0x304>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	4909      	ldr	r1, [pc, #36]	; (8002de0 <HAL_GPIO_Init+0x304>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	fa22 f303 	lsr.w	r3, r2, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f47f ae8e 	bne.w	8002af0 <HAL_GPIO_Init+0x14>
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop
 8002dd8:	372c      	adds	r7, #44	; 0x2c
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	40010400 	.word	0x40010400

08002de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	807b      	strh	r3, [r7, #2]
 8002df0:	4613      	mov	r3, r2
 8002df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002df4:	787b      	ldrb	r3, [r7, #1]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dfa:	887a      	ldrh	r2, [r7, #2]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e00:	e003      	b.n	8002e0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	041a      	lsls	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	611a      	str	r2, [r3, #16]
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e272      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 8087 	beq.w	8002f42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e34:	4b92      	ldr	r3, [pc, #584]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f003 030c 	and.w	r3, r3, #12
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d00c      	beq.n	8002e5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e40:	4b8f      	ldr	r3, [pc, #572]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 030c 	and.w	r3, r3, #12
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d112      	bne.n	8002e72 <HAL_RCC_OscConfig+0x5e>
 8002e4c:	4b8c      	ldr	r3, [pc, #560]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e58:	d10b      	bne.n	8002e72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e5a:	4b89      	ldr	r3, [pc, #548]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d06c      	beq.n	8002f40 <HAL_RCC_OscConfig+0x12c>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d168      	bne.n	8002f40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e24c      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e7a:	d106      	bne.n	8002e8a <HAL_RCC_OscConfig+0x76>
 8002e7c:	4b80      	ldr	r3, [pc, #512]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a7f      	ldr	r2, [pc, #508]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	e02e      	b.n	8002ee8 <HAL_RCC_OscConfig+0xd4>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10c      	bne.n	8002eac <HAL_RCC_OscConfig+0x98>
 8002e92:	4b7b      	ldr	r3, [pc, #492]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a7a      	ldr	r2, [pc, #488]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	4b78      	ldr	r3, [pc, #480]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a77      	ldr	r2, [pc, #476]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ea4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	e01d      	b.n	8002ee8 <HAL_RCC_OscConfig+0xd4>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0xbc>
 8002eb6:	4b72      	ldr	r3, [pc, #456]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a71      	ldr	r2, [pc, #452]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ec0:	6013      	str	r3, [r2, #0]
 8002ec2:	4b6f      	ldr	r3, [pc, #444]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a6e      	ldr	r2, [pc, #440]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	e00b      	b.n	8002ee8 <HAL_RCC_OscConfig+0xd4>
 8002ed0:	4b6b      	ldr	r3, [pc, #428]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a6a      	ldr	r2, [pc, #424]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	4b68      	ldr	r3, [pc, #416]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a67      	ldr	r2, [pc, #412]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ee6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d013      	beq.n	8002f18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe ff60 	bl	8001db4 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef8:	f7fe ff5c 	bl	8001db4 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b64      	cmp	r3, #100	; 0x64
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e200      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0a:	4b5d      	ldr	r3, [pc, #372]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0xe4>
 8002f16:	e014      	b.n	8002f42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f18:	f7fe ff4c 	bl	8001db4 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f20:	f7fe ff48 	bl	8001db4 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b64      	cmp	r3, #100	; 0x64
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e1ec      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f32:	4b53      	ldr	r3, [pc, #332]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f0      	bne.n	8002f20 <HAL_RCC_OscConfig+0x10c>
 8002f3e:	e000      	b.n	8002f42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d063      	beq.n	8003016 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f4e:	4b4c      	ldr	r3, [pc, #304]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 030c 	and.w	r3, r3, #12
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f5a:	4b49      	ldr	r3, [pc, #292]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d11c      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x18c>
 8002f66:	4b46      	ldr	r3, [pc, #280]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d116      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f72:	4b43      	ldr	r3, [pc, #268]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d005      	beq.n	8002f8a <HAL_RCC_OscConfig+0x176>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d001      	beq.n	8002f8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e1c0      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8a:	4b3d      	ldr	r3, [pc, #244]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	4939      	ldr	r1, [pc, #228]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9e:	e03a      	b.n	8003016 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d020      	beq.n	8002fea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fa8:	4b36      	ldr	r3, [pc, #216]	; (8003084 <HAL_RCC_OscConfig+0x270>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fae:	f7fe ff01 	bl	8001db4 <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb6:	f7fe fefd 	bl	8001db4 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e1a1      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc8:	4b2d      	ldr	r3, [pc, #180]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0f0      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd4:	4b2a      	ldr	r3, [pc, #168]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	4927      	ldr	r1, [pc, #156]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	600b      	str	r3, [r1, #0]
 8002fe8:	e015      	b.n	8003016 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fea:	4b26      	ldr	r3, [pc, #152]	; (8003084 <HAL_RCC_OscConfig+0x270>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7fe fee0 	bl	8001db4 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff8:	f7fe fedc 	bl	8001db4 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e180      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300a:	4b1d      	ldr	r3, [pc, #116]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d03a      	beq.n	8003098 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d019      	beq.n	800305e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800302a:	4b17      	ldr	r3, [pc, #92]	; (8003088 <HAL_RCC_OscConfig+0x274>)
 800302c:	2201      	movs	r2, #1
 800302e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003030:	f7fe fec0 	bl	8001db4 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003038:	f7fe febc 	bl	8001db4 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e160      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <HAL_RCC_OscConfig+0x26c>)
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003056:	2001      	movs	r0, #1
 8003058:	f000 fa9c 	bl	8003594 <RCC_Delay>
 800305c:	e01c      	b.n	8003098 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305e:	4b0a      	ldr	r3, [pc, #40]	; (8003088 <HAL_RCC_OscConfig+0x274>)
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003064:	f7fe fea6 	bl	8001db4 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800306a:	e00f      	b.n	800308c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306c:	f7fe fea2 	bl	8001db4 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d908      	bls.n	800308c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e146      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
 8003084:	42420000 	.word	0x42420000
 8003088:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308c:	4b92      	ldr	r3, [pc, #584]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1e9      	bne.n	800306c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 80a6 	beq.w	80031f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a6:	2300      	movs	r3, #0
 80030a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030aa:	4b8b      	ldr	r3, [pc, #556]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10d      	bne.n	80030d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b6:	4b88      	ldr	r3, [pc, #544]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	4a87      	ldr	r2, [pc, #540]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80030bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c0:	61d3      	str	r3, [r2, #28]
 80030c2:	4b85      	ldr	r3, [pc, #532]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ce:	2301      	movs	r3, #1
 80030d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d2:	4b82      	ldr	r3, [pc, #520]	; (80032dc <HAL_RCC_OscConfig+0x4c8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d118      	bne.n	8003110 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030de:	4b7f      	ldr	r3, [pc, #508]	; (80032dc <HAL_RCC_OscConfig+0x4c8>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a7e      	ldr	r2, [pc, #504]	; (80032dc <HAL_RCC_OscConfig+0x4c8>)
 80030e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ea:	f7fe fe63 	bl	8001db4 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f2:	f7fe fe5f 	bl	8001db4 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b64      	cmp	r3, #100	; 0x64
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e103      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003104:	4b75      	ldr	r3, [pc, #468]	; (80032dc <HAL_RCC_OscConfig+0x4c8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f0      	beq.n	80030f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d106      	bne.n	8003126 <HAL_RCC_OscConfig+0x312>
 8003118:	4b6f      	ldr	r3, [pc, #444]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	4a6e      	ldr	r2, [pc, #440]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6213      	str	r3, [r2, #32]
 8003124:	e02d      	b.n	8003182 <HAL_RCC_OscConfig+0x36e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x334>
 800312e:	4b6a      	ldr	r3, [pc, #424]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4a69      	ldr	r2, [pc, #420]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003134:	f023 0301 	bic.w	r3, r3, #1
 8003138:	6213      	str	r3, [r2, #32]
 800313a:	4b67      	ldr	r3, [pc, #412]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	4a66      	ldr	r2, [pc, #408]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003140:	f023 0304 	bic.w	r3, r3, #4
 8003144:	6213      	str	r3, [r2, #32]
 8003146:	e01c      	b.n	8003182 <HAL_RCC_OscConfig+0x36e>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b05      	cmp	r3, #5
 800314e:	d10c      	bne.n	800316a <HAL_RCC_OscConfig+0x356>
 8003150:	4b61      	ldr	r3, [pc, #388]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	4a60      	ldr	r2, [pc, #384]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	f043 0304 	orr.w	r3, r3, #4
 800315a:	6213      	str	r3, [r2, #32]
 800315c:	4b5e      	ldr	r3, [pc, #376]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	4a5d      	ldr	r2, [pc, #372]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6213      	str	r3, [r2, #32]
 8003168:	e00b      	b.n	8003182 <HAL_RCC_OscConfig+0x36e>
 800316a:	4b5b      	ldr	r3, [pc, #364]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	4a5a      	ldr	r2, [pc, #360]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	f023 0301 	bic.w	r3, r3, #1
 8003174:	6213      	str	r3, [r2, #32]
 8003176:	4b58      	ldr	r3, [pc, #352]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	4a57      	ldr	r2, [pc, #348]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800317c:	f023 0304 	bic.w	r3, r3, #4
 8003180:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d015      	beq.n	80031b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318a:	f7fe fe13 	bl	8001db4 <HAL_GetTick>
 800318e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003190:	e00a      	b.n	80031a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003192:	f7fe fe0f 	bl	8001db4 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e0b1      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a8:	4b4b      	ldr	r3, [pc, #300]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ee      	beq.n	8003192 <HAL_RCC_OscConfig+0x37e>
 80031b4:	e014      	b.n	80031e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b6:	f7fe fdfd 	bl	8001db4 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031bc:	e00a      	b.n	80031d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031be:	f7fe fdf9 	bl	8001db4 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e09b      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d4:	4b40      	ldr	r3, [pc, #256]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1ee      	bne.n	80031be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031e0:	7dfb      	ldrb	r3, [r7, #23]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d105      	bne.n	80031f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e6:	4b3c      	ldr	r3, [pc, #240]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	4a3b      	ldr	r2, [pc, #236]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 8087 	beq.w	800330a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031fc:	4b36      	ldr	r3, [pc, #216]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 030c 	and.w	r3, r3, #12
 8003204:	2b08      	cmp	r3, #8
 8003206:	d061      	beq.n	80032cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d146      	bne.n	800329e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003210:	4b33      	ldr	r3, [pc, #204]	; (80032e0 <HAL_RCC_OscConfig+0x4cc>)
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003216:	f7fe fdcd 	bl	8001db4 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321e:	f7fe fdc9 	bl	8001db4 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e06d      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003230:	4b29      	ldr	r3, [pc, #164]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1f0      	bne.n	800321e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003244:	d108      	bne.n	8003258 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	4921      	ldr	r1, [pc, #132]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003254:	4313      	orrs	r3, r2
 8003256:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003258:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a19      	ldr	r1, [r3, #32]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	430b      	orrs	r3, r1
 800326a:	491b      	ldr	r1, [pc, #108]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003270:	4b1b      	ldr	r3, [pc, #108]	; (80032e0 <HAL_RCC_OscConfig+0x4cc>)
 8003272:	2201      	movs	r2, #1
 8003274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003276:	f7fe fd9d 	bl	8001db4 <HAL_GetTick>
 800327a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800327c:	e008      	b.n	8003290 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327e:	f7fe fd99 	bl	8001db4 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e03d      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0f0      	beq.n	800327e <HAL_RCC_OscConfig+0x46a>
 800329c:	e035      	b.n	800330a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <HAL_RCC_OscConfig+0x4cc>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7fe fd86 	bl	8001db4 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ac:	f7fe fd82 	bl	8001db4 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e026      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032be:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <HAL_RCC_OscConfig+0x4c4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x498>
 80032ca:	e01e      	b.n	800330a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d107      	bne.n	80032e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e019      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
 80032d8:	40021000 	.word	0x40021000
 80032dc:	40007000 	.word	0x40007000
 80032e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032e4:	4b0b      	ldr	r3, [pc, #44]	; (8003314 <HAL_RCC_OscConfig+0x500>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d106      	bne.n	8003306 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003302:	429a      	cmp	r2, r3
 8003304:	d001      	beq.n	800330a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3718      	adds	r7, #24
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40021000 	.word	0x40021000

08003318 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e0d0      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800332c:	4b6a      	ldr	r3, [pc, #424]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	429a      	cmp	r2, r3
 8003338:	d910      	bls.n	800335c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333a:	4b67      	ldr	r3, [pc, #412]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 0207 	bic.w	r2, r3, #7
 8003342:	4965      	ldr	r1, [pc, #404]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800334a:	4b63      	ldr	r3, [pc, #396]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d001      	beq.n	800335c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0b8      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d020      	beq.n	80033aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003374:	4b59      	ldr	r3, [pc, #356]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	4a58      	ldr	r2, [pc, #352]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 800337a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800337e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800338c:	4b53      	ldr	r3, [pc, #332]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	4a52      	ldr	r2, [pc, #328]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003392:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003396:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003398:	4b50      	ldr	r3, [pc, #320]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	494d      	ldr	r1, [pc, #308]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d040      	beq.n	8003438 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d107      	bne.n	80033ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033be:	4b47      	ldr	r3, [pc, #284]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d115      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e07f      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d107      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d6:	4b41      	ldr	r3, [pc, #260]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d109      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e073      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e6:	4b3d      	ldr	r3, [pc, #244]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e06b      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033f6:	4b39      	ldr	r3, [pc, #228]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f023 0203 	bic.w	r2, r3, #3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	4936      	ldr	r1, [pc, #216]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003404:	4313      	orrs	r3, r2
 8003406:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003408:	f7fe fcd4 	bl	8001db4 <HAL_GetTick>
 800340c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340e:	e00a      	b.n	8003426 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003410:	f7fe fcd0 	bl	8001db4 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	; 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e053      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003426:	4b2d      	ldr	r3, [pc, #180]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 020c 	and.w	r2, r3, #12
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	429a      	cmp	r2, r3
 8003436:	d1eb      	bne.n	8003410 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003438:	4b27      	ldr	r3, [pc, #156]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0307 	and.w	r3, r3, #7
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	429a      	cmp	r2, r3
 8003444:	d210      	bcs.n	8003468 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003446:	4b24      	ldr	r3, [pc, #144]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f023 0207 	bic.w	r2, r3, #7
 800344e:	4922      	ldr	r1, [pc, #136]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	4313      	orrs	r3, r2
 8003454:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d001      	beq.n	8003468 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e032      	b.n	80034ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003474:	4b19      	ldr	r3, [pc, #100]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4916      	ldr	r1, [pc, #88]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003482:	4313      	orrs	r3, r2
 8003484:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d009      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003492:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	490e      	ldr	r1, [pc, #56]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034a6:	f000 f821 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 80034aa:	4602      	mov	r2, r0
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	490a      	ldr	r1, [pc, #40]	; (80034e0 <HAL_RCC_ClockConfig+0x1c8>)
 80034b8:	5ccb      	ldrb	r3, [r1, r3]
 80034ba:	fa22 f303 	lsr.w	r3, r2, r3
 80034be:	4a09      	ldr	r2, [pc, #36]	; (80034e4 <HAL_RCC_ClockConfig+0x1cc>)
 80034c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034c2:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <HAL_RCC_ClockConfig+0x1d0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fc32 	bl	8001d30 <HAL_InitTick>

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40022000 	.word	0x40022000
 80034dc:	40021000 	.word	0x40021000
 80034e0:	08003d9c 	.word	0x08003d9c
 80034e4:	200000a4 	.word	0x200000a4
 80034e8:	200000a8 	.word	0x200000a8

080034ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	2300      	movs	r3, #0
 8003500:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003506:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <HAL_RCC_GetSysClockFreq+0x94>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b04      	cmp	r3, #4
 8003514:	d002      	beq.n	800351c <HAL_RCC_GetSysClockFreq+0x30>
 8003516:	2b08      	cmp	r3, #8
 8003518:	d003      	beq.n	8003522 <HAL_RCC_GetSysClockFreq+0x36>
 800351a:	e027      	b.n	800356c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800351c:	4b19      	ldr	r3, [pc, #100]	; (8003584 <HAL_RCC_GetSysClockFreq+0x98>)
 800351e:	613b      	str	r3, [r7, #16]
      break;
 8003520:	e027      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	0c9b      	lsrs	r3, r3, #18
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	4a17      	ldr	r2, [pc, #92]	; (8003588 <HAL_RCC_GetSysClockFreq+0x9c>)
 800352c:	5cd3      	ldrb	r3, [r2, r3]
 800352e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d010      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800353a:	4b11      	ldr	r3, [pc, #68]	; (8003580 <HAL_RCC_GetSysClockFreq+0x94>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	0c5b      	lsrs	r3, r3, #17
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	4a11      	ldr	r2, [pc, #68]	; (800358c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003546:	5cd3      	ldrb	r3, [r2, r3]
 8003548:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a0d      	ldr	r2, [pc, #52]	; (8003584 <HAL_RCC_GetSysClockFreq+0x98>)
 800354e:	fb03 f202 	mul.w	r2, r3, r2
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	fbb2 f3f3 	udiv	r3, r2, r3
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	e004      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a0c      	ldr	r2, [pc, #48]	; (8003590 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	613b      	str	r3, [r7, #16]
      break;
 800356a:	e002      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800356c:	4b05      	ldr	r3, [pc, #20]	; (8003584 <HAL_RCC_GetSysClockFreq+0x98>)
 800356e:	613b      	str	r3, [r7, #16]
      break;
 8003570:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003572:	693b      	ldr	r3, [r7, #16]
}
 8003574:	4618      	mov	r0, r3
 8003576:	371c      	adds	r7, #28
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40021000 	.word	0x40021000
 8003584:	007a1200 	.word	0x007a1200
 8003588:	08003dac 	.word	0x08003dac
 800358c:	08003dbc 	.word	0x08003dbc
 8003590:	003d0900 	.word	0x003d0900

08003594 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800359c:	4b0a      	ldr	r3, [pc, #40]	; (80035c8 <RCC_Delay+0x34>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a0a      	ldr	r2, [pc, #40]	; (80035cc <RCC_Delay+0x38>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	0a5b      	lsrs	r3, r3, #9
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	fb02 f303 	mul.w	r3, r2, r3
 80035ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035b0:	bf00      	nop
  }
  while (Delay --);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1e5a      	subs	r2, r3, #1
 80035b6:	60fa      	str	r2, [r7, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1f9      	bne.n	80035b0 <RCC_Delay+0x1c>
}
 80035bc:	bf00      	nop
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr
 80035c8:	200000a4 	.word	0x200000a4
 80035cc:	10624dd3 	.word	0x10624dd3

080035d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e041      	b.n	8003666 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fe fb40 	bl	8001c7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3304      	adds	r3, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4610      	mov	r0, r2
 8003610:	f000 f940 	bl	8003894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	d001      	beq.n	8003688 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e032      	b.n	80036ee <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a18      	ldr	r2, [pc, #96]	; (80036f8 <HAL_TIM_Base_Start+0x88>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00e      	beq.n	80036b8 <HAL_TIM_Base_Start+0x48>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a2:	d009      	beq.n	80036b8 <HAL_TIM_Base_Start+0x48>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a14      	ldr	r2, [pc, #80]	; (80036fc <HAL_TIM_Base_Start+0x8c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d004      	beq.n	80036b8 <HAL_TIM_Base_Start+0x48>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a13      	ldr	r2, [pc, #76]	; (8003700 <HAL_TIM_Base_Start+0x90>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d111      	bne.n	80036dc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b06      	cmp	r3, #6
 80036c8:	d010      	beq.n	80036ec <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036da:	e007      	b.n	80036ec <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr
 80036f8:	40012c00 	.word	0x40012c00
 80036fc:	40000400 	.word	0x40000400
 8003700:	40000800 	.word	0x40000800

08003704 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <HAL_TIM_ConfigClockSource+0x1c>
 800371c:	2302      	movs	r3, #2
 800371e:	e0b4      	b.n	800388a <HAL_TIM_ConfigClockSource+0x186>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800373e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003746:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003758:	d03e      	beq.n	80037d8 <HAL_TIM_ConfigClockSource+0xd4>
 800375a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800375e:	f200 8087 	bhi.w	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003766:	f000 8086 	beq.w	8003876 <HAL_TIM_ConfigClockSource+0x172>
 800376a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800376e:	d87f      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003770:	2b70      	cmp	r3, #112	; 0x70
 8003772:	d01a      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0xa6>
 8003774:	2b70      	cmp	r3, #112	; 0x70
 8003776:	d87b      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003778:	2b60      	cmp	r3, #96	; 0x60
 800377a:	d050      	beq.n	800381e <HAL_TIM_ConfigClockSource+0x11a>
 800377c:	2b60      	cmp	r3, #96	; 0x60
 800377e:	d877      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003780:	2b50      	cmp	r3, #80	; 0x50
 8003782:	d03c      	beq.n	80037fe <HAL_TIM_ConfigClockSource+0xfa>
 8003784:	2b50      	cmp	r3, #80	; 0x50
 8003786:	d873      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003788:	2b40      	cmp	r3, #64	; 0x40
 800378a:	d058      	beq.n	800383e <HAL_TIM_ConfigClockSource+0x13a>
 800378c:	2b40      	cmp	r3, #64	; 0x40
 800378e:	d86f      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003790:	2b30      	cmp	r3, #48	; 0x30
 8003792:	d064      	beq.n	800385e <HAL_TIM_ConfigClockSource+0x15a>
 8003794:	2b30      	cmp	r3, #48	; 0x30
 8003796:	d86b      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 8003798:	2b20      	cmp	r3, #32
 800379a:	d060      	beq.n	800385e <HAL_TIM_ConfigClockSource+0x15a>
 800379c:	2b20      	cmp	r3, #32
 800379e:	d867      	bhi.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d05c      	beq.n	800385e <HAL_TIM_ConfigClockSource+0x15a>
 80037a4:	2b10      	cmp	r3, #16
 80037a6:	d05a      	beq.n	800385e <HAL_TIM_ConfigClockSource+0x15a>
 80037a8:	e062      	b.n	8003870 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f000 f944 	bl	8003a46 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	609a      	str	r2, [r3, #8]
      break;
 80037d6:	e04f      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6818      	ldr	r0, [r3, #0]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	6899      	ldr	r1, [r3, #8]
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685a      	ldr	r2, [r3, #4]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f000 f92d 	bl	8003a46 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037fa:	609a      	str	r2, [r3, #8]
      break;
 80037fc:	e03c      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6818      	ldr	r0, [r3, #0]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	6859      	ldr	r1, [r3, #4]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	461a      	mov	r2, r3
 800380c:	f000 f8a4 	bl	8003958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2150      	movs	r1, #80	; 0x50
 8003816:	4618      	mov	r0, r3
 8003818:	f000 f8fb 	bl	8003a12 <TIM_ITRx_SetConfig>
      break;
 800381c:	e02c      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6818      	ldr	r0, [r3, #0]
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	6859      	ldr	r1, [r3, #4]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	461a      	mov	r2, r3
 800382c:	f000 f8c2 	bl	80039b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2160      	movs	r1, #96	; 0x60
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f8eb 	bl	8003a12 <TIM_ITRx_SetConfig>
      break;
 800383c:	e01c      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6818      	ldr	r0, [r3, #0]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	6859      	ldr	r1, [r3, #4]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	461a      	mov	r2, r3
 800384c:	f000 f884 	bl	8003958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2140      	movs	r1, #64	; 0x40
 8003856:	4618      	mov	r0, r3
 8003858:	f000 f8db 	bl	8003a12 <TIM_ITRx_SetConfig>
      break;
 800385c:	e00c      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4619      	mov	r1, r3
 8003868:	4610      	mov	r0, r2
 800386a:	f000 f8d2 	bl	8003a12 <TIM_ITRx_SetConfig>
      break;
 800386e:	e003      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
      break;
 8003874:	e000      	b.n	8003878 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003876:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003888:	7bfb      	ldrb	r3, [r7, #15]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a29      	ldr	r2, [pc, #164]	; (800394c <TIM_Base_SetConfig+0xb8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <TIM_Base_SetConfig+0x30>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038b2:	d007      	beq.n	80038c4 <TIM_Base_SetConfig+0x30>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a26      	ldr	r2, [pc, #152]	; (8003950 <TIM_Base_SetConfig+0xbc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d003      	beq.n	80038c4 <TIM_Base_SetConfig+0x30>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a25      	ldr	r2, [pc, #148]	; (8003954 <TIM_Base_SetConfig+0xc0>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d108      	bne.n	80038d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a1c      	ldr	r2, [pc, #112]	; (800394c <TIM_Base_SetConfig+0xb8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00b      	beq.n	80038f6 <TIM_Base_SetConfig+0x62>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e4:	d007      	beq.n	80038f6 <TIM_Base_SetConfig+0x62>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a19      	ldr	r2, [pc, #100]	; (8003950 <TIM_Base_SetConfig+0xbc>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d003      	beq.n	80038f6 <TIM_Base_SetConfig+0x62>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a18      	ldr	r2, [pc, #96]	; (8003954 <TIM_Base_SetConfig+0xc0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d108      	bne.n	8003908 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a07      	ldr	r2, [pc, #28]	; (800394c <TIM_Base_SetConfig+0xb8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d103      	bne.n	800393c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	691a      	ldr	r2, [r3, #16]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	615a      	str	r2, [r3, #20]
}
 8003942:	bf00      	nop
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr
 800394c:	40012c00 	.word	0x40012c00
 8003950:	40000400 	.word	0x40000400
 8003954:	40000800 	.word	0x40000800

08003958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	f023 0201 	bic.w	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	011b      	lsls	r3, r3, #4
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	4313      	orrs	r3, r2
 800398c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f023 030a 	bic.w	r3, r3, #10
 8003994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	621a      	str	r2, [r3, #32]
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	f023 0210 	bic.w	r2, r3, #16
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	031b      	lsls	r3, r3, #12
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	621a      	str	r2, [r3, #32]
}
 8003a08:	bf00      	nop
 8003a0a:	371c      	adds	r7, #28
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bc80      	pop	{r7}
 8003a10:	4770      	bx	lr

08003a12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b085      	sub	sp, #20
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
 8003a1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f043 0307 	orr.w	r3, r3, #7
 8003a34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	609a      	str	r2, [r3, #8]
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr

08003a46 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b087      	sub	sp, #28
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	607a      	str	r2, [r7, #4]
 8003a52:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a60:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	021a      	lsls	r2, r3, #8
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	609a      	str	r2, [r3, #8]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr

08003a84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e046      	b.n	8003b2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a16      	ldr	r2, [pc, #88]	; (8003b34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d00e      	beq.n	8003afe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae8:	d009      	beq.n	8003afe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a12      	ldr	r2, [pc, #72]	; (8003b38 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d004      	beq.n	8003afe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a10      	ldr	r2, [pc, #64]	; (8003b3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d10c      	bne.n	8003b18 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	68ba      	ldr	r2, [r7, #8]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800

08003b40 <__libc_init_array>:
 8003b40:	b570      	push	{r4, r5, r6, lr}
 8003b42:	2600      	movs	r6, #0
 8003b44:	4d0c      	ldr	r5, [pc, #48]	; (8003b78 <__libc_init_array+0x38>)
 8003b46:	4c0d      	ldr	r4, [pc, #52]	; (8003b7c <__libc_init_array+0x3c>)
 8003b48:	1b64      	subs	r4, r4, r5
 8003b4a:	10a4      	asrs	r4, r4, #2
 8003b4c:	42a6      	cmp	r6, r4
 8003b4e:	d109      	bne.n	8003b64 <__libc_init_array+0x24>
 8003b50:	f000 f830 	bl	8003bb4 <_init>
 8003b54:	2600      	movs	r6, #0
 8003b56:	4d0a      	ldr	r5, [pc, #40]	; (8003b80 <__libc_init_array+0x40>)
 8003b58:	4c0a      	ldr	r4, [pc, #40]	; (8003b84 <__libc_init_array+0x44>)
 8003b5a:	1b64      	subs	r4, r4, r5
 8003b5c:	10a4      	asrs	r4, r4, #2
 8003b5e:	42a6      	cmp	r6, r4
 8003b60:	d105      	bne.n	8003b6e <__libc_init_array+0x2e>
 8003b62:	bd70      	pop	{r4, r5, r6, pc}
 8003b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b68:	4798      	blx	r3
 8003b6a:	3601      	adds	r6, #1
 8003b6c:	e7ee      	b.n	8003b4c <__libc_init_array+0xc>
 8003b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b72:	4798      	blx	r3
 8003b74:	3601      	adds	r6, #1
 8003b76:	e7f2      	b.n	8003b5e <__libc_init_array+0x1e>
 8003b78:	08003dc0 	.word	0x08003dc0
 8003b7c:	08003dc0 	.word	0x08003dc0
 8003b80:	08003dc0 	.word	0x08003dc0
 8003b84:	08003dc4 	.word	0x08003dc4

08003b88 <memcpy>:
 8003b88:	440a      	add	r2, r1
 8003b8a:	4291      	cmp	r1, r2
 8003b8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b90:	d100      	bne.n	8003b94 <memcpy+0xc>
 8003b92:	4770      	bx	lr
 8003b94:	b510      	push	{r4, lr}
 8003b96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b9a:	4291      	cmp	r1, r2
 8003b9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ba0:	d1f9      	bne.n	8003b96 <memcpy+0xe>
 8003ba2:	bd10      	pop	{r4, pc}

08003ba4 <memset>:
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4402      	add	r2, r0
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d100      	bne.n	8003bae <memset+0xa>
 8003bac:	4770      	bx	lr
 8003bae:	f803 1b01 	strb.w	r1, [r3], #1
 8003bb2:	e7f9      	b.n	8003ba8 <memset+0x4>

08003bb4 <_init>:
 8003bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb6:	bf00      	nop
 8003bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bba:	bc08      	pop	{r3}
 8003bbc:	469e      	mov	lr, r3
 8003bbe:	4770      	bx	lr

08003bc0 <_fini>:
 8003bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc2:	bf00      	nop
 8003bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bc6:	bc08      	pop	{r3}
 8003bc8:	469e      	mov	lr, r3
 8003bca:	4770      	bx	lr
