Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sun Dec  3 11:01:15 2023
| Host              : LAPTOP-26QAC18T running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/PHD/SystolicARRAY/FP_vivado/FP_TEST_RESULT/TIMING.txt
| Design            : FP_IP_TEST_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        3           
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.227        0.000                      0                14666        0.012        0.000                      0                14666        2.000        0.000                       0                  8583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
Clk                                  {0.000 5.000}      10.000          100.000         
FP_IP_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out1_FP_IP_TEST_clk_wiz_0_0    {0.000 5.001}      10.001          99.990          
clk_pl_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                        4.227        0.000                      0                 3657        0.019        0.000                      0                 3657        4.468        0.000                       0                  3845  
FP_IP_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_FP_IP_TEST_clk_wiz_0_0                                                                                                                                                      8.711        0.000                       0                     2  
clk_pl_0                                   4.820        0.000                      0                10709        0.012        0.000                      0                10709        3.500        0.000                       0                  4735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      Clk                 6.870        0.000                      0                  580        0.039        0.000                      0                  580  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.878        0.000                      0                   96        0.157        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        Clk           clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.610ns (28.549%)  route 4.029ns (71.451%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.178ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.398     7.584    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X50Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_1/I4
    SLICE_X50Y163        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     7.707 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_1/O
                         net (fo=1, routed)           0.066     7.773    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[17]
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.893    11.893    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[17]/C
                         clock pessimism              0.150    12.043    
                         clock uncertainty           -0.068    11.975    
    SLICE_X50Y163        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.000    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.609ns (28.559%)  route 4.025ns (71.441%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.178ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.387     7.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X50Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[16]_i_1/I4
    SLICE_X50Y163        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     7.696 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[16]_i_1/O
                         net (fo=1, routed)           0.072     7.768    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[16]
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.893    11.893    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[16]/C
                         clock pessimism              0.150    12.043    
                         clock uncertainty           -0.068    11.975    
    SLICE_X50Y163        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.000    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.576ns (28.051%)  route 4.042ns (71.949%))
  Logic Levels:           18  (LUT2=2 LUT4=2 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.881ns (routing 1.178ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.337     6.922    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_30/I4
    SLICE_X47Y165        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     6.958 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_30/O
                         net (fo=1, routed)           0.089     7.047    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_30_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_16/I4
    SLICE_X47Y165        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     7.082 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_16/O
                         net (fo=4, routed)           0.100     7.181    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_16_n_0
    SLICE_X47Y164                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_2/I0
    SLICE_X47Y164        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     7.291 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_2/O
                         net (fo=2, routed)           0.313     7.604    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_2_n_0
    SLICE_X49Y162                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_1/I0
    SLICE_X49Y162        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.694 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_1/O
                         net (fo=1, routed)           0.058     7.752    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[22]
    SLICE_X49Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.881    11.881    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X49Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[22]/C
                         clock pessimism              0.150    12.031    
                         clock uncertainty           -0.068    11.963    
    SLICE_X49Y162        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.988    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[22]
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.609ns (28.921%)  route 3.954ns (71.079%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 11.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.178ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.317     7.504    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X49Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[13]_i_1/I4
    SLICE_X49Y163        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     7.626 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[13]_i_1/O
                         net (fo=1, routed)           0.072     7.698    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[13]
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.883    11.883    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[13]/C
                         clock pessimism              0.150    12.033    
                         clock uncertainty           -0.068    11.965    
    SLICE_X49Y163        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.990    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[13]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.540ns (27.715%)  route 4.016ns (72.285%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 11.892 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.178ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.393     7.579    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X50Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[14]_i_1/I4
    SLICE_X50Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.632 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[14]_i_1/O
                         net (fo=1, routed)           0.058     7.690    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[14]
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.892    11.892    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X50Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[14]/C
                         clock pessimism              0.150    12.042    
                         clock uncertainty           -0.068    11.974    
    SLICE_X50Y163        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.999    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[14]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.539ns (27.749%)  route 4.007ns (72.251%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 11.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.178ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.382     7.569    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X49Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[19]_i_1/I4
    SLICE_X49Y163        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     7.621 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[19]_i_1/O
                         net (fo=1, routed)           0.059     7.680    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[19]
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.883    11.883    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[19]/C
                         clock pessimism              0.150    12.033    
                         clock uncertainty           -0.068    11.965    
    SLICE_X49Y163        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.990    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[19]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 1.540ns (27.760%)  route 4.008ns (72.240%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.885ns (routing 1.178ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.384     7.571    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]_i_1/I3
    SLICE_X50Y161        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.624 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]_i_1/O
                         net (fo=1, routed)           0.058     7.682    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Prog_A[0]
    SLICE_X50Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.885    11.885    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X50Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[0]/C
                         clock pessimism              0.150    12.036    
                         clock uncertainty           -0.068    11.967    
    SLICE_X50Y161        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.992    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[0]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.540ns (27.782%)  route 4.003ns (72.218%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 11.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.178ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.384     7.571    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X49Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[8]_i_1/I4
    SLICE_X49Y163        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     7.624 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[8]_i_1/O
                         net (fo=1, routed)           0.053     7.677    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[8]
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.883    11.883    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[8]/C
                         clock pessimism              0.150    12.033    
                         clock uncertainty           -0.068    11.965    
    SLICE_X49Y163        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.990    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.538ns (27.747%)  route 4.005ns (72.253%))
  Logic Levels:           18  (LUT2=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 11.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.293ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.178ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.134     2.134    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X47Y171        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.213 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0_reg[0]/Q
                         net (fo=3, routed)           0.361     2.574    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[0]
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/I3
    SLICE_X50Y161        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     2.711 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18/O
                         net (fo=4, routed)           0.291     3.002    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_18_n_0
    SLICE_X48Y159                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/I1
    SLICE_X48Y159        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.052 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5/O
                         net (fo=3, routed)           0.048     3.100    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_5_n_0
    SLICE_X48Y159                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/I1
    SLICE_X48Y159        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.150 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3/O
                         net (fo=7, routed)           0.237     3.387    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_3_n_0
    SLICE_X50Y161                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/I1
    SLICE_X50Y161        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.166     3.553 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4/O
                         net (fo=36, routed)          0.415     3.969    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Prog0[1]_i_4_n_0
    SLICE_X46Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/I2
    SLICE_X46Y165        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.069 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31/O
                         net (fo=5, routed)           0.468     4.536    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_31_n_0
    SLICE_X52Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/I3
    SLICE_X52Y168        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.659 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5/O
                         net (fo=4, routed)           0.330     4.989    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[1]_i_5_n_0
    SLICE_X48Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/I0
    SLICE_X48Y165        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.040 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10/O
                         net (fo=2, routed)           0.292     5.332    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[3]_i_10_n_0
    SLICE_X47Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/I5
    SLICE_X47Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.478 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10/O
                         net (fo=3, routed)           0.107     5.585    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[5]_i_10_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/I3
    SLICE_X45Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.708 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16/O
                         net (fo=1, routed)           0.040     5.748    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_16_n_0
    SLICE_X45Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/I5
    SLICE_X45Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.798 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12/O
                         net (fo=2, routed)           0.322     6.120    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[12]_i_12_n_0
    SLICE_X50Y169                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/I0
    SLICE_X50Y169        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.171 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16/O
                         net (fo=1, routed)           0.042     6.213    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_16_n_0
    SLICE_X50Y169                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/I5
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.252 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12/O
                         net (fo=2, routed)           0.099     6.351    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[17]_i_12_n_0
    SLICE_X50Y168                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/I0
    SLICE_X50Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.440 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36/O
                         net (fo=1, routed)           0.093     6.533    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_36_n_0
    SLICE_X50Y168                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/I5
    SLICE_X50Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.584 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34/O
                         net (fo=2, routed)           0.294     6.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[25]_i_34_n_0
    SLICE_X47Y165                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/I0
    SLICE_X47Y165        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.976 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9/O
                         net (fo=1, routed)           0.039     7.015    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_9_n_0
    SLICE_X47Y165                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/I5
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.050 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6/O
                         net (fo=1, routed)           0.087     7.137    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_6_n_0
    SLICE_X47Y164                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/I4
    SLICE_X47Y164        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.187 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3/O
                         net (fo=25, routed)          0.373     7.560    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[22]_i_3_n_0
    SLICE_X49Y163                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[18]_i_1/I4
    SLICE_X49Y163        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     7.611 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/A_Mantissa0[18]_i_1/O
                         net (fo=1, routed)           0.066     7.677    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa_A[18]
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.883    11.883    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X49Y163        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[18]/C
                         clock pessimism              0.150    12.033    
                         clock uncertainty           -0.068    11.965    
    SLICE_X49Y163        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.990    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Mantissa0_reg[18]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Mantissa_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.716ns (30.957%)  route 3.827ns (69.043%))
  Logic Levels:           18  (LUT3=3 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 11.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.293ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.887ns (routing 1.178ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.138     2.138    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Clock
    SLICE_X50Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y162        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.216 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0_reg[1]/Q
                         net (fo=5, routed)           0.392     2.608    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/A_Prog0[1]
    SLICE_X52Y136                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Prog[1]_i_7/I2
    SLICE_X52Y136        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.705 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Prog[1]_i_7/O
                         net (fo=1, routed)           0.174     2.879    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL/P01/l1__0
    SLICE_X52Y136                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Prog[1]_i_5/I2
    SLICE_X52Y136        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.967 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Prog[1]_i_5/O
                         net (fo=5, routed)           0.191     3.159    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL/cout1_1
    SLICE_X51Y137                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[24]_i_21/I0
    SLICE_X51Y137        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.227 f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[24]_i_21/O
                         net (fo=33, routed)          0.318     3.545    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/shift_exp[4]
    SLICE_X52Y135                                                     f  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_27/I3
    SLICE_X52Y135        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     3.667 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_27/O
                         net (fo=16, routed)          0.222     3.889    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_27_n_0
    SLICE_X49Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_16/I4
    SLICE_X49Y134        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     4.012 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_16/O
                         net (fo=3, routed)           0.198     4.210    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[0]_i_16_n_0
    SLICE_X49Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[6]_i_6/I0
    SLICE_X49Y134        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.373 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[6]_i_6/O
                         net (fo=2, routed)           0.223     4.596    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[6]_i_6_n_0
    SLICE_X49Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[4]_i_5/I2
    SLICE_X49Y134        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.731 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[4]_i_5/O
                         net (fo=2, routed)           0.361     5.093    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[4]_i_5_n_0
    SLICE_X47Y133                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[3]_i_3__2/I3
    SLICE_X47Y133        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.183 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[3]_i_3__2/O
                         net (fo=4, routed)           0.194     5.376    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Norm_B[3]
    SLICE_X48Y132                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[13]_i_18/I4
    SLICE_X48Y132        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.499 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[13]_i_18/O
                         net (fo=1, routed)           0.043     5.542    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[13]_i_18_n_0
    SLICE_X48Y132                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[13]_i_15/I1
    SLICE_X48Y132        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.641 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[13]_i_15/O
                         net (fo=2, routed)           0.098     5.739    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL_26BIT/cout_7
    SLICE_X48Y131                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[18]_i_17/I5
    SLICE_X48Y131        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     5.835 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[18]_i_17/O
                         net (fo=1, routed)           0.041     5.876    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[18]_i_17_n_0
    SLICE_X48Y131                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[18]_i_15/I1
    SLICE_X48Y131        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     5.912 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[18]_i_15/O
                         net (fo=2, routed)           0.200     6.112    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL_26BIT/cout_12
    SLICE_X50Y133                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_13/I5
    SLICE_X50Y133        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.163 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_13/O
                         net (fo=1, routed)           0.040     6.203    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_13_n_0
    SLICE_X50Y133                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_11/I1
    SLICE_X50Y133        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     6.240 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_11/O
                         net (fo=2, routed)           0.129     6.369    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL_26BIT/cout_17
    SLICE_X51Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_8/I5
    SLICE_X51Y134        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     6.419 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_8/O
                         net (fo=1, routed)           0.087     6.506    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_8_n_0
    SLICE_X52Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_4/I1
    SLICE_X52Y134        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.543 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/mant[25]_i_4/O
                         net (fo=3, routed)           0.116     6.659    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/CAL_26BIT/cout_22
    SLICE_X53Y134                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[22]_i_3/I1
    SLICE_X53Y134        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.749 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[22]_i_3/O
                         net (fo=69, routed)          0.497     7.246    FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/N
    SLICE_X48Y125                                                     r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[1]_i_1__6/I1
    SLICE_X48Y125        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     7.379 r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[2].ADDER0/Mantissa[1]_i_1__6/O
                         net (fo=1, routed)           0.302     7.681    FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Mantissa_in[1]
    SLICE_X50Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.887    11.887    FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Clock
    SLICE_X50Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Mantissa_reg[1]/C
                         clock pessimism              0.150    12.037    
                         clock uncertainty           -0.068    11.969    
    SLICE_X50Y125        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.994    FP_IP_TEST_i/FP_0/inst/OUTPUT0/OVERFLOW/Mantissa_reg[1]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  4.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B2M1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.552%)  route 0.093ns (53.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.881ns (routing 1.178ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.293ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.881     1.881    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X45Y178        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B2M1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y178        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.940 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B2M1_reg[2]/Q
                         net (fo=1, routed)           0.058     1.998    FP_IP_TEST_i/FP_0/inst/LAYER[0].MUX_MANT_b_PE11/b_reg[7][2]
    SLICE_X46Y178                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].MUX_MANT_b_PE11/b[2]_i_1/I1
    SLICE_X46Y178        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.020 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].MUX_MANT_b_PE11/b[2]_i_1/O
                         net (fo=1, routed)           0.035     2.055    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/b_mantissa[2]
    SLICE_X46Y178        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.127     2.127    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/Clock
    SLICE_X46Y178        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/b_reg[2]/C
                         clock pessimism             -0.150     1.977    
    SLICE_X46Y178        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.037    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE11/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.936ns (routing 1.178ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.185ns (routing 1.293ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.936     1.936    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X60Y159        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.997 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M0_reg[6]/Q
                         net (fo=1, routed)           0.071     2.068    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M0_reg_n_0_[6]
    SLICE_X60Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.185     2.185    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X60Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M1_reg[6]/C
                         clock pessimism             -0.205     1.980    
    SLICE_X60Y161        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.042    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B3M1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.061ns (25.207%)  route 0.181ns (74.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.873ns (routing 1.178ns, distribution 0.695ns)
  Clock Net Delay (Destination): 2.181ns (routing 1.293ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.873     1.873    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X55Y152        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.934 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M0_reg[6]/Q
                         net (fo=1, routed)           0.181     2.115    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M0_reg_n_0_[6]
    SLICE_X58Y150        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.181     2.181    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X58Y150        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M1_reg[6]/C
                         clock pessimism             -0.153     2.028    
    SLICE_X58Y150        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.088    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B2M1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.093ns (36.639%)  route 0.161ns (63.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.887ns (routing 1.178ns, distribution 0.709ns)
  Clock Net Delay (Destination): 2.206ns (routing 1.293ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.887     1.887    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/Clock
    SLICE_X55Y174        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.945 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c_reg[8]/Q
                         net (fo=5, routed)           0.125     2.070    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c[8]
    SLICE_X58Y174                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c[0]_i_1__1/I1
    SLICE_X58Y174        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.105 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE12/c[0]_i_1__1/O
                         net (fo=1, routed)           0.036     2.141    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/D[0]
    SLICE_X58Y174        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.206     2.206    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/Clock
    SLICE_X58Y174        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/c_reg[0]/C
                         clock pessimism             -0.153     2.053    
    SLICE_X58Y174        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.113    FP_IP_TEST_i/FP_0/inst/LAYER[0].PE22/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.878ns (routing 1.178ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.293ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.878     1.878    FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/Clock
    SLICE_X48Y163        FDPE                                         r  FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.937 r  FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[8]/Q
                         net (fo=1, routed)           0.073     2.010    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]_1[8]
    SLICE_X48Y162        FDPE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.111     2.111    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/Clock
    SLICE_X48Y162        FDPE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]/C
                         clock pessimism             -0.197     1.914    
    SLICE_X48Y162        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.976    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/c_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/B_Mantissa0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.093ns (46.249%)  route 0.108ns (53.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.959ns (routing 1.178ns, distribution 0.781ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.293ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.959     1.959    FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/Clock
    SLICE_X62Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.017 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/c_reg[13]/Q
                         net (fo=4, routed)           0.072     2.089    FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/c[13]
    SLICE_X64Y164                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/B_Mantissa0[13]_i_1__1/I4
    SLICE_X64Y164        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.035     2.124 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE22/B_Mantissa0[13]_i_1__1/O
                         net (fo=1, routed)           0.036     2.160    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/Mantissa_B[13]
    SLICE_X64Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/B_Mantissa0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.223     2.223    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/Clock
    SLICE_X64Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/B_Mantissa0_reg[13]/C
                         clock pessimism             -0.156     2.067    
    SLICE_X64Y164        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.127    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER2/B_Mantissa0_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.868ns (routing 1.178ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.293ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.868     1.868    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X51Y153        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.927 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M0_reg[2]/Q
                         net (fo=1, routed)           0.119     2.046    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M0[2]
    SLICE_X54Y153        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.100     2.100    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X54Y153        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M1_reg[2]/C
                         clock pessimism             -0.151     1.949    
    SLICE_X54Y153        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.011    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A2M1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/B_Mantissa0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.168ns (routing 0.703ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.781ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.168     1.168    FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/Clock
    SLICE_X51Y165        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.207 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/c_reg[4]/Q
                         net (fo=2, routed)           0.027     1.233    FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/c_reg_n_0_[4]
    SLICE_X51Y165                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/B_Mantissa0[3]_i_1/I0
    SLICE_X51Y165        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.253 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].PE20/B_Mantissa0[3]_i_1/O
                         net (fo=1, routed)           0.006     1.259    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Mantissa_B[3]
    SLICE_X51Y165        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/B_Mantissa0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.315     1.315    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/Clock
    SLICE_X51Y165        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/B_Mantissa0_reg[3]/C
                         clock pessimism             -0.137     1.178    
    SLICE_X51Y165        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.225    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].ADDER0/B_Mantissa0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3L_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3M_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.898ns (routing 1.178ns, distribution 0.720ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.293ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.898     1.898    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y168        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.959 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3L_reg/Q
                         net (fo=2, routed)           0.072     2.031    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3L
    SLICE_X54Y168        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.143     2.143    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X54Y168        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3M_reg/C
                         clock pessimism             -0.209     1.934    
    SLICE_X54Y168        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.996    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/sign_B3M_reg
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.159ns (routing 0.703ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.781ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.159     1.159    FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/Clock
    SLICE_X45Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y162        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.198 r  FP_IP_TEST_i/FP_0/inst/EXPONENT_REG0/exponent_reg[0]/Q
                         net (fo=1, routed)           0.062     1.260    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[8]_1[0]
    SLICE_X44Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.313     1.313    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/Clock
    SLICE_X44Y162        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[0]/C
                         clock pessimism             -0.136     1.177    
    SLICE_X44Y162        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.224    FP_IP_TEST_i/FP_0/inst/EXP_ADD[1].EXPONENT0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FP_IP_TEST_i/FP_0/inst/Clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[1]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[2]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[3]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[4]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[5]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[6]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[7]_srl2__LAYER_p_2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A2M_reg[0]_srl2_LAYER_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A2M_reg[1]_srl2_LAYER_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[1]_srl2_LAYER_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[1]_srl2_LAYER_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[2]_srl2_LAYER_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[2]_srl2_LAYER_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[3]_srl2_LAYER_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[3]_srl2_LAYER_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[4]_srl2_LAYER_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[4]_srl2_LAYER_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[1]_srl2_LAYER_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[1]_srl2_LAYER_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[2]_srl2_LAYER_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X43Y160  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[2]_srl2_LAYER_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[3]_srl2_LAYER_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X40Y164  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[3]_srl2_LAYER_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[4]_srl2_LAYER_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X41Y161  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[4]_srl2_LAYER_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FP_IP_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  FP_IP_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FP_IP_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { FP_IP_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.001      89.999     MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y3  FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FP_IP_TEST_clk_wiz_0_0
  To Clock:  clk_out1_FP_IP_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_FP_IP_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.001      8.711      BUFGCE_X0Y75  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.001      8.930      MMCM_X0Y3     FP_IP_TEST_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.488ns (10.032%)  route 4.377ns (89.968%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.681ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          3.170     6.888    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X57Y160        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.576    11.706    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y160        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.812    
                         clock uncertainty           -0.130    11.682    
    SLICE_X57Y160        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.707    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.488ns (10.038%)  route 4.374ns (89.962%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 11.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.681ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          3.167     6.885    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X55Y158        FDRE                                         r  FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.617    11.747    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y158        FDRE                                         r  FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.853    
                         clock uncertainty           -0.130    11.723    
    SLICE_X55Y158        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.748    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.488ns (10.186%)  route 4.303ns (89.814%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.681ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          3.096     6.814    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X55Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621    11.751    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.857    
                         clock uncertainty           -0.130    11.727    
    SLICE_X55Y161        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.752    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.488ns (10.350%)  route 4.227ns (89.650%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.681ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          3.020     6.738    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X55Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621    11.751    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.857    
                         clock uncertainty           -0.130    11.727    
    SLICE_X55Y161        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.752    FP_IP_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.488ns (10.525%)  route 4.148ns (89.475%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          2.942     6.660    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X48Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y161        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.867    
                         clock uncertainty           -0.130    11.737    
    SLICE_X48Y161        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.762    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.576ns (12.403%)  route 4.068ns (87.597%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 11.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.681ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.565     3.597    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X38Y38                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/I4
    SLICE_X38Y38         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     3.686 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=21, routed)          2.808     6.494    FP_IP_TEST_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X39Y159                                                     r  FP_IP_TEST_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/I0
    SLICE_X39Y159        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     6.617 r  FP_IP_TEST_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.050     6.667    FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/D[4]
    SLICE_X39Y159        FDRE                                         r  FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.649    11.779    FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y159        FDRE                                         r  FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.106    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X39Y159        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.780    FP_IP_TEST_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.488ns (10.507%)  route 4.157ns (89.493%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 11.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.681ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.561     3.594    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/I4
    SLICE_X36Y42         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.718 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=21, routed)          2.950     6.668    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X41Y160        FDRE                                         r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.654    11.784    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y160        FDRE                                         r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.106    11.890    
                         clock uncertainty           -0.130    11.760    
    SLICE_X41Y160        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.785    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.785    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.504ns (11.006%)  route 4.075ns (88.994%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 11.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.681ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.565     3.597    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X38Y38                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/I4
    SLICE_X38Y38         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     3.686 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=21, routed)          2.814     6.500    FP_IP_TEST_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X42Y159                                                     r  FP_IP_TEST_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/I0
    SLICE_X42Y159        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.551 r  FP_IP_TEST_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=1, routed)           0.051     6.602    FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/D[4]
    SLICE_X42Y159        FDRE                                         r  FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.657    11.787    FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y159        FDRE                                         r  FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.106    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X42Y159        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.788    FP_IP_TEST_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.510ns (11.435%)  route 3.950ns (88.565%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 11.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.681ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.911    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/I0
    SLICE_X42Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.033 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.581     3.613    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X38Y38                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/I4
    SLICE_X38Y38         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     3.759 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/O
                         net (fo=21, routed)          2.724     6.483    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_wdata[5]
    SLICE_X56Y153        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.559    11.689    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y153        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                         clock pessimism              0.106    11.795    
                         clock uncertainty           -0.130    11.665    
    SLICE_X56Y153        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.690    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.381ns (8.438%)  route 4.134ns (91.562%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 11.763 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.754ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.681ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.860     2.023    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X42Y29         FDSE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.102 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.304     2.406    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X41Y30                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/I2
    SLICE_X41Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.530 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.195     2.725    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X41Y28                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/I5
    SLICE_X41Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     2.764 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.138     2.903    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X42Y29                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/I0
    SLICE_X42Y29         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.952 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.549     3.501    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X36Y42                                                      r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[26]_INST_0/I3
    SLICE_X36Y42         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.591 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[26]_INST_0/O
                         net (fo=21, routed)          2.948     6.539    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X50Y157        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.633    11.763    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y157        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.106    11.869    
                         clock uncertainty           -0.130    11.739    
    SLICE_X50Y157        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.764    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.381%)  route 0.106ns (64.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.611ns (routing 0.681ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.754ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.611     1.741    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y29         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.799 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.106     1.905    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X43Y29         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.834     1.997    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y29         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.164     1.833    
    SLICE_X43Y29         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.893    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.029%)  route 0.068ns (53.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      1.665ns (routing 0.681ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.754ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.665     1.795    FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y130        FDRE                                         r  FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.853 r  FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=4, routed)           0.068     1.921    FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X45Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.895     2.058    FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/C
                         clock pessimism             -0.215     1.843    
    SLICE_X45Y131        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.905    FP_IP_TEST_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.483%)  route 0.196ns (76.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.621ns (routing 0.681ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.754ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.621     1.751    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y30         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.811 r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.196     2.006    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH1
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.902     2.065    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X41Y29         RAMD32                                       r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1/CLK
                         clock pessimism             -0.164     1.901    
    SLICE_X41Y29         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.989    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X40Y46  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.187ns (6.738%)  route 2.588ns (93.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.178ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 f  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.151     4.275    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X55Y166                                                     f  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0_i_1/I2
    SLICE_X55Y166        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     4.386 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.437     4.823    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3L_5[1]
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.911    11.911    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.911    
                         clock uncertainty           -0.158    11.753    
    SLICE_X53Y166        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.060    11.693    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_B3M_reg[1]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.173ns (6.556%)  route 2.466ns (93.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.178ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 f  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.148     4.271    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X53Y164                                                     f  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0_i_1/I2
    SLICE_X53Y164        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     4.368 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.318     4.686    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3L_4[3]
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.911    11.911    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.911    
                         clock uncertainty           -0.158    11.753    
    SLICE_X53Y166        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    11.692    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[3]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.129ns (5.089%)  route 2.406ns (94.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.897ns (routing 1.178ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         1.644     3.767    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X41Y160                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0_i_1/I2
    SLICE_X41Y160        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.820 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.762     4.582    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0_i_1_n_0
    SLICE_X41Y170        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.897    11.897    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X41Y170        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.897    
                         clock uncertainty           -0.158    11.739    
    SLICE_X41Y170        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    11.679    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[0]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.234ns (9.411%)  route 2.252ns (90.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.889ns (routing 1.178ns, distribution 0.711ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         1.643     3.767    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X42Y164                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0_i_1/I2
    SLICE_X42Y164        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     3.925 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.609     4.534    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/p_0_in_1[0]
    SLICE_X40Y164        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.889    11.889    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X40Y164        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.889    
                         clock uncertainty           -0.158    11.731    
    SLICE_X40Y164        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    11.671    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A1M_reg[0]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.142ns (5.674%)  route 2.361ns (94.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.178ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 f  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.078     4.201    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X53Y166                                                     f  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0_i_1/I2
    SLICE_X53Y166        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.267 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.283     4.550    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3L_4[2]
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.911    11.911    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.911    
                         clock uncertainty           -0.158    11.753    
    SLICE_X53Y166        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    11.693    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[2]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.166ns (6.687%)  route 2.316ns (93.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.897ns (routing 1.178ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         1.603     3.727    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X41Y162                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0_i_1/I2
    SLICE_X41Y162        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.817 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.713     4.530    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0_i_1_n_0
    SLICE_X41Y170        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.897    11.897    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X41Y170        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.897    
                         clock uncertainty           -0.158    11.739    
    SLICE_X41Y170        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    11.678    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[1]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.126ns (5.106%)  route 2.342ns (94.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.897ns (routing 1.178ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         1.692     3.815    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X42Y160                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0_i_1/I2
    SLICE_X42Y160        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.865 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.650     4.515    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0_i_1_n_0
    SLICE_X43Y167        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.897    11.897    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X43Y167        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.897    
                         clock uncertainty           -0.158    11.739    
    SLICE_X43Y167        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    11.678    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1H1_reg[3]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.228ns (9.062%)  route 2.288ns (90.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.885ns (routing 1.178ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.230     4.353    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X55Y164                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[0]_i_1/I1
    SLICE_X55Y164        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.505 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[0]_i_1/O
                         net (fo=1, routed)           0.058     4.563    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[0]_i_1_n_0
    SLICE_X55Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.885    11.885    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X55Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[0]/C
                         clock pessimism              0.000    11.885    
                         clock uncertainty           -0.158    11.726    
    SLICE_X55Y164        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.751    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.237ns (9.538%)  route 2.248ns (90.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.885ns (routing 1.178ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.230     4.353    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X55Y164                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0[3]_i_1/I1
    SLICE_X55Y164        LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     4.514 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0[3]_i_1/O
                         net (fo=1, routed)           0.018     4.532    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0[3]_i_1_n_0
    SLICE_X55Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.885    11.885    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X55Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0_reg[3]/C
                         clock pessimism              0.000    11.885    
                         clock uncertainty           -0.158    11.726    
    SLICE_X55Y164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.751    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3M0_reg[3]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.173ns (7.141%)  route 2.250ns (92.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.884ns (routing 0.754ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.178ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.884     2.047    FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y131        FDRE                                         r  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.123 f  FP_IP_TEST_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=192, routed)         2.029     4.152    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/model_in[0]
    SLICE_X53Y167                                                     f  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0_i_1/I2
    SLICE_X53Y167        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     4.249 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0_i_1/O
                         net (fo=1, routed)           0.221     4.470    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3L_4[6]
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000    10.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.911    11.911    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y166        SRL16E                                       r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0/CLK
                         clock pessimism              0.000    11.911    
                         clock uncertainty           -0.158    11.753    
    SLICE_X53Y166        SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.060    11.693    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/exponent_A3M_reg[6]_srl2_LAYER_c_0
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  7.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.151ns (25.868%)  route 0.433ns (74.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.662ns (routing 0.681ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.118ns (routing 1.293ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.662     1.792    FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y133        FDRE                                         r  FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.850 r  FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=5, routed)           0.398     2.248    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/b0[0][17]
    SLICE_X46Y161                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0[6]_i_1/I4
    SLICE_X46Y161        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.093     2.341 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0[6]_i_1/O
                         net (fo=1, routed)           0.035     2.376    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0[6]_i_1_n_0
    SLICE_X46Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.118     2.118    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X46Y161        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0_reg[6]/C
                         clock pessimism              0.000     2.118    
                         clock uncertainty            0.158     2.276    
    SLICE_X46Y161        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.336    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1L0_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.094ns (14.922%)  route 0.536ns (85.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.651ns (routing 0.681ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.293ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.651     1.781    FP_IP_TEST_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y132        FDRE                                         r  FP_IP_TEST_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.840 r  FP_IP_TEST_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.500     2.340    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/a2[0][21]
    SLICE_X53Y164                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[5]_i_1/I0
    SLICE_X53Y164        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.375 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[5]_i_1/O
                         net (fo=1, routed)           0.036     2.411    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0[5]_i_1_n_0
    SLICE_X53Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.142     2.142    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y164        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[5]/C
                         clock pessimism              0.000     2.142    
                         clock uncertainty            0.158     2.300    
    SLICE_X53Y164        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.360    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3H0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.098ns (21.736%)  route 0.353ns (78.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.781ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y150        FDRE                                         r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.152 r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=4, routed)           0.327     1.479    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/a0[1][10]
    SLICE_X49Y152                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[2]_i_1__0/I1
    SLICE_X49Y152        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     1.538 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[2]_i_1__0/O
                         net (fo=1, routed)           0.026     1.564    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]_0[2]
    SLICE_X49Y152        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.298     1.298    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X49Y152        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[2]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.158     1.456    
    SLICE_X49Y152        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.502    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1H0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.082ns (18.172%)  route 0.369ns (81.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.030ns (routing 0.412ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.781ns, distribution 0.526ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.030     1.123    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y149        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.164 r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.343     1.507    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/b0[2][18]
    SLICE_X46Y144                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B1H0[2]_i_1__1/I0
    SLICE_X46Y144        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.548 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B1H0[2]_i_1__1/O
                         net (fo=1, routed)           0.026     1.574    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1H0_reg[7]_0[2]
    SLICE_X46Y144        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1H0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.307     1.307    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/Clock
    SLICE_X46Y144        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1H0_reg[2]/C
                         clock pessimism              0.000     1.307    
                         clock uncertainty            0.158     1.466    
    SLICE_X46Y144        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.512    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1H0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.080ns (17.952%)  route 0.366ns (82.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.022ns (routing 0.412ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.781ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.022     1.115    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y154        FDRE                                         r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y154        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.154 r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.350     1.504    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/a0[1][11]
    SLICE_X48Y153                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[3]_i_1__0/I1
    SLICE_X48Y153        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     1.545 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[3]_i_1__0/O
                         net (fo=1, routed)           0.016     1.561    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]_0[3]
    SLICE_X48Y153        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.293     1.293    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X48Y153        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[3]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.158     1.451    
    SLICE_X48Y153        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.497    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.059ns (13.327%)  route 0.384ns (86.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.032ns (routing 0.412ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.781ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.032     1.125    FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y134        FDRE                                         r  FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.164 r  FP_IP_TEST_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.378     1.541    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/b0[0][23]
    SLICE_X42Y168                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0[7]_i_1/I0
    SLICE_X42Y168        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.561 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0[7]_i_1/O
                         net (fo=1, routed)           0.006     1.567    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0[7]
    SLICE_X42Y168        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.298     1.298    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X42Y168        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0_reg[7]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.158     1.457    
    SLICE_X42Y168        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.504    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_B1H0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1L0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.081ns (13.128%)  route 0.536ns (86.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.643ns (routing 0.681ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.293ns, distribution 0.809ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.643     1.773    FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y144        FDRE                                         r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.832 r  FP_IP_TEST_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=5, routed)           0.500     2.332    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/b0[2][14]
    SLICE_X44Y144                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B1L0[3]_i_1__1/I4
    SLICE_X44Y144        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     2.354 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_B1L0[3]_i_1__1/O
                         net (fo=1, routed)           0.036     2.390    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1L0_reg[7]_1[3]
    SLICE_X44Y144        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1L0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.102     2.102    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/Clock
    SLICE_X44Y144        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1L0_reg[3]/C
                         clock pessimism              0.000     2.102    
                         clock uncertainty            0.158     2.260    
    SLICE_X44Y144        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.320    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_B1L0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.097ns (14.432%)  route 0.575ns (85.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.613ns (routing 0.681ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.293ns, distribution 0.830ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.613     1.743    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y151        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.803 r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.563     2.366    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/a2[0][3]
    SLICE_X53Y169                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0[3]_i_1/I2
    SLICE_X53Y169        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.037     2.403 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0[3]_i_1/O
                         net (fo=1, routed)           0.012     2.415    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0[3]
    SLICE_X53Y169        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.123     2.123    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/Clock
    SLICE_X53Y169        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0_reg[3]/C
                         clock pessimism              0.000     2.123    
                         clock uncertainty            0.158     2.281    
    SLICE_X53Y169        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.343    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A3L0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_A3M0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.061ns (12.620%)  route 0.422ns (87.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.011ns (routing 0.412ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.781ns, distribution 0.526ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.011     1.104    FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y147        FDRE                                         r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.145 r  FP_IP_TEST_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=4, routed)           0.416     1.561    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/a2[2][13]
    SLICE_X54Y146                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A3M0[2]_i_1__1/I3
    SLICE_X54Y146        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     1.581 r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A3M0[2]_i_1__1/O
                         net (fo=1, routed)           0.006     1.587    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_A3M0_reg[7]_0[2]
    SLICE_X54Y146        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_A3M0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.307     1.307    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/Clock
    SLICE_X54Y146        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_A3M0_reg[2]/C
                         clock pessimism              0.000     1.307    
                         clock uncertainty            0.158     1.466    
    SLICE_X54Y146        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.513    FP_IP_TEST_i/FP_0/inst/LAYER[2].INPUT0/mantissa_A3M0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.073ns (15.705%)  route 0.392ns (84.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.030ns (routing 0.412ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.781ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.030     1.123    FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y153        FDRE                                         r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.161 r  FP_IP_TEST_i/axi_gpio_5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=5, routed)           0.366     1.526    FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/a0[1][15]
    SLICE_X50Y150                                                     r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[7]_i_1__0/I3
    SLICE_X50Y150        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.561 r  FP_IP_TEST_i/FP_0/inst/LAYER[0].INPUT0/mantissa_A1M0[7]_i_1__0/O
                         net (fo=1, routed)           0.026     1.587    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]_0[7]
    SLICE_X50Y150        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.301     1.301    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/Clock
    SLICE_X50Y150        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.158     1.460    
    SLICE_X50Y150        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.506    FP_IP_TEST_i/FP_0/inst/LAYER[1].INPUT0/mantissa_A1M0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.177ns (21.034%)  route 0.665ns (78.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 11.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.380     2.853    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632    11.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.164    11.926    
                         clock uncertainty           -0.130    11.796    
    SLICE_X40Y45         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.730    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.177ns (21.034%)  route 0.665ns (78.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 11.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.380     2.853    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632    11.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.164    11.926    
                         clock uncertainty           -0.130    11.796    
    SLICE_X40Y45         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.730    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.177ns (21.034%)  route 0.665ns (78.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 11.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.380     2.853    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632    11.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.164    11.926    
                         clock uncertainty           -0.130    11.796    
    SLICE_X40Y45         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.730    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.177ns (21.034%)  route 0.665ns (78.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 11.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.380     2.853    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632    11.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.164    11.926    
                         clock uncertainty           -0.130    11.796    
    SLICE_X40Y45         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.730    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.177ns (21.034%)  route 0.665ns (78.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 11.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.380     2.853    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632    11.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.164    11.926    
                         clock uncertainty           -0.130    11.796    
    SLICE_X40Y45         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.730    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.177ns (21.109%)  route 0.662ns (78.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.377     2.850    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.164    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X40Y45         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.729    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.177ns (21.109%)  route 0.662ns (78.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.377     2.850    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.164    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X40Y45         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.729    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.177ns (21.109%)  route 0.662ns (78.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.377     2.850    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.164    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X40Y45         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.729    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.177ns (21.109%)  route 0.662ns (78.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.377     2.850    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.164    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X40Y45         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.066    11.729    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.177ns (21.109%)  route 0.662ns (78.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.754ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.681ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.848     2.011    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.091 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.285     2.376    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y42                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
    SLICE_X39Y42         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.473 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.377     2.850    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X40Y45         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.631    11.761    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y45         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.164    11.925    
                         clock uncertainty           -0.130    11.795    
    SLICE_X40Y45         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.729    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.041%)  route 0.133ns (68.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.462ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.306    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X42Y22         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.163     1.279    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y22         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.110     1.169    
    SLICE_X42Y22         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.149    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.041%)  route 0.133ns (68.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.462ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.306    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X42Y22         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.163     1.279    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y22         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.110     1.169    
    SLICE_X42Y22         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.149    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.041%)  route 0.133ns (68.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.462ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.306    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X42Y22         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.163     1.279    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y22         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.110     1.169    
    SLICE_X42Y22         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.149    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.060ns (29.956%)  route 0.140ns (70.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.462ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.313    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.167     1.283    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.110     1.173    
    SLICE_X41Y22         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.153    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.060ns (29.956%)  route 0.140ns (70.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.462ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     1.313    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDCE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.167     1.283    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDCE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.110     1.173    
    SLICE_X41Y22         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.153    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.107%)  route 0.139ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.462ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.312    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.166     1.282    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.110     1.172    
    SLICE_X41Y22         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.152    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.107%)  route 0.139ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.462ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.312    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.166     1.282    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.110     1.172    
    SLICE_X41Y22         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.152    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.107%)  route 0.139ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.462ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.312    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.166     1.282    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.110     1.172    
    SLICE_X41Y22         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     1.152    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.107%)  route 0.139ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.462ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.312    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.166     1.282    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.110     1.172    
    SLICE_X41Y22         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     1.152    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.107%)  route 0.139ns (69.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.020ns (routing 0.412ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.462ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.020     1.113    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y22         FDRE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.151 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.181    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X43Y22                                                      f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I1
    SLICE_X43Y22         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.203 f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.109     1.312    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X41Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.166     1.282    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X41Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.110     1.172    
    SLICE_X41Y22         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     1.152    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.160    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.150ns (7.485%)  route 1.854ns (92.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.607ns (routing 0.681ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.556     1.556    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y29                                                      f  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X47Y29         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.706 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     2.004    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y29         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.607     1.737    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y29         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.060ns (6.154%)  route 0.915ns (93.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.462ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.810     0.810    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y29                                                      f  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X47Y29         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.870 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.975    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y29         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.140     1.256    FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y29         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  clk_pl_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.485ns  (logic 0.381ns (25.660%)  route 1.104ns (74.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.178ns (routing 1.293ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.681ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.178     2.178    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X57Y127        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.257 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/Q
                         net (fo=10, routed)          0.647     2.904    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/sel0[4]
    SLICE_X56Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[2]_INST_0_i_1/I2
    SLICE_X56Y123        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.054 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.129     3.183    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[2]_INST_0_i_1_n_0
    SLICE_X56Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[2]_INST_0/I1
    SLICE_X56Y123        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.335 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[2]_INST_0/O
                         net (fo=1, routed)           0.328     3.663    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X57Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.545     1.675    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.454ns  (logic 0.342ns (23.524%)  route 1.112ns (76.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.178ns (routing 1.293ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.681ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.178     2.178    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X57Y127        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.257 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[20]/Q
                         net (fo=10, routed)          0.647     2.904    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/sel0[4]
    SLICE_X56Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[3]_INST_0_i_1/I2
    SLICE_X56Y123        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     3.067 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.188     3.255    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[3]_INST_0_i_1_n_0
    SLICE_X56Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[3]_INST_0/I1
    SLICE_X56Y123        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.355 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[3]_INST_0/O
                         net (fo=1, routed)           0.277     3.632    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X59Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.577     1.707    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X59Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.233ns (17.208%)  route 1.121ns (82.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.193ns (routing 1.293ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.681ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.193     2.193    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X60Y134        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.274 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/Q
                         net (fo=33, routed)          0.559     2.833    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Q[0]
    SLICE_X61Y127                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[13]_INST_0/I2
    SLICE_X61Y127        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     2.985 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[13]_INST_0/O
                         net (fo=1, routed)           0.562     3.547    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X58Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.539     1.669    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.353ns  (logic 0.240ns (17.745%)  route 1.113ns (82.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.193ns (routing 1.293ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.681ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.193     2.193    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X60Y134        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.274 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[0]/Q
                         net (fo=33, routed)          0.436     2.710    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Q[0]
    SLICE_X62Y126                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[17]_INST_0/I1
    SLICE_X62Y126        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     2.869 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[17]_INST_0/O
                         net (fo=1, routed)           0.677     3.546    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X55Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.586     1.716    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.335ns  (logic 0.329ns (24.637%)  route 1.006ns (75.363%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.197ns (routing 1.293ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.681ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.197     2.197    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X63Y133        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.276 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/Q
                         net (fo=10, routed)          0.457     2.733    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/sel0[4]
    SLICE_X62Y129                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[2]_INST_0_i_1/I2
    SLICE_X62Y129        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.858 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.104     2.962    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[2]_INST_0_i_1_n_0
    SLICE_X62Y129                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[2]_INST_0/I1
    SLICE_X62Y129        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.087 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[2]_INST_0/O
                         net (fo=1, routed)           0.445     3.532    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X61Y116        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.543     1.673    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X61Y116        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.335ns  (logic 0.239ns (17.898%)  route 1.096ns (82.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.188ns (routing 1.293ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.681ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.188     2.188    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X60Y134        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.269 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/model_reg[1]/Q
                         net (fo=33, routed)          0.537     2.806    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Q[1]
    SLICE_X61Y126                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[28]_INST_0/I0
    SLICE_X61Y126        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.964 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[28]_INST_0/O
                         net (fo=1, routed)           0.559     3.523    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X56Y117        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.539     1.669    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y117        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.322ns (24.350%)  route 1.000ns (75.650%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.197ns (routing 1.293ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.681ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.197     2.197    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X63Y133        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.276 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[20]/Q
                         net (fo=10, routed)          0.457     2.733    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/sel0[4]
    SLICE_X62Y129                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[3]_INST_0_i_1/I2
    SLICE_X62Y129        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     2.876 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.191     3.067    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[3]_INST_0_i_1_n_0
    SLICE_X62Y129                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[3]_INST_0/I1
    SLICE_X62Y129        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.167 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[3]_INST_0/O
                         net (fo=1, routed)           0.352     3.519    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X62Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.597     1.727    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.318ns  (logic 0.351ns (26.632%)  route 0.967ns (73.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.190ns (routing 1.293ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.681ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.190     2.190    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X65Y131        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.269 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[16]/Q
                         net (fo=3, routed)           0.344     2.613    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/sel0[0]
    SLICE_X63Y126                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_2/I2
    SLICE_X63Y126        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.736 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_2/O
                         net (fo=8, routed)           0.240     2.976    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_2_n_0
    SLICE_X63Y126                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[5]_INST_0/I2
    SLICE_X63Y126        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     3.125 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[5]_INST_0/O
                         net (fo=1, routed)           0.383     3.508    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X62Y119        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.547     1.677    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y119        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.303ns (21.638%)  route 1.097ns (78.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.106ns (routing 1.293ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.681ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.106     2.106    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Clock
    SLICE_X48Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.185 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[19]/Q
                         net (fo=3, routed)           0.312     2.497    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/sel0[3]
    SLICE_X50Y121                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[7]_INST_0_i_2/I1
    SLICE_X50Y121        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.620 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[7]_INST_0_i_2/O
                         net (fo=8, routed)           0.345     2.965    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[7]_INST_0_i_2_n_0
    SLICE_X49Y122                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[1]_INST_0/I2
    SLICE_X49Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     3.066 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[1]_INST_0/O
                         net (fo=1, routed)           0.440     3.506    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X52Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.592     1.722    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y115        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.311ns  (logic 0.268ns (20.447%)  route 1.043ns (79.553%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.189ns (routing 1.293ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.681ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        2.189     2.189    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Clock
    SLICE_X65Y132        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.268 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/Mantissa_reg[22]/Q
                         net (fo=10, routed)          0.333     2.601    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/sel0[6]
    SLICE_X63Y128                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_1/I1
    SLICE_X63Y128        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     2.667 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.253     2.920    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0_i_1_n_0
    SLICE_X63Y128                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0/I1
    SLICE_X63Y128        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.043 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD2/result2[7]_INST_0/O
                         net (fo=1, routed)           0.457     3.500    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X59Y118        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.535     1.665    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X59Y118        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.061ns (44.015%)  route 0.078ns (55.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.161ns (routing 0.703ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.161     1.161    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Clock
    SLICE_X50Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.200 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Mantissa_reg[18]/Q
                         net (fo=3, routed)           0.058     1.258    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/sel0[2]
    SLICE_X50Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[5]_INST_0/I5
    SLICE_X50Y123        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     1.280 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[5]_INST_0/O
                         net (fo=1, routed)           0.020     1.300    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X50Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.154     1.270    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Exponent_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.073ns (40.782%)  route 0.106ns (59.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.163ns (routing 0.703ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.462ns, distribution 0.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.163     1.163    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Clock
    SLICE_X52Y122        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Exponent_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.201 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Exponent_reg[6]/Q
                         net (fo=1, routed)           0.026     1.227    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Exponent[6]
    SLICE_X52Y122                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[29]_INST_0/I2
    SLICE_X52Y122        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.035     1.262 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/result0[29]_INST_0/O
                         net (fo=1, routed)           0.080     1.342    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X52Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.152     1.268    FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_17/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.009%)  route 0.138ns (77.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.167ns (routing 0.703ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.462ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.167     1.167    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X54Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.206 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/Q
                         net (fo=33, routed)          0.138     1.344    FP_IP_TEST_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X53Y124        FDRE                                         r  FP_IP_TEST_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.163     1.279    FP_IP_TEST_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y124        FDRE                                         r  FP_IP_TEST_i/axi_gpio_15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.053ns (32.479%)  route 0.110ns (67.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.199ns (routing 0.703ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.462ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.199     1.199    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X57Y123        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.238 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[0]/Q
                         net (fo=33, routed)          0.057     1.295    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_out[0]
    SLICE_X57Y122                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[1]_INST_0/I3
    SLICE_X57Y122        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.309 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[1]_INST_0/O
                         net (fo=1, routed)           0.053     1.362    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X57Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.121     1.237    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.061ns (30.653%)  route 0.138ns (69.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.163ns (routing 0.703ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.462ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.163     1.163    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X55Y126        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.202 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/Q
                         net (fo=2, routed)           0.052     1.254    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent[1]
    SLICE_X55Y124                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[11]_INST_0/I1
    SLICE_X55Y124        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.276 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[11]_INST_0/O
                         net (fo=1, routed)           0.086     1.362    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X54Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.146     1.262    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X54Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.061ns (28.639%)  route 0.152ns (71.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.163ns (routing 0.703ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.462ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.163     1.163    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X55Y126        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.202 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[1]/Q
                         net (fo=2, routed)           0.052     1.254    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent[1]
    SLICE_X55Y124                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[24]_INST_0/I2
    SLICE_X55Y124        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.276 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[24]_INST_0/O
                         net (fo=1, routed)           0.100     1.376    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[24]
    SLICE_X54Y124        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.155     1.271    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X54Y124        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.078ns (36.136%)  route 0.138ns (63.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.167ns (routing 0.703ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.462ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.167     1.167    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X54Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.206 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_reg[1]/Q
                         net (fo=33, routed)          0.066     1.271    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/model_out[1]
    SLICE_X54Y124                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[26]_INST_0/I0
    SLICE_X54Y124        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     1.310 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[26]_INST_0/O
                         net (fo=1, routed)           0.072     1.382    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[26]
    SLICE_X54Y125        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.141     1.257    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X54Y125        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/model_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.864%)  route 0.192ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.161ns (routing 0.703ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.462ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.161     1.161    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/Clock
    SLICE_X49Y121        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/model_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.200 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD0/model_reg[1]/Q
                         net (fo=33, routed)          0.192     1.392    FP_IP_TEST_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X44Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.170     1.286    FP_IP_TEST_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y123        FDRE                                         r  FP_IP_TEST_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.089ns (44.500%)  route 0.111ns (55.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.199ns (routing 0.703ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.462ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.199     1.199    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X57Y123        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.238 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg[5]/Q
                         net (fo=1, routed)           0.029     1.267    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Mantissa_reg_n_0_[5]
    SLICE_X57Y123                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[5]_INST_0/I0
    SLICE_X57Y123        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.317 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[5]_INST_0/O
                         net (fo=1, routed)           0.082     1.399    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X56Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.129     1.245    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y122        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.059ns (25.322%)  route 0.174ns (74.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.167ns (routing 0.703ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.462ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    BUFGCE_X0Y75         BUFGCE                       0.000     0.000 r  FP_IP_TEST_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=3845, routed)        1.167     1.167    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Clock
    SLICE_X53Y125        FDCE                                         r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.205 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent_reg[7]/Q
                         net (fo=1, routed)           0.028     1.233    FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/Exponent[7]
    SLICE_X53Y125                                                     r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[30]_INST_0/I2
    SLICE_X53Y125        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.021     1.254 r  FP_IP_TEST_i/FP_0/inst/OUTPUT_AD1/result1[30]_INST_0/O
                         net (fo=1, routed)           0.146     1.400    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X56Y126        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.119     1.235    FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y126        FDRE                                         r  FP_IP_TEST_i/axi_gpio_16/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.079ns (6.862%)  route 1.072ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         1.072     3.128    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y41         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632     1.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.079ns (6.862%)  route 1.072ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.681ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         1.072     3.128    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y41         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.632     1.762    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.079ns (6.880%)  route 1.069ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.681ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         1.069     3.125    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y30         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.610     1.740    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y30         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.079ns (6.880%)  route 1.069ns (93.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.681ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         1.069     3.125    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y30         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.610     1.740    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y30         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.079ns (12.082%)  route 0.575ns (87.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.681ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.575     2.631    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.629     1.759    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.079ns (12.082%)  route 0.575ns (87.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.754ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.681ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.814     1.977    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.056 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.575     2.631    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.629     1.759    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.039ns (12.415%)  route 0.275ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.275     1.412    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.157     1.273    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.039ns (12.415%)  route 0.275ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.275     1.412    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y22         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.157     1.273    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y22         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.039ns (6.138%)  route 0.596ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.462ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.596     1.733    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y41         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.158     1.274    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.039ns (6.138%)  route 0.596ns (93.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.462ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.596     1.733    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y41         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.158     1.274    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y41         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.039ns (6.115%)  route 0.599ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.462ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.599     1.735    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y30         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.145     1.261    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y30         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.039ns (6.115%)  route 0.599ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.412ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.462ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.005     1.098    FP_IP_TEST_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X47Y30         FDRE                                         r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.137 r  FP_IP_TEST_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=439, routed)         0.599     1.735    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y30         FDPE                                         f  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y50                                                     r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y50        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  FP_IP_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=4736, routed)        1.145     1.261    FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y30         FDPE                                         r  FP_IP_TEST_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





