
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  0800b670  0800b670  0000c670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7dc  0800b7dc  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7dc  0800b7dc  0000c7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7e4  0800b7e4  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7e4  0800b7e4  0000c7e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7e8  0800b7e8  0000c7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800b7ec  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          00001fc4  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002110  20002110  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf76  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000494f  00000000  00000000  000290f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001828  00000000  00000000  0002da48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001290  00000000  00000000  0002f270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025f02  00000000  00000000  00030500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020115  00000000  00000000  00056402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d34e3  00000000  00000000  00076517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001499fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000694c  00000000  00000000  00149a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  0015038c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b658 	.word	0x0800b658

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800b658 	.word	0x0800b658

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	@ 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	4b75      	ldr	r3, [pc, #468]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a74      	ldr	r2, [pc, #464]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b72      	ldr	r3, [pc, #456]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0310 	and.w	r3, r3, #16
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	4b6e      	ldr	r3, [pc, #440]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a6d      	ldr	r2, [pc, #436]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b6b      	ldr	r3, [pc, #428]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b67      	ldr	r3, [pc, #412]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a66      	ldr	r2, [pc, #408]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b64      	ldr	r3, [pc, #400]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b60      	ldr	r3, [pc, #384]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a5f      	ldr	r2, [pc, #380]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ea:	4b5d      	ldr	r3, [pc, #372]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b59      	ldr	r3, [pc, #356]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a58      	ldr	r2, [pc, #352]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b56      	ldr	r3, [pc, #344]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b52      	ldr	r3, [pc, #328]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a51      	ldr	r2, [pc, #324]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b4f      	ldr	r3, [pc, #316]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2138      	movs	r1, #56	@ 0x38
 8000632:	484c      	ldr	r0, [pc, #304]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000634:	f001 fe3c 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	484a      	ldr	r0, [pc, #296]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800063e:	f001 fe37 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2110      	movs	r1, #16
 8000646:	4849      	ldr	r0, [pc, #292]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000648:	f001 fe32 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000652:	4847      	ldr	r0, [pc, #284]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000654:	f001 fe2c 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PE4 PE5 */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8000658:	2338      	movs	r3, #56	@ 0x38
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065c:	2301      	movs	r3, #1
 800065e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000664:	2300      	movs	r3, #0
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4619      	mov	r1, r3
 800066e:	483d      	ldr	r0, [pc, #244]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000670:	f001 fc82 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000674:	2301      	movs	r3, #1
 8000676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	4837      	ldr	r0, [pc, #220]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800068c:	f001 fc74 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000690:	2308      	movs	r3, #8
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a0:	2305      	movs	r3, #5
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006a4:	f107 031c 	add.w	r3, r7, #28
 80006a8:	4619      	mov	r1, r3
 80006aa:	482f      	ldr	r0, [pc, #188]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 80006ac:	f001 fc64 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006b0:	2304      	movs	r3, #4
 80006b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b4:	2300      	movs	r3, #0
 80006b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 031c 	add.w	r3, r7, #28
 80006c0:	4619      	mov	r1, r3
 80006c2:	482b      	ldr	r0, [pc, #172]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006c4:	f001 fc58 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	2302      	movs	r3, #2
 80006d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006da:	2305      	movs	r3, #5
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 031c 	add.w	r3, r7, #28
 80006e2:	4619      	mov	r1, r3
 80006e4:	4822      	ldr	r0, [pc, #136]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006e6:	f001 fc47 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80006ea:	2310      	movs	r3, #16
 80006ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	481a      	ldr	r0, [pc, #104]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000702:	f001 fc39 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000706:	2320      	movs	r3, #32
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4814      	ldr	r0, [pc, #80]	@ (800076c <MX_GPIO_Init+0x1fc>)
 800071a:	f001 fc2d 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800071e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	2301      	movs	r3, #1
 8000726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2300      	movs	r3, #0
 800072e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	480e      	ldr	r0, [pc, #56]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000738:	f001 fc1e 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000740:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000752:	f001 fc11 	bl	8001f78 <HAL_GPIO_Init>

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	@ 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40021000 	.word	0x40021000
 8000768:	40020800 	.word	0x40020800
 800076c:	40020c00 	.word	0x40020c00
 8000770:	40020400 	.word	0x40020400

08000774 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800077a:	4a14      	ldr	r2, [pc, #80]	@ (80007cc <MX_I2S3_Init+0x58>)
 800077c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000784:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800078c:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800079a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800079e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007b4:	f001 fd96 	bl	80022e4 <HAL_I2S_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007be:	f000 fb1f 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000168 	.word	0x20000168
 80007cc:	40003c00 	.word	0x40003c00

080007d0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08e      	sub	sp, #56	@ 0x38
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a31      	ldr	r2, [pc, #196]	@ (80008c0 <HAL_I2S_MspInit+0xf0>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d15a      	bne.n	80008b6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000800:	2301      	movs	r3, #1
 8000802:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000804:	23c0      	movs	r3, #192	@ 0xc0
 8000806:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4618      	mov	r0, r3
 8000812:	f004 f8f1 	bl	80049f8 <HAL_RCCEx_PeriphCLKConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800081c:	f000 faf0 	bl	8000e00 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800082a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000844:	4a1f      	ldr	r2, [pc, #124]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	6313      	str	r3, [r2, #48]	@ 0x30
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800084e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000860:	4a18      	ldr	r2, [pc, #96]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	6313      	str	r3, [r2, #48]	@ 0x30
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800086a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000874:	2310      	movs	r3, #16
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000878:	2302      	movs	r3, #2
 800087a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000884:	2306      	movs	r3, #6
 8000886:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088c:	4619      	mov	r1, r3
 800088e:	480e      	ldr	r0, [pc, #56]	@ (80008c8 <HAL_I2S_MspInit+0xf8>)
 8000890:	f001 fb72 	bl	8001f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000894:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008a6:	2306      	movs	r3, #6
 80008a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ae:	4619      	mov	r1, r3
 80008b0:	4806      	ldr	r0, [pc, #24]	@ (80008cc <HAL_I2S_MspInit+0xfc>)
 80008b2:	f001 fb61 	bl	8001f78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80008b6:	bf00      	nop
 80008b8:	3738      	adds	r7, #56	@ 0x38
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40003c00 	.word	0x40003c00
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <LoRa_ConfigureModule>:
/**
  * @brief  Configure LoRa module to channel 2 with optimal settings
  * @retval LoRa_Status_t
  */
static LoRa_Status_t LoRa_ConfigureModule(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
    uint8_t cmd[9];

    // Enter CONFIG mode (M0=0, M1=1)
    LoRa_SetMode(LORA_MODE_CONFIG);
 80008d6:	2002      	movs	r0, #2
 80008d8:	f000 f84c 	bl	8000974 <LoRa_SetMode>
    HAL_Delay(100);
 80008dc:	2064      	movs	r0, #100	@ 0x64
 80008de:	f001 f983 	bl	8001be8 <HAL_Delay>

    // Build configuration command (SAME as transmitter!)
    // Format: 0xC0 0x00 0x06 [ADDH] [ADDL] [REG0] [REG1] [REG2] [REG3]
    cmd[0] = 0xC0;  // Write config command
 80008e2:	23c0      	movs	r3, #192	@ 0xc0
 80008e4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x00;  // Start address
 80008e6:	2300      	movs	r3, #0
 80008e8:	717b      	strb	r3, [r7, #5]
    cmd[2] = 0x06;  // Length
 80008ea:	2306      	movs	r3, #6
 80008ec:	71bb      	strb	r3, [r7, #6]
    cmd[3] = 0x00;  // ADDH (Address High) = 0x00
 80008ee:	2300      	movs	r3, #0
 80008f0:	71fb      	strb	r3, [r7, #7]
    cmd[4] = 0x00;  // ADDL (Address Low) = 0x00 (Broadcast)
 80008f2:	2300      	movs	r3, #0
 80008f4:	723b      	strb	r3, [r7, #8]

    // REG0: UART rate (bits 7-5) + Parity (bits 4-3) + Air rate (bits 2-0)
    // UART 9600 = 011 (0x60), Parity 8N1 = 00 (0x00), Air 62.5k = 101 (0x05)
    cmd[5] = 0x65;  // 0110 0101 = 9600 baud + 8N1 + 62.5kbps
 80008f6:	2365      	movs	r3, #101	@ 0x65
 80008f8:	727b      	strb	r3, [r7, #9]

    cmd[6] = 0xC0;  // REG1: Packet 32 bytes (11) + RSSI off (0) + Power 22dBm (00000)
 80008fa:	23c0      	movs	r3, #192	@ 0xc0
 80008fc:	72bb      	strb	r3, [r7, #10]
    cmd[7] = LORA_CHANNEL;  // REG2: Channel 23 (873.125 MHz) - MUST MATCH TRANSMITTER!
 80008fe:	2317      	movs	r3, #23
 8000900:	72fb      	strb	r3, [r7, #11]
    cmd[8] = 0x00;  // REG3: Default (RSSI disabled, transparent mode)
 8000902:	2300      	movs	r3, #0
 8000904:	733b      	strb	r3, [r7, #12]

    // Send configuration via polling
    if (HAL_UART_Transmit(&huart1, cmd, 9, 1000) != HAL_OK)
 8000906:	1d39      	adds	r1, r7, #4
 8000908:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800090c:	2209      	movs	r2, #9
 800090e:	480c      	ldr	r0, [pc, #48]	@ (8000940 <LoRa_ConfigureModule+0x70>)
 8000910:	f005 f932 	bl	8005b78 <HAL_UART_Transmit>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <LoRa_ConfigureModule+0x54>
    {
        LoRa_SetMode(LORA_MODE_NORMAL);
 800091a:	2000      	movs	r0, #0
 800091c:	f000 f82a 	bl	8000974 <LoRa_SetMode>
        return LORA_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e009      	b.n	8000938 <LoRa_ConfigureModule+0x68>
    }

    // Wait for module to process
    HAL_Delay(50);
 8000924:	2032      	movs	r0, #50	@ 0x32
 8000926:	f001 f95f 	bl	8001be8 <HAL_Delay>

    // Return to NORMAL mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 800092a:	2000      	movs	r0, #0
 800092c:	f000 f822 	bl	8000974 <LoRa_SetMode>
    HAL_Delay(50);
 8000930:	2032      	movs	r0, #50	@ 0x32
 8000932:	f001 f959 	bl	8001be8 <HAL_Delay>

    return LORA_OK;
 8000936:	2300      	movs	r3, #0
}
 8000938:	4618      	mov	r0, r3
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000394 	.word	0x20000394

08000944 <LoRa_Init>:
/**
  * @brief  Initialize LoRa module for reception
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    // Configure module to channel 23 with optimal settings (same as transmitter)
    LoRa_ConfigureModule();
 8000948:	f7ff ffc2 	bl	80008d0 <LoRa_ConfigureModule>

    // Set to Normal mode (M0=0, M1=0) for reception
    LoRa_SetMode(LORA_MODE_NORMAL);
 800094c:	2000      	movs	r0, #0
 800094e:	f000 f811 	bl	8000974 <LoRa_SetMode>

    // Small delay for module stabilization
    HAL_Delay(10);
 8000952:	200a      	movs	r0, #10
 8000954:	f001 f948 	bl	8001be8 <HAL_Delay>

    new_data_flag = false;
 8000958:	4b04      	ldr	r3, [pc, #16]	@ (800096c <LoRa_Init+0x28>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
    last_rx_timestamp = 0;
 800095e:	4b04      	ldr	r3, [pc, #16]	@ (8000970 <LoRa_Init+0x2c>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]

    return LORA_OK;  // Ready for polling receive
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	200001b8 	.word	0x200001b8
 8000970:	200001bc 	.word	0x200001bc

08000974 <LoRa_SetMode>:
  * @brief  Set LoRa operating mode via M0 and M1 pins
  * @param  mode: Operating mode
  * @retval None
  */
void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
    switch(mode)
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	2b03      	cmp	r3, #3
 8000982:	d837      	bhi.n	80009f4 <LoRa_SetMode+0x80>
 8000984:	a201      	add	r2, pc, #4	@ (adr r2, 800098c <LoRa_SetMode+0x18>)
 8000986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098a:	bf00      	nop
 800098c:	0800099d 	.word	0x0800099d
 8000990:	080009b3 	.word	0x080009b3
 8000994:	080009c9 	.word	0x080009c9
 8000998:	080009df 	.word	0x080009df
    {
        case LORA_MODE_NORMAL:
            // M0=0, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	2110      	movs	r1, #16
 80009a0:	4818      	ldr	r0, [pc, #96]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009a2:	f001 fc85 	bl	80022b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2120      	movs	r1, #32
 80009aa:	4816      	ldr	r0, [pc, #88]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ac:	f001 fc80 	bl	80022b0 <HAL_GPIO_WritePin>
            break;
 80009b0:	e020      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_WOR:
            // M0=1, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009b2:	2201      	movs	r2, #1
 80009b4:	2110      	movs	r1, #16
 80009b6:	4813      	ldr	r0, [pc, #76]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009b8:	f001 fc7a 	bl	80022b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2120      	movs	r1, #32
 80009c0:	4810      	ldr	r0, [pc, #64]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009c2:	f001 fc75 	bl	80022b0 <HAL_GPIO_WritePin>
            break;
 80009c6:	e015      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_CONFIG:
            // M0=0, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2110      	movs	r1, #16
 80009cc:	480d      	ldr	r0, [pc, #52]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ce:	f001 fc6f 	bl	80022b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	2120      	movs	r1, #32
 80009d6:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009d8:	f001 fc6a 	bl	80022b0 <HAL_GPIO_WritePin>
            break;
 80009dc:	e00a      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_SLEEP:
            // M0=1, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2110      	movs	r1, #16
 80009e2:	4808      	ldr	r0, [pc, #32]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009e4:	f001 fc64 	bl	80022b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2120      	movs	r1, #32
 80009ec:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ee:	f001 fc5f 	bl	80022b0 <HAL_GPIO_WritePin>
            break;
 80009f2:	bf00      	nop
    }

    // Minimal delay for mode switching
    HAL_Delay(LORA_MODE_SWITCH_DELAY);
 80009f4:	2002      	movs	r0, #2
 80009f6:	f001 f8f7 	bl	8001be8 <HAL_Delay>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000

08000a08 <LoRa_StartReceive>:
/**
  * @brief  Start receiving data via LoRa (non-blocking, optimized polling)
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_StartReceive(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
    // Use non-blocking receive with very short timeout (1ms)
    // This allows rapid polling without missing continuous data
    if (HAL_UART_Receive(&huart1, rx_buffer, LORA_RX_BUFFER_SIZE, 1) == HAL_OK)
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	2208      	movs	r2, #8
 8000a10:	490e      	ldr	r1, [pc, #56]	@ (8000a4c <LoRa_StartReceive+0x44>)
 8000a12:	480f      	ldr	r0, [pc, #60]	@ (8000a50 <LoRa_StartReceive+0x48>)
 8000a14:	f005 f93b 	bl	8005c8e <HAL_UART_Receive>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d112      	bne.n	8000a44 <LoRa_StartReceive+0x3c>
    {
        // Data received successfully
        last_rx_timestamp = HAL_GetTick();
 8000a1e:	f001 f8d7 	bl	8001bd0 <HAL_GetTick>
 8000a22:	4603      	mov	r3, r0
 8000a24:	4a0b      	ldr	r2, [pc, #44]	@ (8000a54 <LoRa_StartReceive+0x4c>)
 8000a26:	6013      	str	r3, [r2, #0]
        new_data_flag = true;
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <LoRa_StartReceive+0x50>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]

        // Call user callback if registered
        if (rx_callback != NULL)
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <LoRa_StartReceive+0x54>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d004      	beq.n	8000a40 <LoRa_StartReceive+0x38>
        {
            rx_callback(rx_buffer, LORA_RX_BUFFER_SIZE);
 8000a36:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <LoRa_StartReceive+0x54>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2108      	movs	r1, #8
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <LoRa_StartReceive+0x44>)
 8000a3e:	4798      	blx	r3
        }

        return LORA_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	e000      	b.n	8000a46 <LoRa_StartReceive+0x3e>
    }

    return LORA_TIMEOUT;  // No data received
 8000a44:	2303      	movs	r3, #3
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200001b0 	.word	0x200001b0
 8000a50:	20000394 	.word	0x20000394
 8000a54:	200001bc 	.word	0x200001bc
 8000a58:	200001b8 	.word	0x200001b8
 8000a5c:	200001c0 	.word	0x200001c0

08000a60 <LoRa_RegisterRxCallback>:
  * @brief  Register callback for received data
  * @param  callback: Callback function pointer
  * @retval None
  */
void LoRa_RegisterRxCallback(LoRa_RxCallback_t callback)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <LoRa_RegisterRxCallback+0x1c>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6013      	str	r3, [r2, #0]
}
 8000a6e:	bf00      	nop
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	200001c0 	.word	0x200001c0

08000a80 <LoRa_HasNewData>:
/**
  * @brief  Check if new data has been received
  * @retval true if new data available
  */
bool LoRa_HasNewData(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
    if (new_data_flag)
 8000a84:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <LoRa_HasNewData+0x24>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d004      	beq.n	8000a98 <LoRa_HasNewData+0x18>
    {
        new_data_flag = false;
 8000a8e:	4b05      	ldr	r3, [pc, #20]	@ (8000aa4 <LoRa_HasNewData+0x24>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
        return true;
 8000a94:	2301      	movs	r3, #1
 8000a96:	e000      	b.n	8000a9a <LoRa_HasNewData+0x1a>
    }
    return false;
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	200001b8 	.word	0x200001b8

08000aa8 <LoRa_ReceiveCallback>:
  * @param  data: Pointer to received data
  * @param  size: Size of received data
  * @retval None
  */
void LoRa_ReceiveCallback(uint8_t* data, uint16_t size)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	807b      	strh	r3, [r7, #2]
    // Copy received data to buffer
    memcpy(rx_buffer, data, size);
 8000ab4:	887b      	ldrh	r3, [r7, #2]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	6879      	ldr	r1, [r7, #4]
 8000aba:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <LoRa_ReceiveCallback+0x2c>)
 8000abc:	f00a f972 	bl	800ada4 <memcpy>
    packet_count++;
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <LoRa_ReceiveCallback+0x30>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <LoRa_ReceiveCallback+0x30>)
 8000ac8:	6013      	str	r3, [r2, #0]
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200001c4 	.word	0x200001c4
 8000ad8:	200001cc 	.word	0x200001cc

08000adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000adc:	b5b0      	push	{r4, r5, r7, lr}
 8000ade:	b0f2      	sub	sp, #456	@ 0x1c8
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae2:	f001 f80f 	bl	8001b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae6:	f000 f921 	bl	8000d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aea:	f7ff fd41 	bl	8000570 <MX_GPIO_Init>
  MX_I2S3_Init();
 8000aee:	f7ff fe41 	bl	8000774 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000af2:	f000 f98b 	bl	8000e0c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000af6:	f000 ff61 	bl	80019bc <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000afa:	f009 fbd7 	bl	800a2ac <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000afe:	f000 fa81 	bl	8001004 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b02:	f000 fb4d 	bl	80011a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b06:	f000 fbe1 	bl	80012cc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b0a:	f000 fc77 	bl	80013fc <MX_TIM4_Init>
  MX_TIM8_Init();
 8000b0e:	f000 fd0d 	bl	800152c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // Initialize LoRa receiver
  LoRa_Init();
 8000b12:	f7ff ff17 	bl	8000944 <LoRa_Init>

  // Register callback for received data
  LoRa_RegisterRxCallback(LoRa_ReceiveCallback);
 8000b16:	4879      	ldr	r0, [pc, #484]	@ (8000cfc <main+0x220>)
 8000b18:	f7ff ffa2 	bl	8000a60 <LoRa_RegisterRxCallback>

  // Wait for USB to be ready
  HAL_Delay(1000);
 8000b1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b20:	f001 f862 	bl	8001be8 <HAL_Delay>

  // Send startup message
  char startup_msg[] = "\r\n========================================\r\n";
 8000b24:	4b76      	ldr	r3, [pc, #472]	@ (8000d00 <main+0x224>)
 8000b26:	f507 74c6 	add.w	r4, r7, #396	@ 0x18c
 8000b2a:	461d      	mov	r5, r3
 8000b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b38:	c407      	stmia	r4!, {r0, r1, r2}
 8000b3a:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000b3c:	f507 73c6 	add.w	r3, r7, #396	@ 0x18c
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fb45 	bl	80001d0 <strlen>
 8000b46:	4603      	mov	r3, r0
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	f507 73c6 	add.w	r3, r7, #396	@ 0x18c
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f009 fc69 	bl	800a428 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000b56:	2014      	movs	r0, #20
 8000b58:	f001 f846 	bl	8001be8 <HAL_Delay>

  char title_msg[] = "   LoRa RECEIVER - READY\r\n";
 8000b5c:	4b69      	ldr	r3, [pc, #420]	@ (8000d04 <main+0x228>)
 8000b5e:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 8000b62:	461d      	mov	r5, r3
 8000b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b6c:	c403      	stmia	r4!, {r0, r1}
 8000b6e:	8022      	strh	r2, [r4, #0]
 8000b70:	3402      	adds	r4, #2
 8000b72:	0c13      	lsrs	r3, r2, #16
 8000b74:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8000b76:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff fb28 	bl	80001d0 <strlen>
 8000b80:	4603      	mov	r3, r0
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f009 fc4c 	bl	800a428 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000b90:	2014      	movs	r0, #20
 8000b92:	f001 f829 	bl	8001be8 <HAL_Delay>

  char channel_msg[] = "   Channel 23 - 873.125 MHz\r\n";
 8000b96:	4b5c      	ldr	r3, [pc, #368]	@ (8000d08 <main+0x22c>)
 8000b98:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 8000b9c:	461d      	mov	r5, r3
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ba6:	c407      	stmia	r4!, {r0, r1, r2}
 8000ba8:	8023      	strh	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)channel_msg, strlen(channel_msg));
 8000baa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fb0e 	bl	80001d0 <strlen>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f009 fc32 	bl	800a428 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000bc4:	2014      	movs	r0, #20
 8000bc6:	f001 f80f 	bl	8001be8 <HAL_Delay>

  char end_msg[] = "========================================\r\n\r\n";
 8000bca:	4b50      	ldr	r3, [pc, #320]	@ (8000d0c <main+0x230>)
 8000bcc:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8000bd0:	461d      	mov	r5, r3
 8000bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bda:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bde:	c407      	stmia	r4!, {r0, r1, r2}
 8000be0:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 8000be2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff faf2 	bl	80001d0 <strlen>
 8000bec:	4603      	mov	r3, r0
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f009 fc16 	bl	800a428 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000bfc:	2032      	movs	r0, #50	@ 0x32
 8000bfe:	f000 fff3 	bl	8001be8 <HAL_Delay>

  char waiting_msg[] = "Waiting for LoRa data...\r\n\r\n";
 8000c02:	4b43      	ldr	r3, [pc, #268]	@ (8000d10 <main+0x234>)
 8000c04:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8000c08:	461d      	mov	r5, r3
 8000c0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c12:	c407      	stmia	r4!, {r0, r1, r2}
 8000c14:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 8000c16:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fad8 	bl	80001d0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f009 fbfc 	bl	800a428 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000c30:	2032      	movs	r0, #50	@ 0x32
 8000c32:	f000 ffd9 	bl	8001be8 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Continuously poll for LoRa data (ultra-fast with 1ms timeout)
    LoRa_StartReceive();
 8000c36:	f7ff fee7 	bl	8000a08 <LoRa_StartReceive>

    // Check if new data received
    if (LoRa_HasNewData())
 8000c3a:	f7ff ff21 	bl	8000a80 <LoRa_HasNewData>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d0f8      	beq.n	8000c36 <main+0x15a>
    {
        // Print received data to USB every 200ms to avoid USB overload
        uint32_t current_time = HAL_GetTick();
 8000c44:	f000 ffc4 	bl	8001bd0 <HAL_GetTick>
 8000c48:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
        if (current_time - last_print_time >= 200)
 8000c4c:	4b31      	ldr	r3, [pc, #196]	@ (8000d14 <main+0x238>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c58:	d9ed      	bls.n	8000c36 <main+0x15a>
        {
            last_print_time = current_time;
 8000c5a:	4a2e      	ldr	r2, [pc, #184]	@ (8000d14 <main+0x238>)
 8000c5c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000c60:	6013      	str	r3, [r2, #0]

            // Format output message with packet count and hex data
            char usb_buffer[256];
            int len = snprintf(usb_buffer, sizeof(usb_buffer),
 8000c62:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <main+0x23c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4638      	mov	r0, r7
 8000c68:	4a2c      	ldr	r2, [pc, #176]	@ (8000d1c <main+0x240>)
 8000c6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c6e:	f00a f837 	bl	800ace0 <sniprintf>
 8000c72:	f8c7 01c4 	str.w	r0, [r7, #452]	@ 0x1c4
                             "Packet #%lu: ", packet_count);

            // Add hex representation of received data
            for (int i = 0; i < LORA_PACKET_SIZE && len < sizeof(usb_buffer) - 10; i++)
 8000c76:	2300      	movs	r3, #0
 8000c78:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000c7c:	e01a      	b.n	8000cb4 <main+0x1d8>
            {
                len += snprintf(usb_buffer + len, sizeof(usb_buffer) - len,
 8000c7e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000c82:	463a      	mov	r2, r7
 8000c84:	18d0      	adds	r0, r2, r3
 8000c86:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000c8a:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
                              "%02X ", rx_buffer[i]);
 8000c8e:	4a24      	ldr	r2, [pc, #144]	@ (8000d20 <main+0x244>)
 8000c90:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000c94:	4413      	add	r3, r2
 8000c96:	781b      	ldrb	r3, [r3, #0]
                len += snprintf(usb_buffer + len, sizeof(usb_buffer) - len,
 8000c98:	4a22      	ldr	r2, [pc, #136]	@ (8000d24 <main+0x248>)
 8000c9a:	f00a f821 	bl	800ace0 <sniprintf>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000ca4:	4413      	add	r3, r2
 8000ca6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
            for (int i = 0; i < LORA_PACKET_SIZE && len < sizeof(usb_buffer) - 10; i++)
 8000caa:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000cae:	3301      	adds	r3, #1
 8000cb0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000cb4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000cb8:	2b07      	cmp	r3, #7
 8000cba:	dc03      	bgt.n	8000cc4 <main+0x1e8>
 8000cbc:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000cc0:	2bf5      	cmp	r3, #245	@ 0xf5
 8000cc2:	d9dc      	bls.n	8000c7e <main+0x1a2>
            }

            // Add newline
            len += snprintf(usb_buffer + len, sizeof(usb_buffer) - len, "\r\n");
 8000cc4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000cc8:	463a      	mov	r2, r7
 8000cca:	18d0      	adds	r0, r2, r3
 8000ccc:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000cd0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000cd4:	4a14      	ldr	r2, [pc, #80]	@ (8000d28 <main+0x24c>)
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	f00a f802 	bl	800ace0 <sniprintf>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000ce2:	4413      	add	r3, r2
 8000ce4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4

            // Send to USB
            CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 8000ce8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4611      	mov	r1, r2
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f009 fb98 	bl	800a428 <CDC_Transmit_FS>
    LoRa_StartReceive();
 8000cf8:	e79d      	b.n	8000c36 <main+0x15a>
 8000cfa:	bf00      	nop
 8000cfc:	08000aa9 	.word	0x08000aa9
 8000d00:	0800b68c 	.word	0x0800b68c
 8000d04:	0800b6bc 	.word	0x0800b6bc
 8000d08:	0800b6d8 	.word	0x0800b6d8
 8000d0c:	0800b6f8 	.word	0x0800b6f8
 8000d10:	0800b728 	.word	0x0800b728
 8000d14:	200001d0 	.word	0x200001d0
 8000d18:	200001cc 	.word	0x200001cc
 8000d1c:	0800b670 	.word	0x0800b670
 8000d20:	200001c4 	.word	0x200001c4
 8000d24:	0800b680 	.word	0x0800b680
 8000d28:	0800b688 	.word	0x0800b688

08000d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b094      	sub	sp, #80	@ 0x50
 8000d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d32:	f107 0320 	add.w	r3, r7, #32
 8000d36:	2230      	movs	r2, #48	@ 0x30
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f00a f804 	bl	800ad48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d50:	2300      	movs	r3, #0
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	4b28      	ldr	r3, [pc, #160]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d58:	4a27      	ldr	r2, [pc, #156]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d60:	4b25      	ldr	r3, [pc, #148]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <SystemClock_Config+0xd0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a21      	ldr	r2, [pc, #132]	@ (8000dfc <SystemClock_Config+0xd0>)
 8000d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d7a:	6013      	str	r3, [r2, #0]
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <SystemClock_Config+0xd0>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d92:	2302      	movs	r3, #2
 8000d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d9c:	2308      	movs	r3, #8
 8000d9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000da0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000da4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000da6:	2302      	movs	r3, #2
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000daa:	2307      	movs	r3, #7
 8000dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dae:	f107 0320 	add.w	r3, r7, #32
 8000db2:	4618      	mov	r0, r3
 8000db4:	f003 f988 	bl	80040c8 <HAL_RCC_OscConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dbe:	f000 f81f 	bl	8000e00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc2:	230f      	movs	r3, #15
 8000dc4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dce:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000dd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	2105      	movs	r1, #5
 8000de0:	4618      	mov	r0, r3
 8000de2:	f003 fbe9 	bl	80045b8 <HAL_RCC_ClockConfig>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000dec:	f000 f808 	bl	8000e00 <Error_Handler>
  }
}
 8000df0:	bf00      	nop
 8000df2:	3750      	adds	r7, #80	@ 0x50
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	40007000 	.word	0x40007000

08000e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e04:	b672      	cpsid	i
}
 8000e06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <Error_Handler+0x8>

08000e0c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000e10:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e12:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <MX_SPI1_Init+0x68>)
 8000e14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e16:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e1e:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e36:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e44:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e56:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e58:	220a      	movs	r2, #10
 8000e5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e5c:	4804      	ldr	r0, [pc, #16]	@ (8000e70 <MX_SPI1_Init+0x64>)
 8000e5e:	f003 ff0d 	bl	8004c7c <HAL_SPI_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e68:	f7ff ffca 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	200001d4 	.word	0x200001d4
 8000e74:	40013000 	.word	0x40013000

08000e78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08a      	sub	sp, #40	@ 0x28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a19      	ldr	r2, [pc, #100]	@ (8000efc <HAL_SPI_MspInit+0x84>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d12b      	bne.n	8000ef2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea2:	4a17      	ldr	r2, [pc, #92]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000ea4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a10      	ldr	r2, [pc, #64]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_SPI_MspInit+0x88>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000ed2:	23e0      	movs	r3, #224	@ 0xe0
 8000ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ee2:	2305      	movs	r3, #5
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <HAL_SPI_MspInit+0x8c>)
 8000eee:	f001 f843 	bl	8001f78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3728      	adds	r7, #40	@ 0x28
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40013000 	.word	0x40013000
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40020000 	.word	0x40020000

08000f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	607b      	str	r3, [r7, #4]
 8000f12:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a0f      	ldr	r2, [pc, #60]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	603b      	str	r3, [r7, #0]
 8000f2e:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	4a08      	ldr	r2, [pc, #32]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <HAL_MspInit+0x4c>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f46:	2007      	movs	r0, #7
 8000f48:	f000 ff42 	bl	8001dd0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40023800 	.word	0x40023800

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <NMI_Handler+0x4>

08000f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <HardFault_Handler+0x4>

08000f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <MemManage_Handler+0x4>

08000f70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <BusFault_Handler+0x4>

08000f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <UsageFault_Handler+0x4>

08000f80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fae:	f000 fdfb 	bl	8001ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fbc:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <USART1_IRQHandler+0x10>)
 8000fbe:	f004 fefd 	bl	8005dbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000394 	.word	0x20000394

08000fcc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000fd0:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <OTG_FS_IRQHandler+0x10>)
 8000fd2:	f001 ff6b 	bl	8002eac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200018c0 	.word	0x200018c0

08000fe0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fe4:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <SystemInit+0x20>)
 8000fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fea:	4a05      	ldr	r2, [pc, #20]	@ (8001000 <SystemInit+0x20>)
 8000fec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b096      	sub	sp, #88	@ 0x58
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001018:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001022:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
 8001030:	611a      	str	r2, [r3, #16]
 8001032:	615a      	str	r2, [r3, #20]
 8001034:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2220      	movs	r2, #32
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f009 fe83 	bl	800ad48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001042:	4b55      	ldr	r3, [pc, #340]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001044:	4a55      	ldr	r2, [pc, #340]	@ (800119c <MX_TIM1_Init+0x198>)
 8001046:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001048:	4b53      	ldr	r3, [pc, #332]	@ (8001198 <MX_TIM1_Init+0x194>)
 800104a:	22a7      	movs	r2, #167	@ 0xa7
 800104c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104e:	4b52      	ldr	r3, [pc, #328]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001054:	4b50      	ldr	r3, [pc, #320]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001056:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800105a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105c:	4b4e      	ldr	r3, [pc, #312]	@ (8001198 <MX_TIM1_Init+0x194>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001062:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001064:	2200      	movs	r2, #0
 8001066:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_TIM1_Init+0x194>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800106e:	484a      	ldr	r0, [pc, #296]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001070:	f003 fe8d 	bl	8004d8e <HAL_TIM_Base_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800107a:	f7ff fec1 	bl	8000e00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001082:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001084:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001088:	4619      	mov	r1, r3
 800108a:	4843      	ldr	r0, [pc, #268]	@ (8001198 <MX_TIM1_Init+0x194>)
 800108c:	f004 f89e 	bl	80051cc <HAL_TIM_ConfigClockSource>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001096:	f7ff feb3 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800109a:	483f      	ldr	r0, [pc, #252]	@ (8001198 <MX_TIM1_Init+0x194>)
 800109c:	f003 ff1f 	bl	8004ede <HAL_TIM_PWM_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80010a6:	f7ff feab 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80010aa:	483b      	ldr	r0, [pc, #236]	@ (8001198 <MX_TIM1_Init+0x194>)
 80010ac:	f003 febe 	bl	8004e2c <HAL_TIM_OC_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80010b6:	f7ff fea3 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010c6:	4619      	mov	r1, r3
 80010c8:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_TIM1_Init+0x194>)
 80010ca:	f004 fc37 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80010d4:	f7ff fe94 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d8:	2360      	movs	r3, #96	@ 0x60
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010e4:	2300      	movs	r3, #0
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ec:	2300      	movs	r3, #0
 80010ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010f0:	2300      	movs	r3, #0
 80010f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f8:	2200      	movs	r2, #0
 80010fa:	4619      	mov	r1, r3
 80010fc:	4826      	ldr	r0, [pc, #152]	@ (8001198 <MX_TIM1_Init+0x194>)
 80010fe:	f003 ffa3 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001108:	f7ff fe7a 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800110c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001110:	2204      	movs	r2, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4820      	ldr	r0, [pc, #128]	@ (8001198 <MX_TIM1_Init+0x194>)
 8001116:	f003 ff97 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001120:	f7ff fe6e 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001128:	2208      	movs	r2, #8
 800112a:	4619      	mov	r1, r3
 800112c:	481a      	ldr	r0, [pc, #104]	@ (8001198 <MX_TIM1_Init+0x194>)
 800112e:	f003 ff8b 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001138:	f7ff fe62 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800113c:	2300      	movs	r3, #0
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001144:	220c      	movs	r2, #12
 8001146:	4619      	mov	r1, r3
 8001148:	4813      	ldr	r0, [pc, #76]	@ (8001198 <MX_TIM1_Init+0x194>)
 800114a:	f003 ff21 	bl	8004f90 <HAL_TIM_OC_ConfigChannel>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8001154:	f7ff fe54 	bl	8000e00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800116c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001170:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4807      	ldr	r0, [pc, #28]	@ (8001198 <MX_TIM1_Init+0x194>)
 800117c:	f004 fc5a 	bl	8005a34 <HAL_TIMEx_ConfigBreakDeadTime>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8001186:	f7ff fe3b 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800118a:	4803      	ldr	r0, [pc, #12]	@ (8001198 <MX_TIM1_Init+0x194>)
 800118c:	f000 fb0a 	bl	80017a4 <HAL_TIM_MspPostInit>

}
 8001190:	bf00      	nop
 8001192:	3758      	adds	r7, #88	@ 0x58
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000022c 	.word	0x2000022c
 800119c:	40010000 	.word	0x40010000

080011a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 0320 	add.w	r3, r7, #32
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
 80011cc:	615a      	str	r2, [r3, #20]
 80011ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d0:	4b3d      	ldr	r3, [pc, #244]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 80011d8:	4b3b      	ldr	r3, [pc, #236]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011da:	22a7      	movs	r2, #167	@ 0xa7
 80011dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011de:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80011e4:	4b38      	ldr	r3, [pc, #224]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011e6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ec:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f2:	4b35      	ldr	r3, [pc, #212]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f8:	4833      	ldr	r0, [pc, #204]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80011fa:	f003 fdc8 	bl	8004d8e <HAL_TIM_Base_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001204:	f7ff fdfc 	bl	8000e00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800120e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001212:	4619      	mov	r1, r3
 8001214:	482c      	ldr	r0, [pc, #176]	@ (80012c8 <MX_TIM2_Init+0x128>)
 8001216:	f003 ffd9 	bl	80051cc <HAL_TIM_ConfigClockSource>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001220:	f7ff fdee 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001224:	4828      	ldr	r0, [pc, #160]	@ (80012c8 <MX_TIM2_Init+0x128>)
 8001226:	f003 fe5a 	bl	8004ede <HAL_TIM_PWM_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001230:	f7ff fde6 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	4619      	mov	r1, r3
 8001242:	4821      	ldr	r0, [pc, #132]	@ (80012c8 <MX_TIM2_Init+0x128>)
 8001244:	f004 fb7a 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800124e:	f7ff fdd7 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001252:	2360      	movs	r3, #96	@ 0x60
 8001254:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2200      	movs	r2, #0
 8001266:	4619      	mov	r1, r3
 8001268:	4817      	ldr	r0, [pc, #92]	@ (80012c8 <MX_TIM2_Init+0x128>)
 800126a:	f003 feed 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001274:	f7ff fdc4 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	2204      	movs	r2, #4
 800127c:	4619      	mov	r1, r3
 800127e:	4812      	ldr	r0, [pc, #72]	@ (80012c8 <MX_TIM2_Init+0x128>)
 8001280:	f003 fee2 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800128a:	f7ff fdb9 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	2208      	movs	r2, #8
 8001292:	4619      	mov	r1, r3
 8001294:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_TIM2_Init+0x128>)
 8001296:	f003 fed7 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80012a0:	f7ff fdae 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	220c      	movs	r2, #12
 80012a8:	4619      	mov	r1, r3
 80012aa:	4807      	ldr	r0, [pc, #28]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80012ac:	f003 fecc 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80012b6:	f7ff fda3 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ba:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <MX_TIM2_Init+0x128>)
 80012bc:	f000 fa72 	bl	80017a4 <HAL_TIM_MspPostInit>

}
 80012c0:	bf00      	nop
 80012c2:	3738      	adds	r7, #56	@ 0x38
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000274 	.word	0x20000274

080012cc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08e      	sub	sp, #56	@ 0x38
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e0:	f107 0320 	add.w	r3, r7, #32
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
 80012f8:	615a      	str	r2, [r3, #20]
 80012fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012fc:	4b3d      	ldr	r3, [pc, #244]	@ (80013f4 <MX_TIM3_Init+0x128>)
 80012fe:	4a3e      	ldr	r2, [pc, #248]	@ (80013f8 <MX_TIM3_Init+0x12c>)
 8001300:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8001302:	4b3c      	ldr	r3, [pc, #240]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001304:	22a7      	movs	r2, #167	@ 0xa7
 8001306:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001308:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <MX_TIM3_Init+0x128>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800130e:	4b39      	ldr	r3, [pc, #228]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001310:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001314:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001316:	4b37      	ldr	r3, [pc, #220]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131c:	4b35      	ldr	r3, [pc, #212]	@ (80013f4 <MX_TIM3_Init+0x128>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001322:	4834      	ldr	r0, [pc, #208]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001324:	f003 fd33 	bl	8004d8e <HAL_TIM_Base_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800132e:	f7ff fd67 	bl	8000e00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001336:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001338:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800133c:	4619      	mov	r1, r3
 800133e:	482d      	ldr	r0, [pc, #180]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001340:	f003 ff44 	bl	80051cc <HAL_TIM_ConfigClockSource>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800134a:	f7ff fd59 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800134e:	4829      	ldr	r0, [pc, #164]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001350:	f003 fdc5 	bl	8004ede <HAL_TIM_PWM_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800135a:	f7ff fd51 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135e:	2300      	movs	r3, #0
 8001360:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	4619      	mov	r1, r3
 800136c:	4821      	ldr	r0, [pc, #132]	@ (80013f4 <MX_TIM3_Init+0x128>)
 800136e:	f004 fae5 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001378:	f7ff fd42 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800137c:	2360      	movs	r3, #96	@ 0x60
 800137e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	2200      	movs	r2, #0
 8001390:	4619      	mov	r1, r3
 8001392:	4818      	ldr	r0, [pc, #96]	@ (80013f4 <MX_TIM3_Init+0x128>)
 8001394:	f003 fe58 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800139e:	f7ff fd2f 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	2204      	movs	r2, #4
 80013a6:	4619      	mov	r1, r3
 80013a8:	4812      	ldr	r0, [pc, #72]	@ (80013f4 <MX_TIM3_Init+0x128>)
 80013aa:	f003 fe4d 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80013b4:	f7ff fd24 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2208      	movs	r2, #8
 80013bc:	4619      	mov	r1, r3
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_TIM3_Init+0x128>)
 80013c0:	f003 fe42 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80013ca:	f7ff fd19 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	220c      	movs	r2, #12
 80013d2:	4619      	mov	r1, r3
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <MX_TIM3_Init+0x128>)
 80013d6:	f003 fe37 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80013e0:	f7ff fd0e 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013e4:	4803      	ldr	r0, [pc, #12]	@ (80013f4 <MX_TIM3_Init+0x128>)
 80013e6:	f000 f9dd 	bl	80017a4 <HAL_TIM_MspPostInit>

}
 80013ea:	bf00      	nop
 80013ec:	3738      	adds	r7, #56	@ 0x38
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200002bc 	.word	0x200002bc
 80013f8:	40000400 	.word	0x40000400

080013fc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08e      	sub	sp, #56	@ 0x38
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001402:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001410:	f107 0320 	add.w	r3, r7, #32
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
 8001428:	615a      	str	r2, [r3, #20]
 800142a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800142c:	4b3d      	ldr	r3, [pc, #244]	@ (8001524 <MX_TIM4_Init+0x128>)
 800142e:	4a3e      	ldr	r2, [pc, #248]	@ (8001528 <MX_TIM4_Init+0x12c>)
 8001430:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 8001432:	4b3c      	ldr	r3, [pc, #240]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001434:	22a7      	movs	r2, #167	@ 0xa7
 8001436:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001438:	4b3a      	ldr	r3, [pc, #232]	@ (8001524 <MX_TIM4_Init+0x128>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800143e:	4b39      	ldr	r3, [pc, #228]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001440:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001444:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001446:	4b37      	ldr	r3, [pc, #220]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800144c:	4b35      	ldr	r3, [pc, #212]	@ (8001524 <MX_TIM4_Init+0x128>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001452:	4834      	ldr	r0, [pc, #208]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001454:	f003 fc9b 	bl	8004d8e <HAL_TIM_Base_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800145e:	f7ff fccf 	bl	8000e00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001462:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001468:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146c:	4619      	mov	r1, r3
 800146e:	482d      	ldr	r0, [pc, #180]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001470:	f003 feac 	bl	80051cc <HAL_TIM_ConfigClockSource>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800147a:	f7ff fcc1 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800147e:	4829      	ldr	r0, [pc, #164]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001480:	f003 fd2d 	bl	8004ede <HAL_TIM_PWM_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800148a:	f7ff fcb9 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001496:	f107 0320 	add.w	r3, r7, #32
 800149a:	4619      	mov	r1, r3
 800149c:	4821      	ldr	r0, [pc, #132]	@ (8001524 <MX_TIM4_Init+0x128>)
 800149e:	f004 fa4d 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80014a8:	f7ff fcaa 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ac:	2360      	movs	r3, #96	@ 0x60
 80014ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2200      	movs	r2, #0
 80014c0:	4619      	mov	r1, r3
 80014c2:	4818      	ldr	r0, [pc, #96]	@ (8001524 <MX_TIM4_Init+0x128>)
 80014c4:	f003 fdc0 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80014ce:	f7ff fc97 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	2204      	movs	r2, #4
 80014d6:	4619      	mov	r1, r3
 80014d8:	4812      	ldr	r0, [pc, #72]	@ (8001524 <MX_TIM4_Init+0x128>)
 80014da:	f003 fdb5 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80014e4:	f7ff fc8c 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	2208      	movs	r2, #8
 80014ec:	4619      	mov	r1, r3
 80014ee:	480d      	ldr	r0, [pc, #52]	@ (8001524 <MX_TIM4_Init+0x128>)
 80014f0:	f003 fdaa 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80014fa:	f7ff fc81 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	220c      	movs	r2, #12
 8001502:	4619      	mov	r1, r3
 8001504:	4807      	ldr	r0, [pc, #28]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001506:	f003 fd9f 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001510:	f7ff fc76 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001514:	4803      	ldr	r0, [pc, #12]	@ (8001524 <MX_TIM4_Init+0x128>)
 8001516:	f000 f945 	bl	80017a4 <HAL_TIM_MspPostInit>

}
 800151a:	bf00      	nop
 800151c:	3738      	adds	r7, #56	@ 0x38
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000304 	.word	0x20000304
 8001528:	40000800 	.word	0x40000800

0800152c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b096      	sub	sp, #88	@ 0x58
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001532:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001540:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800154a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
 8001558:	611a      	str	r2, [r3, #16]
 800155a:	615a      	str	r2, [r3, #20]
 800155c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2220      	movs	r2, #32
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f009 fbef 	bl	800ad48 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800156a:	4b50      	ldr	r3, [pc, #320]	@ (80016ac <MX_TIM8_Init+0x180>)
 800156c:	4a50      	ldr	r2, [pc, #320]	@ (80016b0 <MX_TIM8_Init+0x184>)
 800156e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001570:	4b4e      	ldr	r3, [pc, #312]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001572:	22a7      	movs	r2, #167	@ 0xa7
 8001574:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001576:	4b4d      	ldr	r3, [pc, #308]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800157c:	4b4b      	ldr	r3, [pc, #300]	@ (80016ac <MX_TIM8_Init+0x180>)
 800157e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001582:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001584:	4b49      	ldr	r3, [pc, #292]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800158a:	4b48      	ldr	r3, [pc, #288]	@ (80016ac <MX_TIM8_Init+0x180>)
 800158c:	2200      	movs	r2, #0
 800158e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b46      	ldr	r3, [pc, #280]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001596:	4845      	ldr	r0, [pc, #276]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001598:	f003 fbf9 	bl	8004d8e <HAL_TIM_Base_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80015a2:	f7ff fc2d 	bl	8000e00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80015ac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015b0:	4619      	mov	r1, r3
 80015b2:	483e      	ldr	r0, [pc, #248]	@ (80016ac <MX_TIM8_Init+0x180>)
 80015b4:	f003 fe0a 	bl	80051cc <HAL_TIM_ConfigClockSource>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80015be:	f7ff fc1f 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80015c2:	483a      	ldr	r0, [pc, #232]	@ (80016ac <MX_TIM8_Init+0x180>)
 80015c4:	f003 fc8b 	bl	8004ede <HAL_TIM_PWM_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80015ce:	f7ff fc17 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d2:	2300      	movs	r3, #0
 80015d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015de:	4619      	mov	r1, r3
 80015e0:	4832      	ldr	r0, [pc, #200]	@ (80016ac <MX_TIM8_Init+0x180>)
 80015e2:	f004 f9ab 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80015ec:	f7ff fc08 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f0:	2360      	movs	r3, #96	@ 0x60
 80015f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015fc:	2300      	movs	r3, #0
 80015fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001604:	2300      	movs	r3, #0
 8001606:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001608:	2300      	movs	r3, #0
 800160a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001610:	2200      	movs	r2, #0
 8001612:	4619      	mov	r1, r3
 8001614:	4825      	ldr	r0, [pc, #148]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001616:	f003 fd17 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001620:	f7ff fbee 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001628:	2204      	movs	r2, #4
 800162a:	4619      	mov	r1, r3
 800162c:	481f      	ldr	r0, [pc, #124]	@ (80016ac <MX_TIM8_Init+0x180>)
 800162e:	f003 fd0b 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001638:	f7ff fbe2 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800163c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001640:	2208      	movs	r2, #8
 8001642:	4619      	mov	r1, r3
 8001644:	4819      	ldr	r0, [pc, #100]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001646:	f003 fcff 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001650:	f7ff fbd6 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001658:	220c      	movs	r2, #12
 800165a:	4619      	mov	r1, r3
 800165c:	4813      	ldr	r0, [pc, #76]	@ (80016ac <MX_TIM8_Init+0x180>)
 800165e:	f003 fcf3 	bl	8005048 <HAL_TIM_PWM_ConfigChannel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001668:	f7ff fbca 	bl	8000e00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001670:	2300      	movs	r3, #0
 8001672:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001680:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001684:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	4619      	mov	r1, r3
 800168e:	4807      	ldr	r0, [pc, #28]	@ (80016ac <MX_TIM8_Init+0x180>)
 8001690:	f004 f9d0 	bl	8005a34 <HAL_TIMEx_ConfigBreakDeadTime>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 800169a:	f7ff fbb1 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800169e:	4803      	ldr	r0, [pc, #12]	@ (80016ac <MX_TIM8_Init+0x180>)
 80016a0:	f000 f880 	bl	80017a4 <HAL_TIM_MspPostInit>

}
 80016a4:	bf00      	nop
 80016a6:	3758      	adds	r7, #88	@ 0x58
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	2000034c 	.word	0x2000034c
 80016b0:	40010400 	.word	0x40010400

080016b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a33      	ldr	r2, [pc, #204]	@ (8001790 <HAL_TIM_Base_MspInit+0xdc>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10e      	bne.n	80016e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	4b32      	ldr	r3, [pc, #200]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ce:	4a31      	ldr	r2, [pc, #196]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	61fb      	str	r3, [r7, #28]
 80016e0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80016e2:	e04e      	b.n	8001782 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016ec:	d10e      	bne.n	800170c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
 80016f2:	4b28      	ldr	r3, [pc, #160]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	4a27      	ldr	r2, [pc, #156]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fe:	4b25      	ldr	r3, [pc, #148]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	61bb      	str	r3, [r7, #24]
 8001708:	69bb      	ldr	r3, [r7, #24]
}
 800170a:	e03a      	b.n	8001782 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a21      	ldr	r2, [pc, #132]	@ (8001798 <HAL_TIM_Base_MspInit+0xe4>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d10e      	bne.n	8001734 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	4b1e      	ldr	r3, [pc, #120]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	4a1d      	ldr	r2, [pc, #116]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001720:	f043 0302 	orr.w	r3, r3, #2
 8001724:	6413      	str	r3, [r2, #64]	@ 0x40
 8001726:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697b      	ldr	r3, [r7, #20]
}
 8001732:	e026      	b.n	8001782 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a18      	ldr	r2, [pc, #96]	@ (800179c <HAL_TIM_Base_MspInit+0xe8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d10e      	bne.n	800175c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a13      	ldr	r2, [pc, #76]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
}
 800175a:	e012      	b.n	8001782 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a0f      	ldr	r2, [pc, #60]	@ (80017a0 <HAL_TIM_Base_MspInit+0xec>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d10d      	bne.n	8001782 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	4a09      	ldr	r2, [pc, #36]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	6453      	str	r3, [r2, #68]	@ 0x44
 8001776:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <HAL_TIM_Base_MspInit+0xe0>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
}
 8001782:	bf00      	nop
 8001784:	3724      	adds	r7, #36	@ 0x24
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40010000 	.word	0x40010000
 8001794:	40023800 	.word	0x40023800
 8001798:	40000400 	.word	0x40000400
 800179c:	40000800 	.word	0x40000800
 80017a0:	40010400 	.word	0x40010400

080017a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08c      	sub	sp, #48	@ 0x30
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 031c 	add.w	r3, r7, #28
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a74      	ldr	r2, [pc, #464]	@ (8001994 <HAL_TIM_MspPostInit+0x1f0>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d130      	bne.n	8001828 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
 80017ca:	4b73      	ldr	r3, [pc, #460]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a72      	ldr	r2, [pc, #456]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80017d0:	f043 0310 	orr.w	r3, r3, #16
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b70      	ldr	r3, [pc, #448]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0310 	and.w	r3, r3, #16
 80017de:	61bb      	str	r3, [r7, #24]
 80017e0:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017f4:	2301      	movs	r3, #1
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	4619      	mov	r1, r3
 80017fe:	4867      	ldr	r0, [pc, #412]	@ (800199c <HAL_TIM_MspPostInit+0x1f8>)
 8001800:	f000 fbba 	bl	8001f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001804:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001816:	2301      	movs	r3, #1
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800181a:	f107 031c 	add.w	r3, r7, #28
 800181e:	4619      	mov	r1, r3
 8001820:	485e      	ldr	r0, [pc, #376]	@ (800199c <HAL_TIM_MspPostInit+0x1f8>)
 8001822:	f000 fba9 	bl	8001f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001826:	e0b0      	b.n	800198a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001830:	d12e      	bne.n	8001890 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	4b58      	ldr	r3, [pc, #352]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a57      	ldr	r2, [pc, #348]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b55      	ldr	r3, [pc, #340]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800184e:	230d      	movs	r3, #13
 8001850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	2302      	movs	r3, #2
 8001854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185a:	2300      	movs	r3, #0
 800185c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800185e:	2301      	movs	r3, #1
 8001860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	4619      	mov	r1, r3
 8001868:	484d      	ldr	r0, [pc, #308]	@ (80019a0 <HAL_TIM_MspPostInit+0x1fc>)
 800186a:	f000 fb85 	bl	8001f78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800186e:	2302      	movs	r3, #2
 8001870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001872:	2302      	movs	r3, #2
 8001874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800187e:	2301      	movs	r3, #1
 8001880:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	4845      	ldr	r0, [pc, #276]	@ (80019a0 <HAL_TIM_MspPostInit+0x1fc>)
 800188a:	f000 fb75 	bl	8001f78 <HAL_GPIO_Init>
}
 800188e:	e07c      	b.n	800198a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM3)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a43      	ldr	r2, [pc, #268]	@ (80019a4 <HAL_TIM_MspPostInit+0x200>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d12e      	bne.n	80018f8 <HAL_TIM_MspPostInit+0x154>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	4b3e      	ldr	r3, [pc, #248]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	4a3d      	ldr	r2, [pc, #244]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ba:	2302      	movs	r3, #2
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c2:	2302      	movs	r3, #2
 80018c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018c6:	2302      	movs	r3, #2
 80018c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f107 031c 	add.w	r3, r7, #28
 80018ce:	4619      	mov	r1, r3
 80018d0:	4835      	ldr	r0, [pc, #212]	@ (80019a8 <HAL_TIM_MspPostInit+0x204>)
 80018d2:	f000 fb51 	bl	8001f78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80018d6:	2332      	movs	r3, #50	@ 0x32
 80018d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018e6:	2302      	movs	r3, #2
 80018e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	482d      	ldr	r0, [pc, #180]	@ (80019a8 <HAL_TIM_MspPostInit+0x204>)
 80018f2:	f000 fb41 	bl	8001f78 <HAL_GPIO_Init>
}
 80018f6:	e048      	b.n	800198a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM4)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a2b      	ldr	r2, [pc, #172]	@ (80019ac <HAL_TIM_MspPostInit+0x208>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d11f      	bne.n	8001942 <HAL_TIM_MspPostInit+0x19e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b24      	ldr	r3, [pc, #144]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a23      	ldr	r2, [pc, #140]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 800190c:	f043 0308 	orr.w	r3, r3, #8
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800191e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2300      	movs	r3, #0
 800192e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001930:	2302      	movs	r3, #2
 8001932:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	481d      	ldr	r0, [pc, #116]	@ (80019b0 <HAL_TIM_MspPostInit+0x20c>)
 800193c:	f000 fb1c 	bl	8001f78 <HAL_GPIO_Init>
}
 8001940:	e023      	b.n	800198a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM8)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a1b      	ldr	r2, [pc, #108]	@ (80019b4 <HAL_TIM_MspPostInit+0x210>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d11e      	bne.n	800198a <HAL_TIM_MspPostInit+0x1e6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800194c:	2300      	movs	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001954:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 8001956:	f043 0304 	orr.w	r3, r3, #4
 800195a:	6313      	str	r3, [r2, #48]	@ 0x30
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_TIM_MspPostInit+0x1f4>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001960:	f003 0304 	and.w	r3, r3, #4
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001968:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800196c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800197a:	2303      	movs	r3, #3
 800197c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197e:	f107 031c 	add.w	r3, r7, #28
 8001982:	4619      	mov	r1, r3
 8001984:	480c      	ldr	r0, [pc, #48]	@ (80019b8 <HAL_TIM_MspPostInit+0x214>)
 8001986:	f000 faf7 	bl	8001f78 <HAL_GPIO_Init>
}
 800198a:	bf00      	nop
 800198c:	3730      	adds	r7, #48	@ 0x30
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40010000 	.word	0x40010000
 8001998:	40023800 	.word	0x40023800
 800199c:	40021000 	.word	0x40021000
 80019a0:	40020000 	.word	0x40020000
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40000800 	.word	0x40000800
 80019b0:	40020c00 	.word	0x40020c00
 80019b4:	40010400 	.word	0x40010400
 80019b8:	40020800 	.word	0x40020800

080019bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019c2:	4a12      	ldr	r2, [pc, #72]	@ (8001a0c <MX_USART1_UART_Init+0x50>)
 80019c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80019cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019da:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019e0:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019e2:	220c      	movs	r2, #12
 80019e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019e6:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ec:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019f2:	4805      	ldr	r0, [pc, #20]	@ (8001a08 <MX_USART1_UART_Init+0x4c>)
 80019f4:	f004 f870 	bl	8005ad8 <HAL_UART_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019fe:	f7ff f9ff 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000394 	.word	0x20000394
 8001a0c:	40011000 	.word	0x40011000

08001a10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa4 <HAL_UART_MspInit+0x94>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d133      	bne.n	8001a9a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a3c:	f043 0310 	orr.w	r3, r3, #16
 8001a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a42:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	f003 0310 	and.w	r3, r3, #16
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a58:	f043 0302 	orr.w	r3, r3, #2
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <HAL_UART_MspInit+0x98>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a6a:	23c0      	movs	r3, #192	@ 0xc0
 8001a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a76:	2303      	movs	r3, #3
 8001a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a7a:	2307      	movs	r3, #7
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	4809      	ldr	r0, [pc, #36]	@ (8001aac <HAL_UART_MspInit+0x9c>)
 8001a86:	f000 fa77 	bl	8001f78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2025      	movs	r0, #37	@ 0x25
 8001a90:	f000 f9a9 	bl	8001de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a94:	2025      	movs	r0, #37	@ 0x25
 8001a96:	f000 f9c2 	bl	8001e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	3728      	adds	r7, #40	@ 0x28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40011000 	.word	0x40011000
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40020400 	.word	0x40020400

08001ab0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ab0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ae8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ab4:	f7ff fa94 	bl	8000fe0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ab8:	480c      	ldr	r0, [pc, #48]	@ (8001aec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aba:	490d      	ldr	r1, [pc, #52]	@ (8001af0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac0:	e002      	b.n	8001ac8 <LoopCopyDataInit>

08001ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac6:	3304      	adds	r3, #4

08001ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001acc:	d3f9      	bcc.n	8001ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ace:	4a0a      	ldr	r2, [pc, #40]	@ (8001af8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8001afc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad4:	e001      	b.n	8001ada <LoopFillZerobss>

08001ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad8:	3204      	adds	r2, #4

08001ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001adc:	d3fb      	bcc.n	8001ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ade:	f009 f93b 	bl	800ad58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ae2:	f7fe fffb 	bl	8000adc <main>
  bx  lr    
 8001ae6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ae8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af0:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001af4:	0800b7ec 	.word	0x0800b7ec
  ldr r2, =_sbss
 8001af8:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001afc:	20002110 	.word	0x20002110

08001b00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b00:	e7fe      	b.n	8001b00 <ADC_IRQHandler>
	...

08001b04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b08:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <HAL_Init+0x40>)
 8001b0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_Init+0x40>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <HAL_Init+0x40>)
 8001b1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <HAL_Init+0x40>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a07      	ldr	r2, [pc, #28]	@ (8001b44 <HAL_Init+0x40>)
 8001b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	f000 f94f 	bl	8001dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f000 f808 	bl	8001b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b38:	f7ff f9e6 	bl	8000f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023c00 	.word	0x40023c00

08001b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x54>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_InitTick+0x58>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 f967 	bl	8001e3a <HAL_SYSTICK_Config>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00e      	b.n	8001b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b0f      	cmp	r3, #15
 8001b7a:	d80a      	bhi.n	8001b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b84:	f000 f92f 	bl	8001de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b88:	4a06      	ldr	r2, [pc, #24]	@ (8001ba4 <HAL_InitTick+0x5c>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	20000004 	.word	0x20000004

08001ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <HAL_IncTick+0x24>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a04      	ldr	r2, [pc, #16]	@ (8001bcc <HAL_IncTick+0x24>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	20000008 	.word	0x20000008
 8001bcc:	200003dc 	.word	0x200003dc

08001bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd4:	4b03      	ldr	r3, [pc, #12]	@ (8001be4 <HAL_GetTick+0x14>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	200003dc 	.word	0x200003dc

08001be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bf0:	f7ff ffee 	bl	8001bd0 <HAL_GetTick>
 8001bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c00:	d005      	beq.n	8001c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <HAL_Delay+0x44>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c0e:	bf00      	nop
 8001c10:	f7ff ffde 	bl	8001bd0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d8f7      	bhi.n	8001c10 <HAL_Delay+0x28>
  {
  }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000008 	.word	0x20000008

08001c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c40:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <__NVIC_SetPriorityGrouping+0x44>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c62:	4a04      	ldr	r2, [pc, #16]	@ (8001c74 <__NVIC_SetPriorityGrouping+0x44>)
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	60d3      	str	r3, [r2, #12]
}
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c7c:	4b04      	ldr	r3, [pc, #16]	@ (8001c90 <__NVIC_GetPriorityGrouping+0x18>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	0a1b      	lsrs	r3, r3, #8
 8001c82:	f003 0307 	and.w	r3, r3, #7
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	db0b      	blt.n	8001cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	f003 021f 	and.w	r2, r3, #31
 8001cac:	4907      	ldr	r1, [pc, #28]	@ (8001ccc <__NVIC_EnableIRQ+0x38>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	095b      	lsrs	r3, r3, #5
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000e100 	.word	0xe000e100

08001cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	6039      	str	r1, [r7, #0]
 8001cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	db0a      	blt.n	8001cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	490c      	ldr	r1, [pc, #48]	@ (8001d1c <__NVIC_SetPriority+0x4c>)
 8001cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cee:	0112      	lsls	r2, r2, #4
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf8:	e00a      	b.n	8001d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	4908      	ldr	r1, [pc, #32]	@ (8001d20 <__NVIC_SetPriority+0x50>)
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	f003 030f 	and.w	r3, r3, #15
 8001d06:	3b04      	subs	r3, #4
 8001d08:	0112      	lsls	r2, r2, #4
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	761a      	strb	r2, [r3, #24]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	e000e100 	.word	0xe000e100
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b089      	sub	sp, #36	@ 0x24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f1c3 0307 	rsb	r3, r3, #7
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	bf28      	it	cs
 8001d42:	2304      	movcs	r3, #4
 8001d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	2b06      	cmp	r3, #6
 8001d4c:	d902      	bls.n	8001d54 <NVIC_EncodePriority+0x30>
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3b03      	subs	r3, #3
 8001d52:	e000      	b.n	8001d56 <NVIC_EncodePriority+0x32>
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43da      	mvns	r2, r3
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	401a      	ands	r2, r3
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	fa01 f303 	lsl.w	r3, r1, r3
 8001d76:	43d9      	mvns	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d7c:	4313      	orrs	r3, r2
         );
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3724      	adds	r7, #36	@ 0x24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
	...

08001d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d9c:	d301      	bcc.n	8001da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00f      	b.n	8001dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001da2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <SysTick_Config+0x40>)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001daa:	210f      	movs	r1, #15
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001db0:	f7ff ff8e 	bl	8001cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001db4:	4b05      	ldr	r3, [pc, #20]	@ (8001dcc <SysTick_Config+0x40>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dba:	4b04      	ldr	r3, [pc, #16]	@ (8001dcc <SysTick_Config+0x40>)
 8001dbc:	2207      	movs	r2, #7
 8001dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	e000e010 	.word	0xe000e010

08001dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f7ff ff29 	bl	8001c30 <__NVIC_SetPriorityGrouping>
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b086      	sub	sp, #24
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	4603      	mov	r3, r0
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
 8001df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001df8:	f7ff ff3e 	bl	8001c78 <__NVIC_GetPriorityGrouping>
 8001dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	68b9      	ldr	r1, [r7, #8]
 8001e02:	6978      	ldr	r0, [r7, #20]
 8001e04:	f7ff ff8e 	bl	8001d24 <NVIC_EncodePriority>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff ff5d 	bl	8001cd0 <__NVIC_SetPriority>
}
 8001e16:	bf00      	nop
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff ff31 	bl	8001c94 <__NVIC_EnableIRQ>
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff ffa2 	bl	8001d8c <SysTick_Config>
 8001e48:	4603      	mov	r3, r0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e60:	f7ff feb6 	bl	8001bd0 <HAL_GetTick>
 8001e64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d008      	beq.n	8001e84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2280      	movs	r2, #128	@ 0x80
 8001e76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e052      	b.n	8001f2a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0216 	bic.w	r2, r2, #22
 8001e92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	695a      	ldr	r2, [r3, #20]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ea2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d103      	bne.n	8001eb4 <HAL_DMA_Abort+0x62>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0208 	bic.w	r2, r2, #8
 8001ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 0201 	bic.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ed4:	e013      	b.n	8001efe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ed6:	f7ff fe7b 	bl	8001bd0 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b05      	cmp	r3, #5
 8001ee2:	d90c      	bls.n	8001efe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2203      	movs	r2, #3
 8001eee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e015      	b.n	8001f2a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1e4      	bne.n	8001ed6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f10:	223f      	movs	r2, #63	@ 0x3f
 8001f12:	409a      	lsls	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d004      	beq.n	8001f50 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2280      	movs	r2, #128	@ 0x80
 8001f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e00c      	b.n	8001f6a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2205      	movs	r2, #5
 8001f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 0201 	bic.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b089      	sub	sp, #36	@ 0x24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	e16b      	b.n	800226c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f94:	2201      	movs	r2, #1
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	f040 815a 	bne.w	8002266 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d005      	beq.n	8001fca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d130      	bne.n	800202c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002000:	2201      	movs	r2, #1
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4013      	ands	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	f003 0201 	and.w	r2, r3, #1
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b03      	cmp	r3, #3
 8002036:	d017      	beq.n	8002068 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	2203      	movs	r2, #3
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d123      	bne.n	80020bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	08da      	lsrs	r2, r3, #3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3208      	adds	r2, #8
 800207c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002080:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	220f      	movs	r2, #15
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	691a      	ldr	r2, [r3, #16]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	08da      	lsrs	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3208      	adds	r2, #8
 80020b6:	69b9      	ldr	r1, [r7, #24]
 80020b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	2203      	movs	r2, #3
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0203 	and.w	r2, r3, #3
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 80b4 	beq.w	8002266 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b60      	ldr	r3, [pc, #384]	@ (8002284 <HAL_GPIO_Init+0x30c>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	4a5f      	ldr	r2, [pc, #380]	@ (8002284 <HAL_GPIO_Init+0x30c>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210c:	6453      	str	r3, [r2, #68]	@ 0x44
 800210e:	4b5d      	ldr	r3, [pc, #372]	@ (8002284 <HAL_GPIO_Init+0x30c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800211a:	4a5b      	ldr	r2, [pc, #364]	@ (8002288 <HAL_GPIO_Init+0x310>)
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	3302      	adds	r3, #2
 8002122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	220f      	movs	r2, #15
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a52      	ldr	r2, [pc, #328]	@ (800228c <HAL_GPIO_Init+0x314>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d02b      	beq.n	800219e <HAL_GPIO_Init+0x226>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a51      	ldr	r2, [pc, #324]	@ (8002290 <HAL_GPIO_Init+0x318>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d025      	beq.n	800219a <HAL_GPIO_Init+0x222>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a50      	ldr	r2, [pc, #320]	@ (8002294 <HAL_GPIO_Init+0x31c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01f      	beq.n	8002196 <HAL_GPIO_Init+0x21e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a4f      	ldr	r2, [pc, #316]	@ (8002298 <HAL_GPIO_Init+0x320>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d019      	beq.n	8002192 <HAL_GPIO_Init+0x21a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a4e      	ldr	r2, [pc, #312]	@ (800229c <HAL_GPIO_Init+0x324>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d013      	beq.n	800218e <HAL_GPIO_Init+0x216>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a4d      	ldr	r2, [pc, #308]	@ (80022a0 <HAL_GPIO_Init+0x328>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00d      	beq.n	800218a <HAL_GPIO_Init+0x212>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a4c      	ldr	r2, [pc, #304]	@ (80022a4 <HAL_GPIO_Init+0x32c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d007      	beq.n	8002186 <HAL_GPIO_Init+0x20e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a4b      	ldr	r2, [pc, #300]	@ (80022a8 <HAL_GPIO_Init+0x330>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d101      	bne.n	8002182 <HAL_GPIO_Init+0x20a>
 800217e:	2307      	movs	r3, #7
 8002180:	e00e      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002182:	2308      	movs	r3, #8
 8002184:	e00c      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002186:	2306      	movs	r3, #6
 8002188:	e00a      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800218a:	2305      	movs	r3, #5
 800218c:	e008      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800218e:	2304      	movs	r3, #4
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002192:	2303      	movs	r3, #3
 8002194:	e004      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002196:	2302      	movs	r3, #2
 8002198:	e002      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800219e:	2300      	movs	r3, #0
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	0092      	lsls	r2, r2, #2
 80021a8:	4093      	lsls	r3, r2
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021b0:	4935      	ldr	r1, [pc, #212]	@ (8002288 <HAL_GPIO_Init+0x310>)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021be:	4b3b      	ldr	r3, [pc, #236]	@ (80022ac <HAL_GPIO_Init+0x334>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021e2:	4a32      	ldr	r2, [pc, #200]	@ (80022ac <HAL_GPIO_Init+0x334>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e8:	4b30      	ldr	r3, [pc, #192]	@ (80022ac <HAL_GPIO_Init+0x334>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800220c:	4a27      	ldr	r2, [pc, #156]	@ (80022ac <HAL_GPIO_Init+0x334>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002212:	4b26      	ldr	r3, [pc, #152]	@ (80022ac <HAL_GPIO_Init+0x334>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002236:	4a1d      	ldr	r2, [pc, #116]	@ (80022ac <HAL_GPIO_Init+0x334>)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800223c:	4b1b      	ldr	r3, [pc, #108]	@ (80022ac <HAL_GPIO_Init+0x334>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002260:	4a12      	ldr	r2, [pc, #72]	@ (80022ac <HAL_GPIO_Init+0x334>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3301      	adds	r3, #1
 800226a:	61fb      	str	r3, [r7, #28]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	2b0f      	cmp	r3, #15
 8002270:	f67f ae90 	bls.w	8001f94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	3724      	adds	r7, #36	@ 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40013800 	.word	0x40013800
 800228c:	40020000 	.word	0x40020000
 8002290:	40020400 	.word	0x40020400
 8002294:	40020800 	.word	0x40020800
 8002298:	40020c00 	.word	0x40020c00
 800229c:	40021000 	.word	0x40021000
 80022a0:	40021400 	.word	0x40021400
 80022a4:	40021800 	.word	0x40021800
 80022a8:	40021c00 	.word	0x40021c00
 80022ac:	40013c00 	.word	0x40013c00

080022b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
 80022bc:	4613      	mov	r3, r2
 80022be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022c0:	787b      	ldrb	r3, [r7, #1]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022c6:	887a      	ldrh	r2, [r7, #2]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022cc:	e003      	b.n	80022d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022ce:	887b      	ldrh	r3, [r7, #2]
 80022d0:	041a      	lsls	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	619a      	str	r2, [r3, #24]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e128      	b.n	8002548 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a90      	ldr	r2, [pc, #576]	@ (8002550 <HAL_I2S_Init+0x26c>)
 800230e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7fe fa5d 	bl	80007d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2202      	movs	r2, #2
 800231a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800232c:	f023 030f 	bic.w	r3, r3, #15
 8002330:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2202      	movs	r2, #2
 8002338:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d060      	beq.n	8002404 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d102      	bne.n	8002350 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800234a:	2310      	movs	r3, #16
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e001      	b.n	8002354 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002350:	2320      	movs	r3, #32
 8002352:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b20      	cmp	r3, #32
 800235a:	d802      	bhi.n	8002362 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002362:	2001      	movs	r0, #1
 8002364:	f002 fc2a 	bl	8004bbc <HAL_RCCEx_GetPeriphCLKFreq>
 8002368:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002372:	d125      	bne.n	80023c0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d010      	beq.n	800239e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	fbb2 f2f3 	udiv	r2, r2, r3
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	461a      	mov	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	3305      	adds	r3, #5
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	e01f      	b.n	80023de <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	461a      	mov	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ba:	3305      	adds	r3, #5
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	e00e      	b.n	80023de <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	461a      	mov	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023da:	3305      	adds	r3, #5
 80023dc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4a5c      	ldr	r2, [pc, #368]	@ (8002554 <HAL_I2S_Init+0x270>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	08db      	lsrs	r3, r3, #3
 80023e8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	085b      	lsrs	r3, r3, #1
 80023fa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	021b      	lsls	r3, r3, #8
 8002400:	61bb      	str	r3, [r7, #24]
 8002402:	e003      	b.n	800240c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002404:	2302      	movs	r3, #2
 8002406:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d902      	bls.n	8002418 <HAL_I2S_Init+0x134>
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	2bff      	cmp	r3, #255	@ 0xff
 8002416:	d907      	bls.n	8002428 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241c:	f043 0210 	orr.w	r2, r3, #16
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e08f      	b.n	8002548 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691a      	ldr	r2, [r3, #16]
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	ea42 0103 	orr.w	r1, r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	69fa      	ldr	r2, [r7, #28]
 8002438:	430a      	orrs	r2, r1
 800243a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002446:	f023 030f 	bic.w	r3, r3, #15
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	6851      	ldr	r1, [r2, #4]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6892      	ldr	r2, [r2, #8]
 8002452:	4311      	orrs	r1, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	68d2      	ldr	r2, [r2, #12]
 8002458:	4311      	orrs	r1, r2
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	6992      	ldr	r2, [r2, #24]
 800245e:	430a      	orrs	r2, r1
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800246a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d161      	bne.n	8002538 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a38      	ldr	r2, [pc, #224]	@ (8002558 <HAL_I2S_Init+0x274>)
 8002478:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a37      	ldr	r2, [pc, #220]	@ (800255c <HAL_I2S_Init+0x278>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d101      	bne.n	8002488 <HAL_I2S_Init+0x1a4>
 8002484:	4b36      	ldr	r3, [pc, #216]	@ (8002560 <HAL_I2S_Init+0x27c>)
 8002486:	e001      	b.n	800248c <HAL_I2S_Init+0x1a8>
 8002488:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	4932      	ldr	r1, [pc, #200]	@ (800255c <HAL_I2S_Init+0x278>)
 8002494:	428a      	cmp	r2, r1
 8002496:	d101      	bne.n	800249c <HAL_I2S_Init+0x1b8>
 8002498:	4a31      	ldr	r2, [pc, #196]	@ (8002560 <HAL_I2S_Init+0x27c>)
 800249a:	e001      	b.n	80024a0 <HAL_I2S_Init+0x1bc>
 800249c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80024a0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80024a4:	f023 030f 	bic.w	r3, r3, #15
 80024a8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a2b      	ldr	r2, [pc, #172]	@ (800255c <HAL_I2S_Init+0x278>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d101      	bne.n	80024b8 <HAL_I2S_Init+0x1d4>
 80024b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002560 <HAL_I2S_Init+0x27c>)
 80024b6:	e001      	b.n	80024bc <HAL_I2S_Init+0x1d8>
 80024b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024bc:	2202      	movs	r2, #2
 80024be:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a25      	ldr	r2, [pc, #148]	@ (800255c <HAL_I2S_Init+0x278>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d101      	bne.n	80024ce <HAL_I2S_Init+0x1ea>
 80024ca:	4b25      	ldr	r3, [pc, #148]	@ (8002560 <HAL_I2S_Init+0x27c>)
 80024cc:	e001      	b.n	80024d2 <HAL_I2S_Init+0x1ee>
 80024ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024de:	d003      	beq.n	80024e8 <HAL_I2S_Init+0x204>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d103      	bne.n	80024f0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80024e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	e001      	b.n	80024f4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80024fe:	4313      	orrs	r3, r2
 8002500:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002508:	4313      	orrs	r3, r2
 800250a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002512:	4313      	orrs	r3, r2
 8002514:	b29a      	uxth	r2, r3
 8002516:	897b      	ldrh	r3, [r7, #10]
 8002518:	4313      	orrs	r3, r2
 800251a:	b29b      	uxth	r3, r3
 800251c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002520:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a0d      	ldr	r2, [pc, #52]	@ (800255c <HAL_I2S_Init+0x278>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d101      	bne.n	8002530 <HAL_I2S_Init+0x24c>
 800252c:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <HAL_I2S_Init+0x27c>)
 800252e:	e001      	b.n	8002534 <HAL_I2S_Init+0x250>
 8002530:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002534:	897a      	ldrh	r2, [r7, #10]
 8002536:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3720      	adds	r7, #32
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	0800265b 	.word	0x0800265b
 8002554:	cccccccd 	.word	0xcccccccd
 8002558:	08002771 	.word	0x08002771
 800255c:	40003800 	.word	0x40003800
 8002560:	40003400 	.word	0x40003400

08002564 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ac:	881a      	ldrh	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b8:	1c9a      	adds	r2, r3, #2
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	3b01      	subs	r3, #1
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10e      	bne.n	80025f4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80025e4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff ffb8 	bl	8002564 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260e:	b292      	uxth	r2, r2
 8002610:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002616:	1c9a      	adds	r2, r3, #2
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002620:	b29b      	uxth	r3, r3
 8002622:	3b01      	subs	r3, #1
 8002624:	b29a      	uxth	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800262e:	b29b      	uxth	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10e      	bne.n	8002652 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002642:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f7ff ff93 	bl	8002578 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b086      	sub	sp, #24
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b04      	cmp	r3, #4
 8002674:	d13a      	bne.n	80026ec <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	d109      	bne.n	8002694 <I2S_IRQHandler+0x3a>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800268a:	2b40      	cmp	r3, #64	@ 0x40
 800268c:	d102      	bne.n	8002694 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff ffb4 	bl	80025fc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800269a:	2b40      	cmp	r3, #64	@ 0x40
 800269c:	d126      	bne.n	80026ec <I2S_IRQHandler+0x92>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 0320 	and.w	r3, r3, #32
 80026a8:	2b20      	cmp	r3, #32
 80026aa:	d11f      	bne.n	80026ec <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80026ba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80026bc:	2300      	movs	r3, #0
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f043 0202 	orr.w	r2, r3, #2
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ff50 	bl	800258c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	2b03      	cmp	r3, #3
 80026f6:	d136      	bne.n	8002766 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d109      	bne.n	8002716 <I2S_IRQHandler+0xbc>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270c:	2b80      	cmp	r3, #128	@ 0x80
 800270e:	d102      	bne.n	8002716 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff45 	bl	80025a0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	2b08      	cmp	r3, #8
 800271e:	d122      	bne.n	8002766 <I2S_IRQHandler+0x10c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b20      	cmp	r3, #32
 800272c:	d11b      	bne.n	8002766 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800273c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002758:	f043 0204 	orr.w	r2, r3, #4
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff13 	bl	800258c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002766:	bf00      	nop
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a92      	ldr	r2, [pc, #584]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d101      	bne.n	800278e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800278a:	4b92      	ldr	r3, [pc, #584]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800278c:	e001      	b.n	8002792 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800278e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a8b      	ldr	r2, [pc, #556]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d101      	bne.n	80027ac <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80027a8:	4b8a      	ldr	r3, [pc, #552]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027aa:	e001      	b.n	80027b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80027ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027bc:	d004      	beq.n	80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 8099 	bne.w	80028fa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d107      	bne.n	80027e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f925 	bl	8002a2c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d107      	bne.n	80027fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f9c8 	bl	8002b8c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002802:	2b40      	cmp	r3, #64	@ 0x40
 8002804:	d13a      	bne.n	800287c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	d035      	beq.n	800287c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a6e      	ldr	r2, [pc, #440]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d101      	bne.n	800281e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800281a:	4b6e      	ldr	r3, [pc, #440]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800281c:	e001      	b.n	8002822 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800281e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4969      	ldr	r1, [pc, #420]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800282a:	428b      	cmp	r3, r1
 800282c:	d101      	bne.n	8002832 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800282e:	4b69      	ldr	r3, [pc, #420]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002830:	e001      	b.n	8002836 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002832:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002836:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800283a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800284a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800284c:	2300      	movs	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f043 0202 	orr.w	r2, r3, #2
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff fe88 	bl	800258c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b08      	cmp	r3, #8
 8002884:	f040 80c3 	bne.w	8002a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	f003 0320 	and.w	r3, r3, #32
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 80bd 	beq.w	8002a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80028a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a49      	ldr	r2, [pc, #292]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d101      	bne.n	80028b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80028ae:	4b49      	ldr	r3, [pc, #292]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80028b0:	e001      	b.n	80028b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80028b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4944      	ldr	r1, [pc, #272]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80028be:	428b      	cmp	r3, r1
 80028c0:	d101      	bne.n	80028c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80028c2:	4b44      	ldr	r3, [pc, #272]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80028c4:	e001      	b.n	80028ca <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80028c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028ce:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80028d0:	2300      	movs	r3, #0
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ea:	f043 0204 	orr.w	r2, r3, #4
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7ff fe4a 	bl	800258c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80028f8:	e089      	b.n	8002a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b02      	cmp	r3, #2
 8002902:	d107      	bne.n	8002914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800290a:	2b00      	cmp	r3, #0
 800290c:	d002      	beq.n	8002914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8be 	bl	8002a90 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b01      	cmp	r3, #1
 800291c:	d107      	bne.n	800292e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 f8fd 	bl	8002b28 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002934:	2b40      	cmp	r3, #64	@ 0x40
 8002936:	d12f      	bne.n	8002998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f003 0320 	and.w	r3, r3, #32
 800293e:	2b00      	cmp	r3, #0
 8002940:	d02a      	beq.n	8002998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002950:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a1e      	ldr	r2, [pc, #120]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d101      	bne.n	8002960 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800295c:	4b1d      	ldr	r3, [pc, #116]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800295e:	e001      	b.n	8002964 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002960:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4919      	ldr	r1, [pc, #100]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800296c:	428b      	cmp	r3, r1
 800296e:	d101      	bne.n	8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002970:	4b18      	ldr	r3, [pc, #96]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002972:	e001      	b.n	8002978 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002974:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002978:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800297c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298a:	f043 0202 	orr.w	r2, r3, #2
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff fdfa 	bl	800258c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d136      	bne.n	8002a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	f003 0320 	and.w	r3, r3, #32
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d031      	beq.n	8002a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a07      	ldr	r2, [pc, #28]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d101      	bne.n	80029ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80029b6:	4b07      	ldr	r3, [pc, #28]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029b8:	e001      	b.n	80029be <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80029ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4902      	ldr	r1, [pc, #8]	@ (80029d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029c6:	428b      	cmp	r3, r1
 80029c8:	d106      	bne.n	80029d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80029ca:	4b02      	ldr	r3, [pc, #8]	@ (80029d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029cc:	e006      	b.n	80029dc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80029ce:	bf00      	nop
 80029d0:	40003800 	.word	0x40003800
 80029d4:	40003400 	.word	0x40003400
 80029d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029dc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80029e0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fe:	f043 0204 	orr.w	r2, r3, #4
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff fdc0 	bl	800258c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a0c:	e000      	b.n	8002a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002a0e:	bf00      	nop
}
 8002a10:	bf00      	nop
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	1c99      	adds	r1, r3, #2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6251      	str	r1, [r2, #36]	@ 0x24
 8002a3e:	881a      	ldrh	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d113      	bne.n	8002a86 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d106      	bne.n	8002a86 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff ffc9 	bl	8002a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9c:	1c99      	adds	r1, r3, #2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6251      	str	r1, [r2, #36]	@ 0x24
 8002aa2:	8819      	ldrh	r1, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b20 <I2SEx_TxISR_I2SExt+0x90>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d101      	bne.n	8002ab2 <I2SEx_TxISR_I2SExt+0x22>
 8002aae:	4b1d      	ldr	r3, [pc, #116]	@ (8002b24 <I2SEx_TxISR_I2SExt+0x94>)
 8002ab0:	e001      	b.n	8002ab6 <I2SEx_TxISR_I2SExt+0x26>
 8002ab2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ab6:	460a      	mov	r2, r1
 8002ab8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d121      	bne.n	8002b16 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a12      	ldr	r2, [pc, #72]	@ (8002b20 <I2SEx_TxISR_I2SExt+0x90>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d101      	bne.n	8002ae0 <I2SEx_TxISR_I2SExt+0x50>
 8002adc:	4b11      	ldr	r3, [pc, #68]	@ (8002b24 <I2SEx_TxISR_I2SExt+0x94>)
 8002ade:	e001      	b.n	8002ae4 <I2SEx_TxISR_I2SExt+0x54>
 8002ae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	490d      	ldr	r1, [pc, #52]	@ (8002b20 <I2SEx_TxISR_I2SExt+0x90>)
 8002aec:	428b      	cmp	r3, r1
 8002aee:	d101      	bne.n	8002af4 <I2SEx_TxISR_I2SExt+0x64>
 8002af0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <I2SEx_TxISR_I2SExt+0x94>)
 8002af2:	e001      	b.n	8002af8 <I2SEx_TxISR_I2SExt+0x68>
 8002af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002af8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002afc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d106      	bne.n	8002b16 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff ff81 	bl	8002a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40003800 	.word	0x40003800
 8002b24:	40003400 	.word	0x40003400

08002b28 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68d8      	ldr	r0, [r3, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3a:	1c99      	adds	r1, r3, #2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002b40:	b282      	uxth	r2, r0
 8002b42:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d113      	bne.n	8002b84 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b6a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ff4a 	bl	8002a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a20      	ldr	r2, [pc, #128]	@ (8002c1c <I2SEx_RxISR_I2SExt+0x90>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d101      	bne.n	8002ba2 <I2SEx_RxISR_I2SExt+0x16>
 8002b9e:	4b20      	ldr	r3, [pc, #128]	@ (8002c20 <I2SEx_RxISR_I2SExt+0x94>)
 8002ba0:	e001      	b.n	8002ba6 <I2SEx_RxISR_I2SExt+0x1a>
 8002ba2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ba6:	68d8      	ldr	r0, [r3, #12]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bac:	1c99      	adds	r1, r3, #2
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002bb2:	b282      	uxth	r2, r0
 8002bb4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d121      	bne.n	8002c12 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a12      	ldr	r2, [pc, #72]	@ (8002c1c <I2SEx_RxISR_I2SExt+0x90>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d101      	bne.n	8002bdc <I2SEx_RxISR_I2SExt+0x50>
 8002bd8:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <I2SEx_RxISR_I2SExt+0x94>)
 8002bda:	e001      	b.n	8002be0 <I2SEx_RxISR_I2SExt+0x54>
 8002bdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	490d      	ldr	r1, [pc, #52]	@ (8002c1c <I2SEx_RxISR_I2SExt+0x90>)
 8002be8:	428b      	cmp	r3, r1
 8002bea:	d101      	bne.n	8002bf0 <I2SEx_RxISR_I2SExt+0x64>
 8002bec:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <I2SEx_RxISR_I2SExt+0x94>)
 8002bee:	e001      	b.n	8002bf4 <I2SEx_RxISR_I2SExt+0x68>
 8002bf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bf4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002bf8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d106      	bne.n	8002c12 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff03 	bl	8002a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40003800 	.word	0x40003800
 8002c20:	40003400 	.word	0x40003400

08002c24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af02      	add	r7, sp, #8
 8002c2a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e101      	b.n	8002e3a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d106      	bne.n	8002c56 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f007 fd31 	bl	800a6b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2203      	movs	r2, #3
 8002c5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c64:	d102      	bne.n	8002c6c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f004 f8f6 	bl	8006e62 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7c1a      	ldrb	r2, [r3, #16]
 8002c7e:	f88d 2000 	strb.w	r2, [sp]
 8002c82:	3304      	adds	r3, #4
 8002c84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c86:	f003 ffd5 	bl	8006c34 <USB_CoreInit>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0ce      	b.n	8002e3a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f004 f8ee 	bl	8006e84 <USB_SetCurrentMode>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e0bf      	b.n	8002e3a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
 8002cbe:	e04a      	b.n	8002d56 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cc0:	7bfa      	ldrb	r2, [r7, #15]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	4413      	add	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	3315      	adds	r3, #21
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002cd4:	7bfa      	ldrb	r2, [r7, #15]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	00db      	lsls	r3, r3, #3
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3314      	adds	r3, #20
 8002ce4:	7bfa      	ldrb	r2, [r7, #15]
 8002ce6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ce8:	7bfa      	ldrb	r2, [r7, #15]
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
 8002cec:	b298      	uxth	r0, r3
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	332e      	adds	r3, #46	@ 0x2e
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d00:	7bfa      	ldrb	r2, [r7, #15]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3318      	adds	r3, #24
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d14:	7bfa      	ldrb	r2, [r7, #15]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	331c      	adds	r3, #28
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	3320      	adds	r3, #32
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d3c:	7bfa      	ldrb	r2, [r7, #15]
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	4613      	mov	r3, r2
 8002d42:	00db      	lsls	r3, r3, #3
 8002d44:	4413      	add	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	3324      	adds	r3, #36	@ 0x24
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
 8002d52:	3301      	adds	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	791b      	ldrb	r3, [r3, #4]
 8002d5a:	7bfa      	ldrb	r2, [r7, #15]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d3af      	bcc.n	8002cc0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d60:	2300      	movs	r3, #0
 8002d62:	73fb      	strb	r3, [r7, #15]
 8002d64:	e044      	b.n	8002df0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d66:	7bfa      	ldrb	r2, [r7, #15]
 8002d68:	6879      	ldr	r1, [r7, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	4413      	add	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	440b      	add	r3, r1
 8002d74:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d7c:	7bfa      	ldrb	r2, [r7, #15]
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002d8e:	7bfa      	ldrb	r2, [r7, #15]
 8002d90:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d92:	7bfa      	ldrb	r2, [r7, #15]
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	440b      	add	r3, r1
 8002da0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002da8:	7bfa      	ldrb	r2, [r7, #15]
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	4613      	mov	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dbe:	7bfa      	ldrb	r2, [r7, #15]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002dd4:	7bfa      	ldrb	r2, [r7, #15]
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dea:	7bfb      	ldrb	r3, [r7, #15]
 8002dec:	3301      	adds	r3, #1
 8002dee:	73fb      	strb	r3, [r7, #15]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	791b      	ldrb	r3, [r3, #4]
 8002df4:	7bfa      	ldrb	r2, [r7, #15]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d3b5      	bcc.n	8002d66 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	7c1a      	ldrb	r2, [r3, #16]
 8002e02:	f88d 2000 	strb.w	r2, [sp]
 8002e06:	3304      	adds	r3, #4
 8002e08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e0a:	f004 f887 	bl	8006f1c <USB_DevInit>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d005      	beq.n	8002e20 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e00c      	b.n	8002e3a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f005 f8d1 	bl	8007fda <USB_DevDisconnect>

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_PCD_Start+0x1c>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e022      	b.n	8002ea4 <HAL_PCD_Start+0x62>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d009      	beq.n	8002e86 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d105      	bne.n	8002e86 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f003 ffd8 	bl	8006e40 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f005 f87f 	bl	8007f98 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b08d      	sub	sp, #52	@ 0x34
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f005 f93d 	bl	8008142 <USB_GetMode>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f040 848c 	bne.w	80037e8 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 f8a1 	bl	800801c <USB_ReadInterrupts>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 8482 	beq.w	80037e6 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	0a1b      	lsrs	r3, r3, #8
 8002eec:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f005 f88e 	bl	800801c <USB_ReadInterrupts>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d107      	bne.n	8002f1a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695a      	ldr	r2, [r3, #20]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f002 0202 	and.w	r2, r2, #2
 8002f18:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f005 f87c 	bl	800801c <USB_ReadInterrupts>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f003 0310 	and.w	r3, r3, #16
 8002f2a:	2b10      	cmp	r3, #16
 8002f2c:	d161      	bne.n	8002ff2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	699a      	ldr	r2, [r3, #24]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0210 	bic.w	r2, r2, #16
 8002f3c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f003 020f 	and.w	r2, r3, #15
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	4413      	add	r3, r2
 8002f5a:	3304      	adds	r3, #4
 8002f5c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	0c5b      	lsrs	r3, r3, #17
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d124      	bne.n	8002fb4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d035      	beq.n	8002fe2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	461a      	mov	r2, r3
 8002f88:	6a38      	ldr	r0, [r7, #32]
 8002f8a:	f004 feb3 	bl	8007cf4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	091b      	lsrs	r3, r3, #4
 8002f96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f9a:	441a      	add	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	695a      	ldr	r2, [r3, #20]
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	091b      	lsrs	r3, r3, #4
 8002fa8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fac:	441a      	add	r2, r3
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	615a      	str	r2, [r3, #20]
 8002fb2:	e016      	b.n	8002fe2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	0c5b      	lsrs	r3, r3, #17
 8002fb8:	f003 030f 	and.w	r3, r3, #15
 8002fbc:	2b06      	cmp	r3, #6
 8002fbe:	d110      	bne.n	8002fe2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002fc6:	2208      	movs	r2, #8
 8002fc8:	4619      	mov	r1, r3
 8002fca:	6a38      	ldr	r0, [r7, #32]
 8002fcc:	f004 fe92 	bl	8007cf4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	695a      	ldr	r2, [r3, #20]
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	091b      	lsrs	r3, r3, #4
 8002fd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fdc:	441a      	add	r2, r3
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699a      	ldr	r2, [r3, #24]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f042 0210 	orr.w	r2, r2, #16
 8002ff0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f005 f810 	bl	800801c <USB_ReadInterrupts>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003002:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003006:	f040 80a7 	bne.w	8003158 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f005 f815 	bl	8008042 <USB_ReadDevAllOutEpInterrupt>
 8003018:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800301a:	e099      	b.n	8003150 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800301c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 808e 	beq.w	8003144 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	4611      	mov	r1, r2
 8003032:	4618      	mov	r0, r3
 8003034:	f005 f839 	bl	80080aa <USB_ReadDevOutEPInterrupt>
 8003038:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00c      	beq.n	800305e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	015a      	lsls	r2, r3, #5
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	4413      	add	r3, r2
 800304c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003050:	461a      	mov	r2, r3
 8003052:	2301      	movs	r3, #1
 8003054:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003056:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fea3 	bl	8003da4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00c      	beq.n	8003082 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	015a      	lsls	r2, r3, #5
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	4413      	add	r3, r2
 8003070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003074:	461a      	mov	r2, r3
 8003076:	2308      	movs	r3, #8
 8003078:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800307a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 ff79 	bl	8003f74 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	f003 0310 	and.w	r3, r3, #16
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	015a      	lsls	r2, r3, #5
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	4413      	add	r3, r2
 8003094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003098:	461a      	mov	r2, r3
 800309a:	2310      	movs	r3, #16
 800309c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d030      	beq.n	800310a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b0:	2b80      	cmp	r3, #128	@ 0x80
 80030b2:	d109      	bne.n	80030c8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	69fa      	ldr	r2, [r7, #28]
 80030be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030c6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80030c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ca:	4613      	mov	r3, r2
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	4413      	add	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	4413      	add	r3, r2
 80030da:	3304      	adds	r3, #4
 80030dc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	78db      	ldrb	r3, [r3, #3]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d108      	bne.n	80030f8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2200      	movs	r2, #0
 80030ea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80030ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	4619      	mov	r1, r3
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f007 fbe6 	bl	800a8c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	015a      	lsls	r2, r3, #5
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	4413      	add	r3, r2
 8003100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003104:	461a      	mov	r2, r3
 8003106:	2302      	movs	r3, #2
 8003108:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	d008      	beq.n	8003126 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	015a      	lsls	r2, r3, #5
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	4413      	add	r3, r2
 800311c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003120:	461a      	mov	r2, r3
 8003122:	2320      	movs	r3, #32
 8003124:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	4413      	add	r3, r2
 8003138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800313c:	461a      	mov	r2, r3
 800313e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003142:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003146:	3301      	adds	r3, #1
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800314a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800314c:	085b      	lsrs	r3, r3, #1
 800314e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003152:	2b00      	cmp	r3, #0
 8003154:	f47f af62 	bne.w	800301c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f004 ff5d 	bl	800801c <USB_ReadInterrupts>
 8003162:	4603      	mov	r3, r0
 8003164:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800316c:	f040 80db 	bne.w	8003326 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f004 ff7e 	bl	8008076 <USB_ReadDevAllInEpInterrupt>
 800317a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003180:	e0cd      	b.n	800331e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 80c2 	beq.w	8003312 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	4611      	mov	r1, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f004 ffa4 	bl	80080e6 <USB_ReadDevInEPInterrupt>
 800319e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d057      	beq.n	800325a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	f003 030f 	and.w	r3, r3, #15
 80031b0:	2201      	movs	r2, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	43db      	mvns	r3, r3
 80031c4:	69f9      	ldr	r1, [r7, #28]
 80031c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80031ca:	4013      	ands	r3, r2
 80031cc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	015a      	lsls	r2, r3, #5
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	4413      	add	r3, r2
 80031d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80031da:	461a      	mov	r2, r3
 80031dc:	2301      	movs	r3, #1
 80031de:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	799b      	ldrb	r3, [r3, #6]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d132      	bne.n	800324e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ec:	4613      	mov	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	3320      	adds	r3, #32
 80031f8:	6819      	ldr	r1, [r3, #0]
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031fe:	4613      	mov	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4413      	add	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4403      	add	r3, r0
 8003208:	331c      	adds	r3, #28
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4419      	add	r1, r3
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4403      	add	r3, r0
 800321c:	3320      	adds	r3, #32
 800321e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	2b00      	cmp	r3, #0
 8003224:	d113      	bne.n	800324e <HAL_PCD_IRQHandler+0x3a2>
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	3324      	adds	r3, #36	@ 0x24
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d108      	bne.n	800324e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6818      	ldr	r0, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003246:	461a      	mov	r2, r3
 8003248:	2101      	movs	r1, #1
 800324a:	f004 ffab 	bl	80081a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	b2db      	uxtb	r3, r3
 8003252:	4619      	mov	r1, r3
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f007 fab0 	bl	800a7ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003266:	015a      	lsls	r2, r3, #5
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	4413      	add	r3, r2
 800326c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003270:	461a      	mov	r2, r3
 8003272:	2308      	movs	r3, #8
 8003274:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	d008      	beq.n	8003292 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	015a      	lsls	r2, r3, #5
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	4413      	add	r3, r2
 8003288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800328c:	461a      	mov	r2, r3
 800328e:	2310      	movs	r3, #16
 8003290:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80032a8:	461a      	mov	r2, r3
 80032aa:	2340      	movs	r3, #64	@ 0x40
 80032ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d023      	beq.n	8003300 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80032b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032ba:	6a38      	ldr	r0, [r7, #32]
 80032bc:	f003 ff92 	bl	80071e4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80032c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c2:	4613      	mov	r3, r2
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	4413      	add	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	3310      	adds	r3, #16
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	4413      	add	r3, r2
 80032d0:	3304      	adds	r3, #4
 80032d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	78db      	ldrb	r3, [r3, #3]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d108      	bne.n	80032ee <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	2200      	movs	r2, #0
 80032e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80032e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	4619      	mov	r1, r3
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f007 fafd 	bl	800a8e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	015a      	lsls	r2, r3, #5
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	4413      	add	r3, r2
 80032f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80032fa:	461a      	mov	r2, r3
 80032fc:	2302      	movs	r3, #2
 80032fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800330a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 fcbd 	bl	8003c8c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003314:	3301      	adds	r3, #1
 8003316:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800331a:	085b      	lsrs	r3, r3, #1
 800331c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800331e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003320:	2b00      	cmp	r3, #0
 8003322:	f47f af2e 	bne.w	8003182 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f004 fe76 	bl	800801c <USB_ReadInterrupts>
 8003330:	4603      	mov	r3, r0
 8003332:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003336:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800333a:	d122      	bne.n	8003382 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	69fa      	ldr	r2, [r7, #28]
 8003346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800334a:	f023 0301 	bic.w	r3, r3, #1
 800334e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003356:	2b01      	cmp	r3, #1
 8003358:	d108      	bne.n	800336c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003362:	2100      	movs	r1, #0
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 fea3 	bl	80040b0 <HAL_PCDEx_LPM_Callback>
 800336a:	e002      	b.n	8003372 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f007 fa9b 	bl	800a8a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695a      	ldr	r2, [r3, #20]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003380:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f004 fe48 	bl	800801c <USB_ReadInterrupts>
 800338c:	4603      	mov	r3, r0
 800338e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003396:	d112      	bne.n	80033be <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d102      	bne.n	80033ae <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f007 fa57 	bl	800a85c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80033bc:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f004 fe2a 	bl	800801c <USB_ReadInterrupts>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033d2:	f040 80b7 	bne.w	8003544 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80033e4:	f023 0301 	bic.w	r3, r3, #1
 80033e8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2110      	movs	r1, #16
 80033f0:	4618      	mov	r0, r3
 80033f2:	f003 fef7 	bl	80071e4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f6:	2300      	movs	r3, #0
 80033f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033fa:	e046      	b.n	800348a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80033fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	4413      	add	r3, r2
 8003404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003408:	461a      	mov	r2, r3
 800340a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800340e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003412:	015a      	lsls	r2, r3, #5
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	4413      	add	r3, r2
 8003418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003420:	0151      	lsls	r1, r2, #5
 8003422:	69fa      	ldr	r2, [r7, #28]
 8003424:	440a      	add	r2, r1
 8003426:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800342a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800342e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	4413      	add	r3, r2
 8003438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800343c:	461a      	mov	r2, r3
 800343e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003442:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003446:	015a      	lsls	r2, r3, #5
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	4413      	add	r3, r2
 800344c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003454:	0151      	lsls	r1, r2, #5
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	440a      	add	r2, r1
 800345a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800345e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003462:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003466:	015a      	lsls	r2, r3, #5
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	4413      	add	r3, r2
 800346c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003474:	0151      	lsls	r1, r2, #5
 8003476:	69fa      	ldr	r2, [r7, #28]
 8003478:	440a      	add	r2, r1
 800347a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800347e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003482:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003486:	3301      	adds	r3, #1
 8003488:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	791b      	ldrb	r3, [r3, #4]
 800348e:	461a      	mov	r2, r3
 8003490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003492:	4293      	cmp	r3, r2
 8003494:	d3b2      	bcc.n	80033fc <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034a4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80034a8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	7bdb      	ldrb	r3, [r3, #15]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d016      	beq.n	80034e0 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034bc:	69fa      	ldr	r2, [r7, #28]
 80034be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034c2:	f043 030b 	orr.w	r3, r3, #11
 80034c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d2:	69fa      	ldr	r2, [r7, #28]
 80034d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034d8:	f043 030b 	orr.w	r3, r3, #11
 80034dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80034de:	e015      	b.n	800350c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	69fa      	ldr	r2, [r7, #28]
 80034ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034f2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80034f6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	69fa      	ldr	r2, [r7, #28]
 8003502:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003506:	f043 030b 	orr.w	r3, r3, #11
 800350a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69fa      	ldr	r2, [r7, #28]
 8003516:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800351a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800351e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6818      	ldr	r0, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800352e:	461a      	mov	r2, r3
 8003530:	f004 fe38 	bl	80081a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003542:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f004 fd67 	bl	800801c <USB_ReadInterrupts>
 800354e:	4603      	mov	r3, r0
 8003550:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003558:	d123      	bne.n	80035a2 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f004 fdfd 	bl	800815e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f003 feb4 	bl	80072d6 <USB_GetDevSpeed>
 800356e:	4603      	mov	r3, r0
 8003570:	461a      	mov	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681c      	ldr	r4, [r3, #0]
 800357a:	f001 fa09 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 800357e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003584:	461a      	mov	r2, r3
 8003586:	4620      	mov	r0, r4
 8003588:	f003 fbb8 	bl	8006cfc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f007 f93c 	bl	800a80a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695a      	ldr	r2, [r3, #20]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80035a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 fd38 	bl	800801c <USB_ReadInterrupts>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d10a      	bne.n	80035cc <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f007 f919 	bl	800a7ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f002 0208 	and.w	r2, r2, #8
 80035ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f004 fd23 	bl	800801c <USB_ReadInterrupts>
 80035d6:	4603      	mov	r3, r0
 80035d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035dc:	2b80      	cmp	r3, #128	@ 0x80
 80035de:	d123      	bne.n	8003628 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80035e0:	6a3b      	ldr	r3, [r7, #32]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035ec:	2301      	movs	r3, #1
 80035ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80035f0:	e014      	b.n	800361c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035f6:	4613      	mov	r3, r2
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d105      	bne.n	8003616 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	b2db      	uxtb	r3, r3
 800360e:	4619      	mov	r1, r3
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 fb0a 	bl	8003c2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003618:	3301      	adds	r3, #1
 800361a:	627b      	str	r3, [r7, #36]	@ 0x24
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	791b      	ldrb	r3, [r3, #4]
 8003620:	461a      	mov	r2, r3
 8003622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003624:	4293      	cmp	r3, r2
 8003626:	d3e4      	bcc.n	80035f2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f004 fcf5 	bl	800801c <USB_ReadInterrupts>
 8003632:	4603      	mov	r3, r0
 8003634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003638:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800363c:	d13c      	bne.n	80036b8 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800363e:	2301      	movs	r3, #1
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
 8003642:	e02b      	b.n	800369c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	4413      	add	r3, r2
 800364c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003654:	6879      	ldr	r1, [r7, #4]
 8003656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	3318      	adds	r3, #24
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d115      	bne.n	8003696 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800366a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800366c:	2b00      	cmp	r3, #0
 800366e:	da12      	bge.n	8003696 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003674:	4613      	mov	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	3317      	adds	r3, #23
 8003680:	2201      	movs	r2, #1
 8003682:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800368c:	b2db      	uxtb	r3, r3
 800368e:	4619      	mov	r1, r3
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 faca 	bl	8003c2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	3301      	adds	r3, #1
 800369a:	627b      	str	r3, [r7, #36]	@ 0x24
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	791b      	ldrb	r3, [r3, #4]
 80036a0:	461a      	mov	r2, r3
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d3cd      	bcc.n	8003644 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695a      	ldr	r2, [r3, #20]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80036b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f004 fcad 	bl	800801c <USB_ReadInterrupts>
 80036c2:	4603      	mov	r3, r0
 80036c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036cc:	d156      	bne.n	800377c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036ce:	2301      	movs	r3, #1
 80036d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036d2:	e045      	b.n	8003760 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80036d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d6:	015a      	lsls	r2, r3, #5
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	4413      	add	r3, r2
 80036dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036e8:	4613      	mov	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	4413      	add	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d12e      	bne.n	800375a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80036fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80036fe:	2b00      	cmp	r3, #0
 8003700:	da2b      	bge.n	800375a <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	0c1a      	lsrs	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800370c:	4053      	eors	r3, r2
 800370e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003712:	2b00      	cmp	r3, #0
 8003714:	d121      	bne.n	800375a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800371a:	4613      	mov	r3, r2
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	4413      	add	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003728:	2201      	movs	r2, #1
 800372a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003738:	6a3b      	ldr	r3, [r7, #32]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10a      	bne.n	800375a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	69fa      	ldr	r2, [r7, #28]
 800374e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003752:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003756:	6053      	str	r3, [r2, #4]
            break;
 8003758:	e008      	b.n	800376c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	3301      	adds	r3, #1
 800375e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	791b      	ldrb	r3, [r3, #4]
 8003764:	461a      	mov	r2, r3
 8003766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003768:	4293      	cmp	r3, r2
 800376a:	d3b3      	bcc.n	80036d4 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695a      	ldr	r2, [r3, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800377a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f004 fc4b 	bl	800801c <USB_ReadInterrupts>
 8003786:	4603      	mov	r3, r0
 8003788:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003790:	d10a      	bne.n	80037a8 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f007 f8ba 	bl	800a90c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80037a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f004 fc35 	bl	800801c <USB_ReadInterrupts>
 80037b2:	4603      	mov	r3, r0
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d115      	bne.n	80037e8 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	f003 0304 	and.w	r3, r3, #4
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d002      	beq.n	80037d4 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f007 f8aa 	bl	800a928 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6859      	ldr	r1, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	605a      	str	r2, [r3, #4]
 80037e4:	e000      	b.n	80037e8 <HAL_PCD_IRQHandler+0x93c>
      return;
 80037e6:	bf00      	nop
    }
  }
}
 80037e8:	3734      	adds	r7, #52	@ 0x34
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd90      	pop	{r4, r7, pc}

080037ee <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	460b      	mov	r3, r1
 80037f8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <HAL_PCD_SetAddress+0x1a>
 8003804:	2302      	movs	r3, #2
 8003806:	e012      	b.n	800382e <HAL_PCD_SetAddress+0x40>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	78fa      	ldrb	r2, [r7, #3]
 800381c:	4611      	mov	r1, r2
 800381e:	4618      	mov	r0, r3
 8003820:	f004 fb94 	bl	8007f4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b084      	sub	sp, #16
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	4608      	mov	r0, r1
 8003840:	4611      	mov	r1, r2
 8003842:	461a      	mov	r2, r3
 8003844:	4603      	mov	r3, r0
 8003846:	70fb      	strb	r3, [r7, #3]
 8003848:	460b      	mov	r3, r1
 800384a:	803b      	strh	r3, [r7, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003850:	2300      	movs	r3, #0
 8003852:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003858:	2b00      	cmp	r3, #0
 800385a:	da0f      	bge.n	800387c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800385c:	78fb      	ldrb	r3, [r7, #3]
 800385e:	f003 020f 	and.w	r2, r3, #15
 8003862:	4613      	mov	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	3310      	adds	r3, #16
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	4413      	add	r3, r2
 8003870:	3304      	adds	r3, #4
 8003872:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	705a      	strb	r2, [r3, #1]
 800387a:	e00f      	b.n	800389c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800387c:	78fb      	ldrb	r3, [r7, #3]
 800387e:	f003 020f 	and.w	r2, r3, #15
 8003882:	4613      	mov	r3, r2
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	4413      	add	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	4413      	add	r3, r2
 8003892:	3304      	adds	r3, #4
 8003894:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800389c:	78fb      	ldrb	r3, [r7, #3]
 800389e:	f003 030f 	and.w	r3, r3, #15
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80038a8:	883b      	ldrh	r3, [r7, #0]
 80038aa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	78ba      	ldrb	r2, [r7, #2]
 80038b6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	785b      	ldrb	r3, [r3, #1]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d004      	beq.n	80038ca <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	461a      	mov	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038ca:	78bb      	ldrb	r3, [r7, #2]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d102      	bne.n	80038d6 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_PCD_EP_Open+0xae>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e00e      	b.n	8003902 <HAL_PCD_EP_Open+0xcc>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68f9      	ldr	r1, [r7, #12]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f003 fd14 	bl	8007320 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003900:	7afb      	ldrb	r3, [r7, #11]
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	460b      	mov	r3, r1
 8003914:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003916:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800391a:	2b00      	cmp	r3, #0
 800391c:	da0f      	bge.n	800393e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800391e:	78fb      	ldrb	r3, [r7, #3]
 8003920:	f003 020f 	and.w	r2, r3, #15
 8003924:	4613      	mov	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	4413      	add	r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	3310      	adds	r3, #16
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	4413      	add	r3, r2
 8003932:	3304      	adds	r3, #4
 8003934:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	705a      	strb	r2, [r3, #1]
 800393c:	e00f      	b.n	800395e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800393e:	78fb      	ldrb	r3, [r7, #3]
 8003940:	f003 020f 	and.w	r2, r3, #15
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	4413      	add	r3, r2
 8003954:	3304      	adds	r3, #4
 8003956:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800395e:	78fb      	ldrb	r3, [r7, #3]
 8003960:	f003 030f 	and.w	r3, r3, #15
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_PCD_EP_Close+0x6e>
 8003974:	2302      	movs	r3, #2
 8003976:	e00e      	b.n	8003996 <HAL_PCD_EP_Close+0x8c>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68f9      	ldr	r1, [r7, #12]
 8003986:	4618      	mov	r0, r3
 8003988:	f003 fd52 	bl	8007430 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b086      	sub	sp, #24
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
 80039aa:	460b      	mov	r3, r1
 80039ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ae:	7afb      	ldrb	r3, [r7, #11]
 80039b0:	f003 020f 	and.w	r2, r3, #15
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	3304      	adds	r3, #4
 80039c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2200      	movs	r2, #0
 80039d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2200      	movs	r2, #0
 80039de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039e0:	7afb      	ldrb	r3, [r7, #11]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	799b      	ldrb	r3, [r3, #6]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d102      	bne.n	80039fa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	799b      	ldrb	r3, [r3, #6]
 8003a02:	461a      	mov	r2, r3
 8003a04:	6979      	ldr	r1, [r7, #20]
 8003a06:	f003 fdef 	bl	80075e8 <USB_EPStartXfer>

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	f003 020f 	and.w	r2, r3, #15
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003a36:	681b      	ldr	r3, [r3, #0]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	460b      	mov	r3, r1
 8003a52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a54:	7afb      	ldrb	r3, [r7, #11]
 8003a56:	f003 020f 	and.w	r2, r3, #15
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	00db      	lsls	r3, r3, #3
 8003a5e:	4413      	add	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	3310      	adds	r3, #16
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4413      	add	r3, r2
 8003a68:	3304      	adds	r3, #4
 8003a6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	2201      	movs	r2, #1
 8003a82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a84:	7afb      	ldrb	r3, [r7, #11]
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	799b      	ldrb	r3, [r3, #6]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d102      	bne.n	8003a9e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	799b      	ldrb	r3, [r3, #6]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	6979      	ldr	r1, [r7, #20]
 8003aaa:	f003 fd9d 	bl	80075e8 <USB_EPStartXfer>

  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	7912      	ldrb	r2, [r2, #4]
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e04f      	b.n	8003b76 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ad6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	da0f      	bge.n	8003afe <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ade:	78fb      	ldrb	r3, [r7, #3]
 8003ae0:	f003 020f 	and.w	r2, r3, #15
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4413      	add	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	3310      	adds	r3, #16
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	4413      	add	r3, r2
 8003af2:	3304      	adds	r3, #4
 8003af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	705a      	strb	r2, [r3, #1]
 8003afc:	e00d      	b.n	8003b1a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003afe:	78fa      	ldrb	r2, [r7, #3]
 8003b00:	4613      	mov	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	4413      	add	r3, r2
 8003b10:	3304      	adds	r3, #4
 8003b12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b20:	78fb      	ldrb	r3, [r7, #3]
 8003b22:	f003 030f 	and.w	r3, r3, #15
 8003b26:	b2da      	uxtb	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d101      	bne.n	8003b3a <HAL_PCD_EP_SetStall+0x82>
 8003b36:	2302      	movs	r3, #2
 8003b38:	e01d      	b.n	8003b76 <HAL_PCD_EP_SetStall+0xbe>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68f9      	ldr	r1, [r7, #12]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f004 f92b 	bl	8007da4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	f003 030f 	and.w	r3, r3, #15
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d109      	bne.n	8003b6c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6818      	ldr	r0, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	7999      	ldrb	r1, [r3, #6]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b66:	461a      	mov	r2, r3
 8003b68:	f004 fb1c 	bl	80081a4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
 8003b86:	460b      	mov	r3, r1
 8003b88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	7912      	ldrb	r2, [r2, #4]
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d901      	bls.n	8003b9c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e042      	b.n	8003c22 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	da0f      	bge.n	8003bc4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 020f 	and.w	r2, r3, #15
 8003baa:	4613      	mov	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	3310      	adds	r3, #16
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3304      	adds	r3, #4
 8003bba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	705a      	strb	r2, [r3, #1]
 8003bc2:	e00f      	b.n	8003be4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	f003 020f 	and.w	r2, r3, #15
 8003bca:	4613      	mov	r3, r2
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	3304      	adds	r3, #4
 8003bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bea:	78fb      	ldrb	r3, [r7, #3]
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_PCD_EP_ClrStall+0x86>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e00e      	b.n	8003c22 <HAL_PCD_EP_ClrStall+0xa4>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68f9      	ldr	r1, [r7, #12]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f004 f934 	bl	8007e80 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b084      	sub	sp, #16
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	460b      	mov	r3, r1
 8003c34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003c36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	da0c      	bge.n	8003c58 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c3e:	78fb      	ldrb	r3, [r7, #3]
 8003c40:	f003 020f 	and.w	r2, r3, #15
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	3310      	adds	r3, #16
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	3304      	adds	r3, #4
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	e00c      	b.n	8003c72 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c58:	78fb      	ldrb	r3, [r7, #3]
 8003c5a:	f003 020f 	and.w	r2, r3, #15
 8003c5e:	4613      	mov	r3, r2
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4413      	add	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	3304      	adds	r3, #4
 8003c70:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68f9      	ldr	r1, [r7, #12]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f003 ff53 	bl	8007b24 <USB_EPStopXfer>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003c82:	7afb      	ldrb	r3, [r7, #11]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	@ 0x28
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	3310      	adds	r3, #16
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	4413      	add	r3, r2
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d901      	bls.n	8003cc4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e06b      	b.n	8003d9c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	691a      	ldr	r2, [r3, #16]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	69fa      	ldr	r2, [r7, #28]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d902      	bls.n	8003ce0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	3303      	adds	r3, #3
 8003ce4:	089b      	lsrs	r3, r3, #2
 8003ce6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ce8:	e02a      	b.n	8003d40 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	691a      	ldr	r2, [r3, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	69fa      	ldr	r2, [r7, #28]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d902      	bls.n	8003d06 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3303      	adds	r3, #3
 8003d0a:	089b      	lsrs	r3, r3, #2
 8003d0c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	68d9      	ldr	r1, [r3, #12]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	4603      	mov	r3, r0
 8003d22:	6978      	ldr	r0, [r7, #20]
 8003d24:	f003 ffa8 	bl	8007c78 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	68da      	ldr	r2, [r3, #12]
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	441a      	add	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	441a      	add	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	015a      	lsls	r2, r3, #5
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d809      	bhi.n	8003d6a <PCD_WriteEmptyTxFifo+0xde>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	695a      	ldr	r2, [r3, #20]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d203      	bcs.n	8003d6a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1bf      	bne.n	8003cea <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d811      	bhi.n	8003d9a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	6939      	ldr	r1, [r7, #16]
 8003d92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003d96:	4013      	ands	r3, r2
 8003d98:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3720      	adds	r7, #32
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	333c      	adds	r3, #60	@ 0x3c
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	015a      	lsls	r2, r3, #5
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	4413      	add	r3, r2
 8003dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	799b      	ldrb	r3, [r3, #6]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d17b      	bne.n	8003ed2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d015      	beq.n	8003e10 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	4a61      	ldr	r2, [pc, #388]	@ (8003f6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	f240 80b9 	bls.w	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 80b3 	beq.w	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	015a      	lsls	r2, r3, #5
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	4413      	add	r3, r2
 8003e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e06:	461a      	mov	r2, r3
 8003e08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e0c:	6093      	str	r3, [r2, #8]
 8003e0e:	e0a7      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d009      	beq.n	8003e2e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	015a      	lsls	r2, r3, #5
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e26:	461a      	mov	r2, r3
 8003e28:	2320      	movs	r3, #32
 8003e2a:	6093      	str	r3, [r2, #8]
 8003e2c:	e098      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f040 8093 	bne.w	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d90f      	bls.n	8003e62 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00a      	beq.n	8003e62 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	015a      	lsls	r2, r3, #5
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	4413      	add	r3, r2
 8003e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e58:	461a      	mov	r2, r3
 8003e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e5e:	6093      	str	r3, [r2, #8]
 8003e60:	e07e      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	4613      	mov	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	4413      	add	r3, r2
 8003e74:	3304      	adds	r3, #4
 8003e76:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a1a      	ldr	r2, [r3, #32]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	0159      	lsls	r1, r3, #5
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	440b      	add	r3, r1
 8003e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e8e:	1ad2      	subs	r2, r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d114      	bne.n	8003ec4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d109      	bne.n	8003eb6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003eac:	461a      	mov	r2, r3
 8003eae:	2101      	movs	r1, #1
 8003eb0:	f004 f978 	bl	80081a4 <USB_EP0_OutStart>
 8003eb4:	e006      	b.n	8003ec4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	441a      	add	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	4619      	mov	r1, r3
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f006 fc5a 	bl	800a784 <HAL_PCD_DataOutStageCallback>
 8003ed0:	e046      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	4a26      	ldr	r2, [pc, #152]	@ (8003f70 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d124      	bne.n	8003f24 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00a      	beq.n	8003efa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	015a      	lsls	r2, r3, #5
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ef6:	6093      	str	r3, [r2, #8]
 8003ef8:	e032      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f003 0320 	and.w	r3, r3, #32
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d008      	beq.n	8003f16 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	015a      	lsls	r2, r3, #5
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f10:	461a      	mov	r2, r3
 8003f12:	2320      	movs	r3, #32
 8003f14:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f006 fc31 	bl	800a784 <HAL_PCD_DataOutStageCallback>
 8003f22:	e01d      	b.n	8003f60 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d114      	bne.n	8003f54 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	4413      	add	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	440b      	add	r3, r1
 8003f38:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	2100      	movs	r1, #0
 8003f50:	f004 f928 	bl	80081a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	4619      	mov	r1, r3
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f006 fc12 	bl	800a784 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3720      	adds	r7, #32
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	4f54300a 	.word	0x4f54300a
 8003f70:	4f54310a 	.word	0x4f54310a

08003f74 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	333c      	adds	r3, #60	@ 0x3c
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	015a      	lsls	r2, r3, #5
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4413      	add	r3, r2
 8003f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a15      	ldr	r2, [pc, #84]	@ (8003ffc <PCD_EP_OutSetupPacket_int+0x88>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d90e      	bls.n	8003fc8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d009      	beq.n	8003fc8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fc6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f006 fbc9 	bl	800a760 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8003ffc <PCD_EP_OutSetupPacket_int+0x88>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d90c      	bls.n	8003ff0 <PCD_EP_OutSetupPacket_int+0x7c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	799b      	ldrb	r3, [r3, #6]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d108      	bne.n	8003ff0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003fe8:	461a      	mov	r2, r3
 8003fea:	2101      	movs	r1, #1
 8003fec:	f004 f8da 	bl	80081a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	4f54300a 	.word	0x4f54300a

08004000 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	460b      	mov	r3, r1
 800400a:	70fb      	strb	r3, [r7, #3]
 800400c:	4613      	mov	r3, r2
 800400e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004016:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d107      	bne.n	800402e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800401e:	883b      	ldrh	r3, [r7, #0]
 8004020:	0419      	lsls	r1, r3, #16
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	430a      	orrs	r2, r1
 800402a:	629a      	str	r2, [r3, #40]	@ 0x28
 800402c:	e028      	b.n	8004080 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	0c1b      	lsrs	r3, r3, #16
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	4413      	add	r3, r2
 800403a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800403c:	2300      	movs	r3, #0
 800403e:	73fb      	strb	r3, [r7, #15]
 8004040:	e00d      	b.n	800405e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	7bfb      	ldrb	r3, [r7, #15]
 8004048:	3340      	adds	r3, #64	@ 0x40
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	0c1b      	lsrs	r3, r3, #16
 8004052:	68ba      	ldr	r2, [r7, #8]
 8004054:	4413      	add	r3, r2
 8004056:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004058:	7bfb      	ldrb	r3, [r7, #15]
 800405a:	3301      	adds	r3, #1
 800405c:	73fb      	strb	r3, [r7, #15]
 800405e:	7bfa      	ldrb	r2, [r7, #15]
 8004060:	78fb      	ldrb	r3, [r7, #3]
 8004062:	3b01      	subs	r3, #1
 8004064:	429a      	cmp	r2, r3
 8004066:	d3ec      	bcc.n	8004042 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004068:	883b      	ldrh	r3, [r7, #0]
 800406a:	0418      	lsls	r0, r3, #16
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6819      	ldr	r1, [r3, #0]
 8004070:	78fb      	ldrb	r3, [r7, #3]
 8004072:	3b01      	subs	r3, #1
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	4302      	orrs	r2, r0
 8004078:	3340      	adds	r3, #64	@ 0x40
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
 8004096:	460b      	mov	r3, r1
 8004098:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	887a      	ldrh	r2, [r7, #2]
 80040a0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	460b      	mov	r3, r1
 80040ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e267      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d075      	beq.n	80041d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040e6:	4b88      	ldr	r3, [pc, #544]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 030c 	and.w	r3, r3, #12
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d00c      	beq.n	800410c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040f2:	4b85      	ldr	r3, [pc, #532]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d112      	bne.n	8004124 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040fe:	4b82      	ldr	r3, [pc, #520]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004106:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800410a:	d10b      	bne.n	8004124 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800410c:	4b7e      	ldr	r3, [pc, #504]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d05b      	beq.n	80041d0 <HAL_RCC_OscConfig+0x108>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d157      	bne.n	80041d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e242      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800412c:	d106      	bne.n	800413c <HAL_RCC_OscConfig+0x74>
 800412e:	4b76      	ldr	r3, [pc, #472]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a75      	ldr	r2, [pc, #468]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	e01d      	b.n	8004178 <HAL_RCC_OscConfig+0xb0>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004144:	d10c      	bne.n	8004160 <HAL_RCC_OscConfig+0x98>
 8004146:	4b70      	ldr	r3, [pc, #448]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a6f      	ldr	r2, [pc, #444]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800414c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004150:	6013      	str	r3, [r2, #0]
 8004152:	4b6d      	ldr	r3, [pc, #436]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a6c      	ldr	r2, [pc, #432]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800415c:	6013      	str	r3, [r2, #0]
 800415e:	e00b      	b.n	8004178 <HAL_RCC_OscConfig+0xb0>
 8004160:	4b69      	ldr	r3, [pc, #420]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a68      	ldr	r2, [pc, #416]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800416a:	6013      	str	r3, [r2, #0]
 800416c:	4b66      	ldr	r3, [pc, #408]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a65      	ldr	r2, [pc, #404]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004172:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004176:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d013      	beq.n	80041a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004180:	f7fd fd26 	bl	8001bd0 <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004188:	f7fd fd22 	bl	8001bd0 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b64      	cmp	r3, #100	@ 0x64
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e207      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800419a:	4b5b      	ldr	r3, [pc, #364]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0xc0>
 80041a6:	e014      	b.n	80041d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a8:	f7fd fd12 	bl	8001bd0 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041b0:	f7fd fd0e 	bl	8001bd0 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	@ 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e1f3      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041c2:	4b51      	ldr	r3, [pc, #324]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f0      	bne.n	80041b0 <HAL_RCC_OscConfig+0xe8>
 80041ce:	e000      	b.n	80041d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d063      	beq.n	80042a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041de:	4b4a      	ldr	r3, [pc, #296]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 030c 	and.w	r3, r3, #12
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ea:	4b47      	ldr	r3, [pc, #284]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041f2:	2b08      	cmp	r3, #8
 80041f4:	d11c      	bne.n	8004230 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041f6:	4b44      	ldr	r3, [pc, #272]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d116      	bne.n	8004230 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004202:	4b41      	ldr	r3, [pc, #260]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <HAL_RCC_OscConfig+0x152>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d001      	beq.n	800421a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e1c7      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421a:	4b3b      	ldr	r3, [pc, #236]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4937      	ldr	r1, [pc, #220]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422e:	e03a      	b.n	80042a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d020      	beq.n	800427a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004238:	4b34      	ldr	r3, [pc, #208]	@ (800430c <HAL_RCC_OscConfig+0x244>)
 800423a:	2201      	movs	r2, #1
 800423c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423e:	f7fd fcc7 	bl	8001bd0 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004244:	e008      	b.n	8004258 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004246:	f7fd fcc3 	bl	8001bd0 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e1a8      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004258:	4b2b      	ldr	r3, [pc, #172]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0f0      	beq.n	8004246 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004264:	4b28      	ldr	r3, [pc, #160]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	00db      	lsls	r3, r3, #3
 8004272:	4925      	ldr	r1, [pc, #148]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 8004274:	4313      	orrs	r3, r2
 8004276:	600b      	str	r3, [r1, #0]
 8004278:	e015      	b.n	80042a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800427a:	4b24      	ldr	r3, [pc, #144]	@ (800430c <HAL_RCC_OscConfig+0x244>)
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004280:	f7fd fca6 	bl	8001bd0 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004288:	f7fd fca2 	bl	8001bd0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e187      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800429a:	4b1b      	ldr	r3, [pc, #108]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f0      	bne.n	8004288 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d036      	beq.n	8004320 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d016      	beq.n	80042e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ba:	4b15      	ldr	r3, [pc, #84]	@ (8004310 <HAL_RCC_OscConfig+0x248>)
 80042bc:	2201      	movs	r2, #1
 80042be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c0:	f7fd fc86 	bl	8001bd0 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c8:	f7fd fc82 	bl	8001bd0 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e167      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042da:	4b0b      	ldr	r3, [pc, #44]	@ (8004308 <HAL_RCC_OscConfig+0x240>)
 80042dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0f0      	beq.n	80042c8 <HAL_RCC_OscConfig+0x200>
 80042e6:	e01b      	b.n	8004320 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042e8:	4b09      	ldr	r3, [pc, #36]	@ (8004310 <HAL_RCC_OscConfig+0x248>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ee:	f7fd fc6f 	bl	8001bd0 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f4:	e00e      	b.n	8004314 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042f6:	f7fd fc6b 	bl	8001bd0 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d907      	bls.n	8004314 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e150      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
 8004308:	40023800 	.word	0x40023800
 800430c:	42470000 	.word	0x42470000
 8004310:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004314:	4b88      	ldr	r3, [pc, #544]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004316:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1ea      	bne.n	80042f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0304 	and.w	r3, r3, #4
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 8097 	beq.w	800445c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800432e:	2300      	movs	r3, #0
 8004330:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004332:	4b81      	ldr	r3, [pc, #516]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10f      	bne.n	800435e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800433e:	2300      	movs	r3, #0
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	4b7d      	ldr	r3, [pc, #500]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004346:	4a7c      	ldr	r2, [pc, #496]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800434c:	6413      	str	r3, [r2, #64]	@ 0x40
 800434e:	4b7a      	ldr	r3, [pc, #488]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004356:	60bb      	str	r3, [r7, #8]
 8004358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800435a:	2301      	movs	r3, #1
 800435c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435e:	4b77      	ldr	r3, [pc, #476]	@ (800453c <HAL_RCC_OscConfig+0x474>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004366:	2b00      	cmp	r3, #0
 8004368:	d118      	bne.n	800439c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800436a:	4b74      	ldr	r3, [pc, #464]	@ (800453c <HAL_RCC_OscConfig+0x474>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a73      	ldr	r2, [pc, #460]	@ (800453c <HAL_RCC_OscConfig+0x474>)
 8004370:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004376:	f7fd fc2b 	bl	8001bd0 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800437e:	f7fd fc27 	bl	8001bd0 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e10c      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004390:	4b6a      	ldr	r3, [pc, #424]	@ (800453c <HAL_RCC_OscConfig+0x474>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0f0      	beq.n	800437e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d106      	bne.n	80043b2 <HAL_RCC_OscConfig+0x2ea>
 80043a4:	4b64      	ldr	r3, [pc, #400]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a8:	4a63      	ldr	r2, [pc, #396]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80043b0:	e01c      	b.n	80043ec <HAL_RCC_OscConfig+0x324>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2b05      	cmp	r3, #5
 80043b8:	d10c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x30c>
 80043ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043be:	4a5e      	ldr	r2, [pc, #376]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043c0:	f043 0304 	orr.w	r3, r3, #4
 80043c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80043c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043cc:	f043 0301 	orr.w	r3, r3, #1
 80043d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80043d2:	e00b      	b.n	80043ec <HAL_RCC_OscConfig+0x324>
 80043d4:	4b58      	ldr	r3, [pc, #352]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d8:	4a57      	ldr	r2, [pc, #348]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043da:	f023 0301 	bic.w	r3, r3, #1
 80043de:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e0:	4b55      	ldr	r3, [pc, #340]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e4:	4a54      	ldr	r2, [pc, #336]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80043e6:	f023 0304 	bic.w	r3, r3, #4
 80043ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d015      	beq.n	8004420 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f4:	f7fd fbec 	bl	8001bd0 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fc:	f7fd fbe8 	bl	8001bd0 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e0cb      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004412:	4b49      	ldr	r3, [pc, #292]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0ee      	beq.n	80043fc <HAL_RCC_OscConfig+0x334>
 800441e:	e014      	b.n	800444a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004420:	f7fd fbd6 	bl	8001bd0 <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004426:	e00a      	b.n	800443e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004428:	f7fd fbd2 	bl	8001bd0 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004436:	4293      	cmp	r3, r2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e0b5      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443e:	4b3e      	ldr	r3, [pc, #248]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1ee      	bne.n	8004428 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800444a:	7dfb      	ldrb	r3, [r7, #23]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d105      	bne.n	800445c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004450:	4b39      	ldr	r3, [pc, #228]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004454:	4a38      	ldr	r2, [pc, #224]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800445a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 80a1 	beq.w	80045a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004466:	4b34      	ldr	r3, [pc, #208]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 030c 	and.w	r3, r3, #12
 800446e:	2b08      	cmp	r3, #8
 8004470:	d05c      	beq.n	800452c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	2b02      	cmp	r3, #2
 8004478:	d141      	bne.n	80044fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800447a:	4b31      	ldr	r3, [pc, #196]	@ (8004540 <HAL_RCC_OscConfig+0x478>)
 800447c:	2200      	movs	r2, #0
 800447e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fd fba6 	bl	8001bd0 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004488:	f7fd fba2 	bl	8001bd0 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b02      	cmp	r3, #2
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e087      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800449a:	4b27      	ldr	r3, [pc, #156]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1f0      	bne.n	8004488 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69da      	ldr	r2, [r3, #28]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	019b      	lsls	r3, r3, #6
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044bc:	085b      	lsrs	r3, r3, #1
 80044be:	3b01      	subs	r3, #1
 80044c0:	041b      	lsls	r3, r3, #16
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c8:	061b      	lsls	r3, r3, #24
 80044ca:	491b      	ldr	r1, [pc, #108]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004540 <HAL_RCC_OscConfig+0x478>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d6:	f7fd fb7b 	bl	8001bd0 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044de:	f7fd fb77 	bl	8001bd0 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e05c      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f0:	4b11      	ldr	r3, [pc, #68]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x416>
 80044fc:	e054      	b.n	80045a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044fe:	4b10      	ldr	r3, [pc, #64]	@ (8004540 <HAL_RCC_OscConfig+0x478>)
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fd fb64 	bl	8001bd0 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800450c:	f7fd fb60 	bl	8001bd0 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e045      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800451e:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <HAL_RCC_OscConfig+0x470>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f0      	bne.n	800450c <HAL_RCC_OscConfig+0x444>
 800452a:	e03d      	b.n	80045a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d107      	bne.n	8004544 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e038      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
 8004538:	40023800 	.word	0x40023800
 800453c:	40007000 	.word	0x40007000
 8004540:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004544:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <HAL_RCC_OscConfig+0x4ec>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d028      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800455c:	429a      	cmp	r2, r3
 800455e:	d121      	bne.n	80045a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456a:	429a      	cmp	r2, r3
 800456c:	d11a      	bne.n	80045a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004574:	4013      	ands	r3, r2
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800457a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800457c:	4293      	cmp	r3, r2
 800457e:	d111      	bne.n	80045a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458a:	085b      	lsrs	r3, r3, #1
 800458c:	3b01      	subs	r3, #1
 800458e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004590:	429a      	cmp	r2, r3
 8004592:	d107      	bne.n	80045a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e000      	b.n	80045aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023800 	.word	0x40023800

080045b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e0cc      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045cc:	4b68      	ldr	r3, [pc, #416]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0307 	and.w	r3, r3, #7
 80045d4:	683a      	ldr	r2, [r7, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d90c      	bls.n	80045f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045da:	4b65      	ldr	r3, [pc, #404]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e2:	4b63      	ldr	r3, [pc, #396]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	683a      	ldr	r2, [r7, #0]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0b8      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d020      	beq.n	8004642 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0304 	and.w	r3, r3, #4
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800460c:	4b59      	ldr	r3, [pc, #356]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4a58      	ldr	r2, [pc, #352]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004616:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004624:	4b53      	ldr	r3, [pc, #332]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4a52      	ldr	r2, [pc, #328]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800462a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800462e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004630:	4b50      	ldr	r3, [pc, #320]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	494d      	ldr	r1, [pc, #308]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800463e:	4313      	orrs	r3, r2
 8004640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d044      	beq.n	80046d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004656:	4b47      	ldr	r3, [pc, #284]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d119      	bne.n	8004696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e07f      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b02      	cmp	r3, #2
 800466c:	d003      	beq.n	8004676 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004672:	2b03      	cmp	r3, #3
 8004674:	d107      	bne.n	8004686 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004676:	4b3f      	ldr	r3, [pc, #252]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d109      	bne.n	8004696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e06f      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004686:	4b3b      	ldr	r3, [pc, #236]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e067      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004696:	4b37      	ldr	r3, [pc, #220]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f023 0203 	bic.w	r2, r3, #3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	4934      	ldr	r1, [pc, #208]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046a8:	f7fd fa92 	bl	8001bd0 <HAL_GetTick>
 80046ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ae:	e00a      	b.n	80046c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b0:	f7fd fa8e 	bl	8001bd0 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046be:	4293      	cmp	r3, r2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e04f      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 020c 	and.w	r2, r3, #12
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d1eb      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046d8:	4b25      	ldr	r3, [pc, #148]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d20c      	bcs.n	8004700 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e6:	4b22      	ldr	r3, [pc, #136]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ee:	4b20      	ldr	r3, [pc, #128]	@ (8004770 <HAL_RCC_ClockConfig+0x1b8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e032      	b.n	8004766 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	d008      	beq.n	800471e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800470c:	4b19      	ldr	r3, [pc, #100]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	4916      	ldr	r1, [pc, #88]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800471a:	4313      	orrs	r3, r2
 800471c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	2b00      	cmp	r3, #0
 8004728:	d009      	beq.n	800473e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800472a:	4b12      	ldr	r3, [pc, #72]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	490e      	ldr	r1, [pc, #56]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 800473a:	4313      	orrs	r3, r2
 800473c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800473e:	f000 f821 	bl	8004784 <HAL_RCC_GetSysClockFreq>
 8004742:	4602      	mov	r2, r0
 8004744:	4b0b      	ldr	r3, [pc, #44]	@ (8004774 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	091b      	lsrs	r3, r3, #4
 800474a:	f003 030f 	and.w	r3, r3, #15
 800474e:	490a      	ldr	r1, [pc, #40]	@ (8004778 <HAL_RCC_ClockConfig+0x1c0>)
 8004750:	5ccb      	ldrb	r3, [r1, r3]
 8004752:	fa22 f303 	lsr.w	r3, r2, r3
 8004756:	4a09      	ldr	r2, [pc, #36]	@ (800477c <HAL_RCC_ClockConfig+0x1c4>)
 8004758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800475a:	4b09      	ldr	r3, [pc, #36]	@ (8004780 <HAL_RCC_ClockConfig+0x1c8>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f7fd f9f2 	bl	8001b48 <HAL_InitTick>

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40023c00 	.word	0x40023c00
 8004774:	40023800 	.word	0x40023800
 8004778:	0800b790 	.word	0x0800b790
 800477c:	20000000 	.word	0x20000000
 8004780:	20000004 	.word	0x20000004

08004784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004788:	b094      	sub	sp, #80	@ 0x50
 800478a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800479c:	4b79      	ldr	r3, [pc, #484]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 030c 	and.w	r3, r3, #12
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d00d      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0x40>
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	f200 80e1 	bhi.w	8004970 <HAL_RCC_GetSysClockFreq+0x1ec>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_RCC_GetSysClockFreq+0x34>
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	d003      	beq.n	80047be <HAL_RCC_GetSysClockFreq+0x3a>
 80047b6:	e0db      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047b8:	4b73      	ldr	r3, [pc, #460]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x204>)
 80047ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047bc:	e0db      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047be:	4b73      	ldr	r3, [pc, #460]	@ (800498c <HAL_RCC_GetSysClockFreq+0x208>)
 80047c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047c2:	e0d8      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047c4:	4b6f      	ldr	r3, [pc, #444]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d063      	beq.n	80048a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047da:	4b6a      	ldr	r3, [pc, #424]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	099b      	lsrs	r3, r3, #6
 80047e0:	2200      	movs	r2, #0
 80047e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80047ee:	2300      	movs	r3, #0
 80047f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80047f6:	4622      	mov	r2, r4
 80047f8:	462b      	mov	r3, r5
 80047fa:	f04f 0000 	mov.w	r0, #0
 80047fe:	f04f 0100 	mov.w	r1, #0
 8004802:	0159      	lsls	r1, r3, #5
 8004804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004808:	0150      	lsls	r0, r2, #5
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	4621      	mov	r1, r4
 8004810:	1a51      	subs	r1, r2, r1
 8004812:	6139      	str	r1, [r7, #16]
 8004814:	4629      	mov	r1, r5
 8004816:	eb63 0301 	sbc.w	r3, r3, r1
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	f04f 0300 	mov.w	r3, #0
 8004824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004828:	4659      	mov	r1, fp
 800482a:	018b      	lsls	r3, r1, #6
 800482c:	4651      	mov	r1, sl
 800482e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004832:	4651      	mov	r1, sl
 8004834:	018a      	lsls	r2, r1, #6
 8004836:	4651      	mov	r1, sl
 8004838:	ebb2 0801 	subs.w	r8, r2, r1
 800483c:	4659      	mov	r1, fp
 800483e:	eb63 0901 	sbc.w	r9, r3, r1
 8004842:	f04f 0200 	mov.w	r2, #0
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800484e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004856:	4690      	mov	r8, r2
 8004858:	4699      	mov	r9, r3
 800485a:	4623      	mov	r3, r4
 800485c:	eb18 0303 	adds.w	r3, r8, r3
 8004860:	60bb      	str	r3, [r7, #8]
 8004862:	462b      	mov	r3, r5
 8004864:	eb49 0303 	adc.w	r3, r9, r3
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004876:	4629      	mov	r1, r5
 8004878:	024b      	lsls	r3, r1, #9
 800487a:	4621      	mov	r1, r4
 800487c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004880:	4621      	mov	r1, r4
 8004882:	024a      	lsls	r2, r1, #9
 8004884:	4610      	mov	r0, r2
 8004886:	4619      	mov	r1, r3
 8004888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800488a:	2200      	movs	r2, #0
 800488c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800488e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004890:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004894:	f7fb fcf4 	bl	8000280 <__aeabi_uldivmod>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4613      	mov	r3, r2
 800489e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048a0:	e058      	b.n	8004954 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a2:	4b38      	ldr	r3, [pc, #224]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	2200      	movs	r2, #0
 80048aa:	4618      	mov	r0, r3
 80048ac:	4611      	mov	r1, r2
 80048ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048b2:	623b      	str	r3, [r7, #32]
 80048b4:	2300      	movs	r3, #0
 80048b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80048b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048bc:	4642      	mov	r2, r8
 80048be:	464b      	mov	r3, r9
 80048c0:	f04f 0000 	mov.w	r0, #0
 80048c4:	f04f 0100 	mov.w	r1, #0
 80048c8:	0159      	lsls	r1, r3, #5
 80048ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ce:	0150      	lsls	r0, r2, #5
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4641      	mov	r1, r8
 80048d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80048da:	4649      	mov	r1, r9
 80048dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	f04f 0300 	mov.w	r3, #0
 80048e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048f4:	ebb2 040a 	subs.w	r4, r2, sl
 80048f8:	eb63 050b 	sbc.w	r5, r3, fp
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	00eb      	lsls	r3, r5, #3
 8004906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800490a:	00e2      	lsls	r2, r4, #3
 800490c:	4614      	mov	r4, r2
 800490e:	461d      	mov	r5, r3
 8004910:	4643      	mov	r3, r8
 8004912:	18e3      	adds	r3, r4, r3
 8004914:	603b      	str	r3, [r7, #0]
 8004916:	464b      	mov	r3, r9
 8004918:	eb45 0303 	adc.w	r3, r5, r3
 800491c:	607b      	str	r3, [r7, #4]
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	f04f 0300 	mov.w	r3, #0
 8004926:	e9d7 4500 	ldrd	r4, r5, [r7]
 800492a:	4629      	mov	r1, r5
 800492c:	028b      	lsls	r3, r1, #10
 800492e:	4621      	mov	r1, r4
 8004930:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004934:	4621      	mov	r1, r4
 8004936:	028a      	lsls	r2, r1, #10
 8004938:	4610      	mov	r0, r2
 800493a:	4619      	mov	r1, r3
 800493c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800493e:	2200      	movs	r2, #0
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	61fa      	str	r2, [r7, #28]
 8004944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004948:	f7fb fc9a 	bl	8000280 <__aeabi_uldivmod>
 800494c:	4602      	mov	r2, r0
 800494e:	460b      	mov	r3, r1
 8004950:	4613      	mov	r3, r2
 8004952:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004954:	4b0b      	ldr	r3, [pc, #44]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x200>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	3301      	adds	r3, #1
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004964:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004968:	fbb2 f3f3 	udiv	r3, r2, r3
 800496c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800496e:	e002      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004970:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x204>)
 8004972:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004974:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004978:	4618      	mov	r0, r3
 800497a:	3750      	adds	r7, #80	@ 0x50
 800497c:	46bd      	mov	sp, r7
 800497e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004982:	bf00      	nop
 8004984:	40023800 	.word	0x40023800
 8004988:	00f42400 	.word	0x00f42400
 800498c:	007a1200 	.word	0x007a1200

08004990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004994:	4b03      	ldr	r3, [pc, #12]	@ (80049a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004996:	681b      	ldr	r3, [r3, #0]
}
 8004998:	4618      	mov	r0, r3
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000000 	.word	0x20000000

080049a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049ac:	f7ff fff0 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049b0:	4602      	mov	r2, r0
 80049b2:	4b05      	ldr	r3, [pc, #20]	@ (80049c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	0a9b      	lsrs	r3, r3, #10
 80049b8:	f003 0307 	and.w	r3, r3, #7
 80049bc:	4903      	ldr	r1, [pc, #12]	@ (80049cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049be:	5ccb      	ldrb	r3, [r1, r3]
 80049c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40023800 	.word	0x40023800
 80049cc:	0800b7a0 	.word	0x0800b7a0

080049d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049d4:	f7ff ffdc 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b05      	ldr	r3, [pc, #20]	@ (80049f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	0b5b      	lsrs	r3, r3, #13
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	4903      	ldr	r1, [pc, #12]	@ (80049f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049e6:	5ccb      	ldrb	r3, [r1, r3]
 80049e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40023800 	.word	0x40023800
 80049f4:	0800b7a0 	.word	0x0800b7a0

080049f8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d035      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a20:	4b62      	ldr	r3, [pc, #392]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a26:	f7fd f8d3 	bl	8001bd0 <HAL_GetTick>
 8004a2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a2e:	f7fd f8cf 	bl	8001bd0 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e0b0      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a40:	4b5b      	ldr	r3, [pc, #364]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f0      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	019a      	lsls	r2, r3, #6
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	071b      	lsls	r3, r3, #28
 8004a58:	4955      	ldr	r1, [pc, #340]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a60:	4b52      	ldr	r3, [pc, #328]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a62:	2201      	movs	r2, #1
 8004a64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a66:	f7fd f8b3 	bl	8001bd0 <HAL_GetTick>
 8004a6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a6c:	e008      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a6e:	f7fd f8af 	bl	8001bd0 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e090      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a80:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d0f0      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 8083 	beq.w	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	4b44      	ldr	r3, [pc, #272]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	4a43      	ldr	r2, [pc, #268]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aaa:	4b41      	ldr	r3, [pc, #260]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a3e      	ldr	r2, [pc, #248]	@ (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ac2:	f7fd f885 	bl	8001bd0 <HAL_GetTick>
 8004ac6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ac8:	e008      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aca:	f7fd f881 	bl	8001bd0 <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e062      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004adc:	4b35      	ldr	r3, [pc, #212]	@ (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0f0      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ae8:	4b31      	ldr	r3, [pc, #196]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d02f      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d028      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b06:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b0e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b10:	4b29      	ldr	r3, [pc, #164]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b12:	2201      	movs	r2, #1
 8004b14:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b16:	4b28      	ldr	r3, [pc, #160]	@ (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b1c:	4a24      	ldr	r2, [pc, #144]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b22:	4b23      	ldr	r3, [pc, #140]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d114      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004b2e:	f7fd f84f 	bl	8001bd0 <HAL_GetTick>
 8004b32:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b34:	e00a      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b36:	f7fd f84b 	bl	8001bd0 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d901      	bls.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e02a      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b4c:	4b18      	ldr	r3, [pc, #96]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ee      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b64:	d10d      	bne.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b66:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004b76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b7a:	490d      	ldr	r1, [pc, #52]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	608b      	str	r3, [r1, #8]
 8004b80:	e005      	b.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b82:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	4a0a      	ldr	r2, [pc, #40]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b88:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004b8c:	6093      	str	r3, [r2, #8]
 8004b8e:	4b08      	ldr	r3, [pc, #32]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b9a:	4905      	ldr	r1, [pc, #20]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	42470068 	.word	0x42470068
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	40007000 	.word	0x40007000
 8004bb8:	42470e40 	.word	0x42470e40

08004bbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d13f      	bne.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004bda:	4b24      	ldr	r3, [pc, #144]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004be2:	60fb      	str	r3, [r7, #12]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d006      	beq.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bf0:	d12f      	bne.n	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004bf4:	617b      	str	r3, [r7, #20]
          break;
 8004bf6:	e02f      	b.n	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c04:	d108      	bne.n	8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c06:	4b19      	ldr	r3, [pc, #100]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c0e:	4a19      	ldr	r2, [pc, #100]	@ (8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	e007      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c18:	4b14      	ldr	r3, [pc, #80]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c20:	4a15      	ldr	r2, [pc, #84]	@ (8004c78 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004c28:	4b10      	ldr	r3, [pc, #64]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c2e:	099b      	lsrs	r3, r3, #6
 8004c30:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	fb02 f303 	mul.w	r3, r2, r3
 8004c3a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c42:	0f1b      	lsrs	r3, r3, #28
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c4e:	617b      	str	r3, [r7, #20]
          break;
 8004c50:	e002      	b.n	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004c52:	2300      	movs	r3, #0
 8004c54:	617b      	str	r3, [r7, #20]
          break;
 8004c56:	bf00      	nop
        }
      }
      break;
 8004c58:	e000      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004c5a:	bf00      	nop
    }
  }
  return frequency;
 8004c5c:	697b      	ldr	r3, [r7, #20]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	371c      	adds	r7, #28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	00bb8000 	.word	0x00bb8000
 8004c74:	007a1200 	.word	0x007a1200
 8004c78:	00f42400 	.word	0x00f42400

08004c7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e07b      	b.n	8004d86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d108      	bne.n	8004ca8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9e:	d009      	beq.n	8004cb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	61da      	str	r2, [r3, #28]
 8004ca6:	e005      	b.n	8004cb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d106      	bne.n	8004cd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7fc f8d2 	bl	8000e78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	431a      	orrs	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d38:	ea42 0103 	orr.w	r1, r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	0c1b      	lsrs	r3, r3, #16
 8004d52:	f003 0104 	and.w	r1, r3, #4
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5a:	f003 0210 	and.w	r2, r3, #16
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69da      	ldr	r2, [r3, #28]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b082      	sub	sp, #8
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e041      	b.n	8004e24 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d106      	bne.n	8004dba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7fc fc7d 	bl	80016b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f000 fac5 	bl	800535c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3708      	adds	r7, #8
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e041      	b.n	8004ec2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d106      	bne.n	8004e58 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f839 	bl	8004eca <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3304      	adds	r3, #4
 8004e68:	4619      	mov	r1, r3
 8004e6a:	4610      	mov	r0, r2
 8004e6c:	f000 fa76 	bl	800535c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b082      	sub	sp, #8
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e041      	b.n	8004f74 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d106      	bne.n	8004f0a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 f839 	bl	8004f7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	3304      	adds	r3, #4
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	4610      	mov	r0, r2
 8004f1e:	f000 fa1d 	bl	800535c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_TIM_OC_ConfigChannel+0x1e>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e048      	b.n	8005040 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b0c      	cmp	r3, #12
 8004fba:	d839      	bhi.n	8005030 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004fc4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc2:	bf00      	nop
 8004fc4:	08004ff9 	.word	0x08004ff9
 8004fc8:	08005031 	.word	0x08005031
 8004fcc:	08005031 	.word	0x08005031
 8004fd0:	08005031 	.word	0x08005031
 8004fd4:	08005007 	.word	0x08005007
 8004fd8:	08005031 	.word	0x08005031
 8004fdc:	08005031 	.word	0x08005031
 8004fe0:	08005031 	.word	0x08005031
 8004fe4:	08005015 	.word	0x08005015
 8004fe8:	08005031 	.word	0x08005031
 8004fec:	08005031 	.word	0x08005031
 8004ff0:	08005031 	.word	0x08005031
 8004ff4:	08005023 	.word	0x08005023
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68b9      	ldr	r1, [r7, #8]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 fa52 	bl	80054a8 <TIM_OC1_SetConfig>
      break;
 8005004:	e017      	b.n	8005036 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68b9      	ldr	r1, [r7, #8]
 800500c:	4618      	mov	r0, r3
 800500e:	f000 fabb 	bl	8005588 <TIM_OC2_SetConfig>
      break;
 8005012:	e010      	b.n	8005036 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68b9      	ldr	r1, [r7, #8]
 800501a:	4618      	mov	r0, r3
 800501c:	f000 fb2a 	bl	8005674 <TIM_OC3_SetConfig>
      break;
 8005020:	e009      	b.n	8005036 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fb97 	bl	800575c <TIM_OC4_SetConfig>
      break;
 800502e:	e002      	b.n	8005036 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	75fb      	strb	r3, [r7, #23]
      break;
 8005034:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800503e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3718      	adds	r7, #24
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005054:	2300      	movs	r3, #0
 8005056:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800505e:	2b01      	cmp	r3, #1
 8005060:	d101      	bne.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005062:	2302      	movs	r3, #2
 8005064:	e0ae      	b.n	80051c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2201      	movs	r2, #1
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b0c      	cmp	r3, #12
 8005072:	f200 809f 	bhi.w	80051b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005076:	a201      	add	r2, pc, #4	@ (adr r2, 800507c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507c:	080050b1 	.word	0x080050b1
 8005080:	080051b5 	.word	0x080051b5
 8005084:	080051b5 	.word	0x080051b5
 8005088:	080051b5 	.word	0x080051b5
 800508c:	080050f1 	.word	0x080050f1
 8005090:	080051b5 	.word	0x080051b5
 8005094:	080051b5 	.word	0x080051b5
 8005098:	080051b5 	.word	0x080051b5
 800509c:	08005133 	.word	0x08005133
 80050a0:	080051b5 	.word	0x080051b5
 80050a4:	080051b5 	.word	0x080051b5
 80050a8:	080051b5 	.word	0x080051b5
 80050ac:	08005173 	.word	0x08005173
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68b9      	ldr	r1, [r7, #8]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 f9f6 	bl	80054a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699a      	ldr	r2, [r3, #24]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0208 	orr.w	r2, r2, #8
 80050ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 0204 	bic.w	r2, r2, #4
 80050da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6999      	ldr	r1, [r3, #24]
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	691a      	ldr	r2, [r3, #16]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	619a      	str	r2, [r3, #24]
      break;
 80050ee:	e064      	b.n	80051ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68b9      	ldr	r1, [r7, #8]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fa46 	bl	8005588 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699a      	ldr	r2, [r3, #24]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800510a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699a      	ldr	r2, [r3, #24]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800511a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6999      	ldr	r1, [r3, #24]
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	021a      	lsls	r2, r3, #8
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	619a      	str	r2, [r3, #24]
      break;
 8005130:	e043      	b.n	80051ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68b9      	ldr	r1, [r7, #8]
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fa9b 	bl	8005674 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	69da      	ldr	r2, [r3, #28]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f042 0208 	orr.w	r2, r2, #8
 800514c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69da      	ldr	r2, [r3, #28]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0204 	bic.w	r2, r2, #4
 800515c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69d9      	ldr	r1, [r3, #28]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	430a      	orrs	r2, r1
 800516e:	61da      	str	r2, [r3, #28]
      break;
 8005170:	e023      	b.n	80051ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68b9      	ldr	r1, [r7, #8]
 8005178:	4618      	mov	r0, r3
 800517a:	f000 faef 	bl	800575c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69da      	ldr	r2, [r3, #28]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800518c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	69da      	ldr	r2, [r3, #28]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800519c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69d9      	ldr	r1, [r3, #28]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	021a      	lsls	r2, r3, #8
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	61da      	str	r2, [r3, #28]
      break;
 80051b2:	e002      	b.n	80051ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	75fb      	strb	r3, [r7, #23]
      break;
 80051b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3718      	adds	r7, #24
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051d6:	2300      	movs	r3, #0
 80051d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_TIM_ConfigClockSource+0x1c>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e0b4      	b.n	8005352 <HAL_TIM_ConfigClockSource+0x186>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800520e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005220:	d03e      	beq.n	80052a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005226:	f200 8087 	bhi.w	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 800522a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800522e:	f000 8086 	beq.w	800533e <HAL_TIM_ConfigClockSource+0x172>
 8005232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005236:	d87f      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005238:	2b70      	cmp	r3, #112	@ 0x70
 800523a:	d01a      	beq.n	8005272 <HAL_TIM_ConfigClockSource+0xa6>
 800523c:	2b70      	cmp	r3, #112	@ 0x70
 800523e:	d87b      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005240:	2b60      	cmp	r3, #96	@ 0x60
 8005242:	d050      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005244:	2b60      	cmp	r3, #96	@ 0x60
 8005246:	d877      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005248:	2b50      	cmp	r3, #80	@ 0x50
 800524a:	d03c      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0xfa>
 800524c:	2b50      	cmp	r3, #80	@ 0x50
 800524e:	d873      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005250:	2b40      	cmp	r3, #64	@ 0x40
 8005252:	d058      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x13a>
 8005254:	2b40      	cmp	r3, #64	@ 0x40
 8005256:	d86f      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005258:	2b30      	cmp	r3, #48	@ 0x30
 800525a:	d064      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x15a>
 800525c:	2b30      	cmp	r3, #48	@ 0x30
 800525e:	d86b      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005260:	2b20      	cmp	r3, #32
 8005262:	d060      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x15a>
 8005264:	2b20      	cmp	r3, #32
 8005266:	d867      	bhi.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
 8005268:	2b00      	cmp	r3, #0
 800526a:	d05c      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x15a>
 800526c:	2b10      	cmp	r3, #16
 800526e:	d05a      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x15a>
 8005270:	e062      	b.n	8005338 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005282:	f000 fb3b 	bl	80058fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005294:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	609a      	str	r2, [r3, #8]
      break;
 800529e:	e04f      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052b0:	f000 fb24 	bl	80058fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689a      	ldr	r2, [r3, #8]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052c2:	609a      	str	r2, [r3, #8]
      break;
 80052c4:	e03c      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d2:	461a      	mov	r2, r3
 80052d4:	f000 fa98 	bl	8005808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2150      	movs	r1, #80	@ 0x50
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 faf1 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 80052e4:	e02c      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052f2:	461a      	mov	r2, r3
 80052f4:	f000 fab7 	bl	8005866 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2160      	movs	r1, #96	@ 0x60
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fae1 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005304:	e01c      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005312:	461a      	mov	r2, r3
 8005314:	f000 fa78 	bl	8005808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2140      	movs	r1, #64	@ 0x40
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fad1 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005324:	e00c      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4619      	mov	r1, r3
 8005330:	4610      	mov	r0, r2
 8005332:	f000 fac8 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005336:	e003      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	73fb      	strb	r3, [r7, #15]
      break;
 800533c:	e000      	b.n	8005340 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800533e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005350:	7bfb      	ldrb	r3, [r7, #15]
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
	...

0800535c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a43      	ldr	r2, [pc, #268]	@ (800547c <TIM_Base_SetConfig+0x120>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d013      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537a:	d00f      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a40      	ldr	r2, [pc, #256]	@ (8005480 <TIM_Base_SetConfig+0x124>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d00b      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a3f      	ldr	r2, [pc, #252]	@ (8005484 <TIM_Base_SetConfig+0x128>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d007      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a3e      	ldr	r2, [pc, #248]	@ (8005488 <TIM_Base_SetConfig+0x12c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d003      	beq.n	800539c <TIM_Base_SetConfig+0x40>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a3d      	ldr	r2, [pc, #244]	@ (800548c <TIM_Base_SetConfig+0x130>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d108      	bne.n	80053ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a32      	ldr	r2, [pc, #200]	@ (800547c <TIM_Base_SetConfig+0x120>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d02b      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053bc:	d027      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a2f      	ldr	r2, [pc, #188]	@ (8005480 <TIM_Base_SetConfig+0x124>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d023      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a2e      	ldr	r2, [pc, #184]	@ (8005484 <TIM_Base_SetConfig+0x128>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d01f      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005488 <TIM_Base_SetConfig+0x12c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d01b      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a2c      	ldr	r2, [pc, #176]	@ (800548c <TIM_Base_SetConfig+0x130>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d017      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005490 <TIM_Base_SetConfig+0x134>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d013      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005494 <TIM_Base_SetConfig+0x138>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d00f      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a29      	ldr	r2, [pc, #164]	@ (8005498 <TIM_Base_SetConfig+0x13c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00b      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a28      	ldr	r2, [pc, #160]	@ (800549c <TIM_Base_SetConfig+0x140>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d007      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a27      	ldr	r2, [pc, #156]	@ (80054a0 <TIM_Base_SetConfig+0x144>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d003      	beq.n	800540e <TIM_Base_SetConfig+0xb2>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a26      	ldr	r2, [pc, #152]	@ (80054a4 <TIM_Base_SetConfig+0x148>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d108      	bne.n	8005420 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	4313      	orrs	r3, r2
 800541e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	689a      	ldr	r2, [r3, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a0e      	ldr	r2, [pc, #56]	@ (800547c <TIM_Base_SetConfig+0x120>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d003      	beq.n	800544e <TIM_Base_SetConfig+0xf2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a10      	ldr	r2, [pc, #64]	@ (800548c <TIM_Base_SetConfig+0x130>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d103      	bne.n	8005456 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	691a      	ldr	r2, [r3, #16]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f043 0204 	orr.w	r2, r3, #4
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	601a      	str	r2, [r3, #0]
}
 800546e:	bf00      	nop
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	40010000 	.word	0x40010000
 8005480:	40000400 	.word	0x40000400
 8005484:	40000800 	.word	0x40000800
 8005488:	40000c00 	.word	0x40000c00
 800548c:	40010400 	.word	0x40010400
 8005490:	40014000 	.word	0x40014000
 8005494:	40014400 	.word	0x40014400
 8005498:	40014800 	.word	0x40014800
 800549c:	40001800 	.word	0x40001800
 80054a0:	40001c00 	.word	0x40001c00
 80054a4:	40002000 	.word	0x40002000

080054a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	f023 0201 	bic.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f023 0303 	bic.w	r3, r3, #3
 80054de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f023 0302 	bic.w	r3, r3, #2
 80054f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a20      	ldr	r2, [pc, #128]	@ (8005580 <TIM_OC1_SetConfig+0xd8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d003      	beq.n	800550c <TIM_OC1_SetConfig+0x64>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a1f      	ldr	r2, [pc, #124]	@ (8005584 <TIM_OC1_SetConfig+0xdc>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d10c      	bne.n	8005526 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f023 0308 	bic.w	r3, r3, #8
 8005512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	4313      	orrs	r3, r2
 800551c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f023 0304 	bic.w	r3, r3, #4
 8005524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a15      	ldr	r2, [pc, #84]	@ (8005580 <TIM_OC1_SetConfig+0xd8>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d003      	beq.n	8005536 <TIM_OC1_SetConfig+0x8e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a14      	ldr	r2, [pc, #80]	@ (8005584 <TIM_OC1_SetConfig+0xdc>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d111      	bne.n	800555a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800553c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005544:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	4313      	orrs	r3, r2
 800554e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	4313      	orrs	r3, r2
 8005558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	621a      	str	r2, [r3, #32]
}
 8005574:	bf00      	nop
 8005576:	371c      	adds	r7, #28
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	40010000 	.word	0x40010000
 8005584:	40010400 	.word	0x40010400

08005588 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005588:	b480      	push	{r7}
 800558a:	b087      	sub	sp, #28
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f023 0210 	bic.w	r2, r3, #16
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	021b      	lsls	r3, r3, #8
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f023 0320 	bic.w	r3, r3, #32
 80055d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	011b      	lsls	r3, r3, #4
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a22      	ldr	r2, [pc, #136]	@ (800566c <TIM_OC2_SetConfig+0xe4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d003      	beq.n	80055f0 <TIM_OC2_SetConfig+0x68>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a21      	ldr	r2, [pc, #132]	@ (8005670 <TIM_OC2_SetConfig+0xe8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d10d      	bne.n	800560c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4313      	orrs	r3, r2
 8005602:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800560a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a17      	ldr	r2, [pc, #92]	@ (800566c <TIM_OC2_SetConfig+0xe4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d003      	beq.n	800561c <TIM_OC2_SetConfig+0x94>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a16      	ldr	r2, [pc, #88]	@ (8005670 <TIM_OC2_SetConfig+0xe8>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d113      	bne.n	8005644 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005622:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800562a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	4313      	orrs	r3, r2
 8005636:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	4313      	orrs	r3, r2
 8005642:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	40010000 	.word	0x40010000
 8005670:	40010400 	.word	0x40010400

08005674 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0303 	bic.w	r3, r3, #3
 80056aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	021b      	lsls	r3, r3, #8
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a21      	ldr	r2, [pc, #132]	@ (8005754 <TIM_OC3_SetConfig+0xe0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d003      	beq.n	80056da <TIM_OC3_SetConfig+0x66>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a20      	ldr	r2, [pc, #128]	@ (8005758 <TIM_OC3_SetConfig+0xe4>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d10d      	bne.n	80056f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	021b      	lsls	r3, r3, #8
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a16      	ldr	r2, [pc, #88]	@ (8005754 <TIM_OC3_SetConfig+0xe0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d003      	beq.n	8005706 <TIM_OC3_SetConfig+0x92>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a15      	ldr	r2, [pc, #84]	@ (8005758 <TIM_OC3_SetConfig+0xe4>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d113      	bne.n	800572e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800570c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	011b      	lsls	r3, r3, #4
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	4313      	orrs	r3, r2
 800572c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685a      	ldr	r2, [r3, #4]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	621a      	str	r2, [r3, #32]
}
 8005748:	bf00      	nop
 800574a:	371c      	adds	r7, #28
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr
 8005754:	40010000 	.word	0x40010000
 8005758:	40010400 	.word	0x40010400

0800575c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800578a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4313      	orrs	r3, r2
 800579e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	031b      	lsls	r3, r3, #12
 80057ae:	693a      	ldr	r2, [r7, #16]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a12      	ldr	r2, [pc, #72]	@ (8005800 <TIM_OC4_SetConfig+0xa4>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d003      	beq.n	80057c4 <TIM_OC4_SetConfig+0x68>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a11      	ldr	r2, [pc, #68]	@ (8005804 <TIM_OC4_SetConfig+0xa8>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d109      	bne.n	80057d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	019b      	lsls	r3, r3, #6
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	621a      	str	r2, [r3, #32]
}
 80057f2:	bf00      	nop
 80057f4:	371c      	adds	r7, #28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	40010000 	.word	0x40010000
 8005804:	40010400 	.word	0x40010400

08005808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	f023 0201 	bic.w	r2, r3, #1
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f023 030a 	bic.w	r3, r3, #10
 8005844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005866:	b480      	push	{r7}
 8005868:	b087      	sub	sp, #28
 800586a:	af00      	add	r7, sp, #0
 800586c:	60f8      	str	r0, [r7, #12]
 800586e:	60b9      	str	r1, [r7, #8]
 8005870:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	f023 0210 	bic.w	r2, r3, #16
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005890:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	031b      	lsls	r3, r3, #12
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	621a      	str	r2, [r3, #32]
}
 80058ba:	bf00      	nop
 80058bc:	371c      	adds	r7, #28
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b085      	sub	sp, #20
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
 80058ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f043 0307 	orr.w	r3, r3, #7
 80058e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	609a      	str	r2, [r3, #8]
}
 80058f0:	bf00      	nop
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005916:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	021a      	lsls	r2, r3, #8
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	431a      	orrs	r2, r3
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4313      	orrs	r3, r2
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	697a      	ldr	r2, [r7, #20]
 800592e:	609a      	str	r2, [r3, #8]
}
 8005930:	bf00      	nop
 8005932:	371c      	adds	r7, #28
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800594c:	2b01      	cmp	r3, #1
 800594e:	d101      	bne.n	8005954 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005950:	2302      	movs	r3, #2
 8005952:	e05a      	b.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	4313      	orrs	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a21      	ldr	r2, [pc, #132]	@ (8005a18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d022      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a0:	d01d      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d018      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00e      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a18      	ldr	r2, [pc, #96]	@ (8005a28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d009      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a17      	ldr	r2, [pc, #92]	@ (8005a2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d004      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a15      	ldr	r2, [pc, #84]	@ (8005a30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d10c      	bne.n	80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40000800 	.word	0x40000800
 8005a24:	40000c00 	.word	0x40000c00
 8005a28:	40010400 	.word	0x40010400
 8005a2c:	40014000 	.word	0x40014000
 8005a30:	40001800 	.word	0x40001800

08005a34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e03d      	b.n	8005acc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e042      	b.n	8005b70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb ff86 	bl	8001a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2224      	movs	r2, #36	@ 0x24
 8005b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fe15 	bl	800674c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	691a      	ldr	r2, [r3, #16]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	695a      	ldr	r2, [r3, #20]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08a      	sub	sp, #40	@ 0x28
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	d175      	bne.n	8005c84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d002      	beq.n	8005ba4 <HAL_UART_Transmit+0x2c>
 8005b9e:	88fb      	ldrh	r3, [r7, #6]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d101      	bne.n	8005ba8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e06e      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2221      	movs	r2, #33	@ 0x21
 8005bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bb6:	f7fc f80b 	bl	8001bd0 <HAL_GetTick>
 8005bba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	88fa      	ldrh	r2, [r7, #6]
 8005bc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	88fa      	ldrh	r2, [r7, #6]
 8005bc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd0:	d108      	bne.n	8005be4 <HAL_UART_Transmit+0x6c>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d104      	bne.n	8005be4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	61bb      	str	r3, [r7, #24]
 8005be2:	e003      	b.n	8005bec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005be8:	2300      	movs	r3, #0
 8005bea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bec:	e02e      	b.n	8005c4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2180      	movs	r1, #128	@ 0x80
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f000 fbb3 	bl	8006364 <UART_WaitOnFlagUntilTimeout>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d005      	beq.n	8005c10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e03a      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	3302      	adds	r3, #2
 8005c2a:	61bb      	str	r3, [r7, #24]
 8005c2c:	e007      	b.n	8005c3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	781a      	ldrb	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1cb      	bne.n	8005bee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	9300      	str	r3, [sp, #0]
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2140      	movs	r1, #64	@ 0x40
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 fb7f 	bl	8006364 <UART_WaitOnFlagUntilTimeout>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d005      	beq.n	8005c78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e006      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e000      	b.n	8005c86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
  }
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3720      	adds	r7, #32
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b08a      	sub	sp, #40	@ 0x28
 8005c92:	af02      	add	r7, sp, #8
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	603b      	str	r3, [r7, #0]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b20      	cmp	r3, #32
 8005cac:	f040 8081 	bne.w	8005db2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d002      	beq.n	8005cbc <HAL_UART_Receive+0x2e>
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d101      	bne.n	8005cc0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e079      	b.n	8005db4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2222      	movs	r2, #34	@ 0x22
 8005cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cd4:	f7fb ff7c 	bl	8001bd0 <HAL_GetTick>
 8005cd8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	88fa      	ldrh	r2, [r7, #6]
 8005cde:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	88fa      	ldrh	r2, [r7, #6]
 8005ce4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cee:	d108      	bne.n	8005d02 <HAL_UART_Receive+0x74>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d104      	bne.n	8005d02 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	61bb      	str	r3, [r7, #24]
 8005d00:	e003      	b.n	8005d0a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005d0a:	e047      	b.n	8005d9c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2120      	movs	r1, #32
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fb24 	bl	8006364 <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e042      	b.n	8005db4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10c      	bne.n	8005d4e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	3302      	adds	r3, #2
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	e01f      	b.n	8005d8e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d56:	d007      	beq.n	8005d68 <HAL_UART_Receive+0xda>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10a      	bne.n	8005d76 <HAL_UART_Receive+0xe8>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d106      	bne.n	8005d76 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	701a      	strb	r2, [r3, #0]
 8005d74:	e008      	b.n	8005d88 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d82:	b2da      	uxtb	r2, r3
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1b2      	bne.n	8005d0c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2220      	movs	r2, #32
 8005daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005dae:	2300      	movs	r3, #0
 8005db0:	e000      	b.n	8005db4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005db2:	2302      	movs	r3, #2
  }
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3720      	adds	r7, #32
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b0ba      	sub	sp, #232	@ 0xe8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005de8:	2300      	movs	r3, #0
 8005dea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005dfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10f      	bne.n	8005e22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e06:	f003 0320 	and.w	r3, r3, #32
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d009      	beq.n	8005e22 <HAL_UART_IRQHandler+0x66>
 8005e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e12:	f003 0320 	and.w	r3, r3, #32
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d003      	beq.n	8005e22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fbd7 	bl	80065ce <UART_Receive_IT>
      return;
 8005e20:	e273      	b.n	800630a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005e22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f000 80de 	beq.w	8005fe8 <HAL_UART_IRQHandler+0x22c>
 8005e2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d106      	bne.n	8005e46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80d1 	beq.w	8005fe8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00b      	beq.n	8005e6a <HAL_UART_IRQHandler+0xae>
 8005e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e62:	f043 0201 	orr.w	r2, r3, #1
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e6e:	f003 0304 	and.w	r3, r3, #4
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00b      	beq.n	8005e8e <HAL_UART_IRQHandler+0xd2>
 8005e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e7a:	f003 0301 	and.w	r3, r3, #1
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d005      	beq.n	8005e8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e86:	f043 0202 	orr.w	r2, r3, #2
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00b      	beq.n	8005eb2 <HAL_UART_IRQHandler+0xf6>
 8005e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d005      	beq.n	8005eb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eaa:	f043 0204 	orr.w	r2, r3, #4
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb6:	f003 0308 	and.w	r3, r3, #8
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d011      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x126>
 8005ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d105      	bne.n	8005ed6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d005      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eda:	f043 0208 	orr.w	r2, r3, #8
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	f000 820a 	beq.w	8006300 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef0:	f003 0320 	and.w	r3, r3, #32
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d008      	beq.n	8005f0a <HAL_UART_IRQHandler+0x14e>
 8005ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005efc:	f003 0320 	and.w	r3, r3, #32
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 fb62 	bl	80065ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f14:	2b40      	cmp	r3, #64	@ 0x40
 8005f16:	bf0c      	ite	eq
 8005f18:	2301      	moveq	r3, #1
 8005f1a:	2300      	movne	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d103      	bne.n	8005f36 <HAL_UART_IRQHandler+0x17a>
 8005f2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d04f      	beq.n	8005fd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa6d 	bl	8006416 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f46:	2b40      	cmp	r3, #64	@ 0x40
 8005f48:	d141      	bne.n	8005fce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	3314      	adds	r3, #20
 8005f50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3314      	adds	r3, #20
 8005f72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f86:	e841 2300 	strex	r3, r2, [r1]
 8005f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1d9      	bne.n	8005f4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d013      	beq.n	8005fc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa2:	4a8a      	ldr	r2, [pc, #552]	@ (80061cc <HAL_UART_IRQHandler+0x410>)
 8005fa4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fb ffc1 	bl	8001f32 <HAL_DMA_Abort_IT>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d016      	beq.n	8005fe4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fc4:	e00e      	b.n	8005fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f9b6 	bl	8006338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fcc:	e00a      	b.n	8005fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f9b2 	bl	8006338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fd4:	e006      	b.n	8005fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f9ae 	bl	8006338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005fe2:	e18d      	b.n	8006300 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe4:	bf00      	nop
    return;
 8005fe6:	e18b      	b.n	8006300 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	f040 8167 	bne.w	80062c0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ff6:	f003 0310 	and.w	r3, r3, #16
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f000 8160 	beq.w	80062c0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006004:	f003 0310 	and.w	r3, r3, #16
 8006008:	2b00      	cmp	r3, #0
 800600a:	f000 8159 	beq.w	80062c0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800600e:	2300      	movs	r3, #0
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	60bb      	str	r3, [r7, #8]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	60bb      	str	r3, [r7, #8]
 8006022:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602e:	2b40      	cmp	r3, #64	@ 0x40
 8006030:	f040 80ce 	bne.w	80061d0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006040:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 80a9 	beq.w	800619c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800604e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006052:	429a      	cmp	r2, r3
 8006054:	f080 80a2 	bcs.w	800619c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800605e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800606a:	f000 8088 	beq.w	800617e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	330c      	adds	r3, #12
 8006074:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006084:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006088:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800608c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	330c      	adds	r3, #12
 8006096:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800609a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800609e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80060a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80060b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1d9      	bne.n	800606e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	3314      	adds	r3, #20
 80060c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060c4:	e853 3f00 	ldrex	r3, [r3]
 80060c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80060ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060cc:	f023 0301 	bic.w	r3, r3, #1
 80060d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	3314      	adds	r3, #20
 80060da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80060de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80060e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80060e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80060ea:	e841 2300 	strex	r3, r2, [r1]
 80060ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80060f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1e1      	bne.n	80060ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	3314      	adds	r3, #20
 80060fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006100:	e853 3f00 	ldrex	r3, [r3]
 8006104:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006106:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800610c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	3314      	adds	r3, #20
 8006116:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800611a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800611c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006120:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006122:	e841 2300 	strex	r3, r2, [r1]
 8006126:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1e3      	bne.n	80060f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2220      	movs	r2, #32
 8006132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	330c      	adds	r3, #12
 8006142:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006144:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006146:	e853 3f00 	ldrex	r3, [r3]
 800614a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800614c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800614e:	f023 0310 	bic.w	r3, r3, #16
 8006152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	330c      	adds	r3, #12
 800615c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006160:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006162:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006166:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800616e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e3      	bne.n	800613c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006178:	4618      	mov	r0, r3
 800617a:	f7fb fe6a 	bl	8001e52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2202      	movs	r2, #2
 8006182:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800618c:	b29b      	uxth	r3, r3
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	b29b      	uxth	r3, r3
 8006192:	4619      	mov	r1, r3
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f8d9 	bl	800634c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800619a:	e0b3      	b.n	8006304 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061a4:	429a      	cmp	r2, r3
 80061a6:	f040 80ad 	bne.w	8006304 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ae:	69db      	ldr	r3, [r3, #28]
 80061b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061b4:	f040 80a6 	bne.w	8006304 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061c2:	4619      	mov	r1, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f8c1 	bl	800634c <HAL_UARTEx_RxEventCallback>
      return;
 80061ca:	e09b      	b.n	8006304 <HAL_UART_IRQHandler+0x548>
 80061cc:	080064dd 	.word	0x080064dd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061d8:	b29b      	uxth	r3, r3
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	f000 808e 	beq.w	8006308 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80061ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 8089 	beq.w	8006308 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	330c      	adds	r3, #12
 80061fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006200:	e853 3f00 	ldrex	r3, [r3]
 8006204:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006208:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800620c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800621a:	647a      	str	r2, [r7, #68]	@ 0x44
 800621c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006220:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006222:	e841 2300 	strex	r3, r2, [r1]
 8006226:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1e3      	bne.n	80061f6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	3314      	adds	r3, #20
 8006234:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	623b      	str	r3, [r7, #32]
   return(result);
 800623e:	6a3b      	ldr	r3, [r7, #32]
 8006240:	f023 0301 	bic.w	r3, r3, #1
 8006244:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3314      	adds	r3, #20
 800624e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006252:	633a      	str	r2, [r7, #48]	@ 0x30
 8006254:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006256:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006258:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800625a:	e841 2300 	strex	r3, r2, [r1]
 800625e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1e3      	bne.n	800622e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	330c      	adds	r3, #12
 800627a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	e853 3f00 	ldrex	r3, [r3]
 8006282:	60fb      	str	r3, [r7, #12]
   return(result);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f023 0310 	bic.w	r3, r3, #16
 800628a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	330c      	adds	r3, #12
 8006294:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006298:	61fa      	str	r2, [r7, #28]
 800629a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629c:	69b9      	ldr	r1, [r7, #24]
 800629e:	69fa      	ldr	r2, [r7, #28]
 80062a0:	e841 2300 	strex	r3, r2, [r1]
 80062a4:	617b      	str	r3, [r7, #20]
   return(result);
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1e3      	bne.n	8006274 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062b6:	4619      	mov	r1, r3
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 f847 	bl	800634c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062be:	e023      	b.n	8006308 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d009      	beq.n	80062e0 <HAL_UART_IRQHandler+0x524>
 80062cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d003      	beq.n	80062e0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 f910 	bl	80064fe <UART_Transmit_IT>
    return;
 80062de:	e014      	b.n	800630a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00e      	beq.n	800630a <HAL_UART_IRQHandler+0x54e>
 80062ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d008      	beq.n	800630a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f950 	bl	800659e <UART_EndTransmit_IT>
    return;
 80062fe:	e004      	b.n	800630a <HAL_UART_IRQHandler+0x54e>
    return;
 8006300:	bf00      	nop
 8006302:	e002      	b.n	800630a <HAL_UART_IRQHandler+0x54e>
      return;
 8006304:	bf00      	nop
 8006306:	e000      	b.n	800630a <HAL_UART_IRQHandler+0x54e>
      return;
 8006308:	bf00      	nop
  }
}
 800630a:	37e8      	adds	r7, #232	@ 0xe8
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	460b      	mov	r3, r1
 8006356:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006374:	e03b      	b.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006376:	6a3b      	ldr	r3, [r7, #32]
 8006378:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800637c:	d037      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800637e:	f7fb fc27 	bl	8001bd0 <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	6a3a      	ldr	r2, [r7, #32]
 800638a:	429a      	cmp	r2, r3
 800638c:	d302      	bcc.n	8006394 <UART_WaitOnFlagUntilTimeout+0x30>
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d101      	bne.n	8006398 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e03a      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d023      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	2b80      	cmp	r3, #128	@ 0x80
 80063aa:	d020      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2b40      	cmp	r3, #64	@ 0x40
 80063b0:	d01d      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0308 	and.w	r3, r3, #8
 80063bc:	2b08      	cmp	r3, #8
 80063be:	d116      	bne.n	80063ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 f81d 	bl	8006416 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2208      	movs	r2, #8
 80063e0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e00f      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4013      	ands	r3, r2
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	bf0c      	ite	eq
 80063fe:	2301      	moveq	r3, #1
 8006400:	2300      	movne	r3, #0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	461a      	mov	r2, r3
 8006406:	79fb      	ldrb	r3, [r7, #7]
 8006408:	429a      	cmp	r2, r3
 800640a:	d0b4      	beq.n	8006376 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006416:	b480      	push	{r7}
 8006418:	b095      	sub	sp, #84	@ 0x54
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	330c      	adds	r3, #12
 8006424:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800642e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006430:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006434:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	330c      	adds	r3, #12
 800643c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800643e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006440:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006444:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800644c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e5      	bne.n	800641e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	3314      	adds	r3, #20
 8006458:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	e853 3f00 	ldrex	r3, [r3]
 8006460:	61fb      	str	r3, [r7, #28]
   return(result);
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	f023 0301 	bic.w	r3, r3, #1
 8006468:	64bb      	str	r3, [r7, #72]	@ 0x48
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	3314      	adds	r3, #20
 8006470:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006474:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006476:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800647a:	e841 2300 	strex	r3, r2, [r1]
 800647e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	d1e5      	bne.n	8006452 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648a:	2b01      	cmp	r3, #1
 800648c:	d119      	bne.n	80064c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	330c      	adds	r3, #12
 8006494:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	60bb      	str	r3, [r7, #8]
   return(result);
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	f023 0310 	bic.w	r3, r3, #16
 80064a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	330c      	adds	r3, #12
 80064ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064ae:	61ba      	str	r2, [r7, #24]
 80064b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	6979      	ldr	r1, [r7, #20]
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	613b      	str	r3, [r7, #16]
   return(result);
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1e5      	bne.n	800648e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064d0:	bf00      	nop
 80064d2:	3754      	adds	r7, #84	@ 0x54
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f7ff ff21 	bl	8006338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064f6:	bf00      	nop
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064fe:	b480      	push	{r7}
 8006500:	b085      	sub	sp, #20
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b21      	cmp	r3, #33	@ 0x21
 8006510:	d13e      	bne.n	8006590 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800651a:	d114      	bne.n	8006546 <UART_Transmit_IT+0x48>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d110      	bne.n	8006546 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006538:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1b      	ldr	r3, [r3, #32]
 800653e:	1c9a      	adds	r2, r3, #2
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	621a      	str	r2, [r3, #32]
 8006544:	e008      	b.n	8006558 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	1c59      	adds	r1, r3, #1
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	6211      	str	r1, [r2, #32]
 8006550:	781a      	ldrb	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800655c:	b29b      	uxth	r3, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	b29b      	uxth	r3, r3
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	4619      	mov	r1, r3
 8006566:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10f      	bne.n	800658c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800657a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68da      	ldr	r2, [r3, #12]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800658a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e000      	b.n	8006592 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006590:	2302      	movs	r3, #2
  }
}
 8006592:	4618      	mov	r0, r3
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr

0800659e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b082      	sub	sp, #8
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2220      	movs	r2, #32
 80065ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7ff fea6 	bl	8006310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b08c      	sub	sp, #48	@ 0x30
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80065da:	2300      	movs	r3, #0
 80065dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b22      	cmp	r3, #34	@ 0x22
 80065e8:	f040 80aa 	bne.w	8006740 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f4:	d115      	bne.n	8006622 <UART_Receive_IT+0x54>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d111      	bne.n	8006622 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	b29b      	uxth	r3, r3
 800660c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006610:	b29a      	uxth	r2, r3
 8006612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006614:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661a:	1c9a      	adds	r2, r3, #2
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006620:	e024      	b.n	800666c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006626:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006630:	d007      	beq.n	8006642 <UART_Receive_IT+0x74>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10a      	bne.n	8006650 <UART_Receive_IT+0x82>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d106      	bne.n	8006650 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	b2da      	uxtb	r2, r3
 800664a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800664c:	701a      	strb	r2, [r3, #0]
 800664e:	e008      	b.n	8006662 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	b2db      	uxtb	r3, r3
 8006658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800665c:	b2da      	uxtb	r2, r3
 800665e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006660:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006670:	b29b      	uxth	r3, r3
 8006672:	3b01      	subs	r3, #1
 8006674:	b29b      	uxth	r3, r3
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	4619      	mov	r1, r3
 800667a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800667c:	2b00      	cmp	r3, #0
 800667e:	d15d      	bne.n	800673c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68da      	ldr	r2, [r3, #12]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0220 	bic.w	r2, r2, #32
 800668e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800669e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695a      	ldr	r2, [r3, #20]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 0201 	bic.w	r2, r2, #1
 80066ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2220      	movs	r2, #32
 80066b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d135      	bne.n	8006732 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	330c      	adds	r3, #12
 80066d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	613b      	str	r3, [r7, #16]
   return(result);
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	f023 0310 	bic.w	r3, r3, #16
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	330c      	adds	r3, #12
 80066ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066ec:	623a      	str	r2, [r7, #32]
 80066ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	69f9      	ldr	r1, [r7, #28]
 80066f2:	6a3a      	ldr	r2, [r7, #32]
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e5      	bne.n	80066cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0310 	and.w	r3, r3, #16
 800670a:	2b10      	cmp	r3, #16
 800670c:	d10a      	bne.n	8006724 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800670e:	2300      	movs	r3, #0
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	60fb      	str	r3, [r7, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006728:	4619      	mov	r1, r3
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff fe0e 	bl	800634c <HAL_UARTEx_RxEventCallback>
 8006730:	e002      	b.n	8006738 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fdf6 	bl	8006324 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006738:	2300      	movs	r3, #0
 800673a:	e002      	b.n	8006742 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800673c:	2300      	movs	r3, #0
 800673e:	e000      	b.n	8006742 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006740:	2302      	movs	r3, #2
  }
}
 8006742:	4618      	mov	r0, r3
 8006744:	3730      	adds	r7, #48	@ 0x30
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
	...

0800674c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800674c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006750:	b0c0      	sub	sp, #256	@ 0x100
 8006752:	af00      	add	r7, sp, #0
 8006754:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006768:	68d9      	ldr	r1, [r3, #12]
 800676a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	ea40 0301 	orr.w	r3, r0, r1
 8006774:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	431a      	orrs	r2, r3
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	431a      	orrs	r2, r3
 800678c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006790:	69db      	ldr	r3, [r3, #28]
 8006792:	4313      	orrs	r3, r2
 8006794:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80067a4:	f021 010c 	bic.w	r1, r1, #12
 80067a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067b2:	430b      	orrs	r3, r1
 80067b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80067c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c6:	6999      	ldr	r1, [r3, #24]
 80067c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	ea40 0301 	orr.w	r3, r0, r1
 80067d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	4b8f      	ldr	r3, [pc, #572]	@ (8006a18 <UART_SetConfig+0x2cc>)
 80067dc:	429a      	cmp	r2, r3
 80067de:	d005      	beq.n	80067ec <UART_SetConfig+0xa0>
 80067e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	4b8d      	ldr	r3, [pc, #564]	@ (8006a1c <UART_SetConfig+0x2d0>)
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d104      	bne.n	80067f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067ec:	f7fe f8f0 	bl	80049d0 <HAL_RCC_GetPCLK2Freq>
 80067f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067f4:	e003      	b.n	80067fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067f6:	f7fe f8d7 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 80067fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006802:	69db      	ldr	r3, [r3, #28]
 8006804:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006808:	f040 810c 	bne.w	8006a24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800680c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006810:	2200      	movs	r2, #0
 8006812:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006816:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800681a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800681e:	4622      	mov	r2, r4
 8006820:	462b      	mov	r3, r5
 8006822:	1891      	adds	r1, r2, r2
 8006824:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006826:	415b      	adcs	r3, r3
 8006828:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800682a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800682e:	4621      	mov	r1, r4
 8006830:	eb12 0801 	adds.w	r8, r2, r1
 8006834:	4629      	mov	r1, r5
 8006836:	eb43 0901 	adc.w	r9, r3, r1
 800683a:	f04f 0200 	mov.w	r2, #0
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800684a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800684e:	4690      	mov	r8, r2
 8006850:	4699      	mov	r9, r3
 8006852:	4623      	mov	r3, r4
 8006854:	eb18 0303 	adds.w	r3, r8, r3
 8006858:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800685c:	462b      	mov	r3, r5
 800685e:	eb49 0303 	adc.w	r3, r9, r3
 8006862:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006872:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006876:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800687a:	460b      	mov	r3, r1
 800687c:	18db      	adds	r3, r3, r3
 800687e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006880:	4613      	mov	r3, r2
 8006882:	eb42 0303 	adc.w	r3, r2, r3
 8006886:	657b      	str	r3, [r7, #84]	@ 0x54
 8006888:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800688c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006890:	f7f9 fcf6 	bl	8000280 <__aeabi_uldivmod>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4b61      	ldr	r3, [pc, #388]	@ (8006a20 <UART_SetConfig+0x2d4>)
 800689a:	fba3 2302 	umull	r2, r3, r3, r2
 800689e:	095b      	lsrs	r3, r3, #5
 80068a0:	011c      	lsls	r4, r3, #4
 80068a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068a6:	2200      	movs	r2, #0
 80068a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80068b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80068b4:	4642      	mov	r2, r8
 80068b6:	464b      	mov	r3, r9
 80068b8:	1891      	adds	r1, r2, r2
 80068ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80068bc:	415b      	adcs	r3, r3
 80068be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80068c4:	4641      	mov	r1, r8
 80068c6:	eb12 0a01 	adds.w	sl, r2, r1
 80068ca:	4649      	mov	r1, r9
 80068cc:	eb43 0b01 	adc.w	fp, r3, r1
 80068d0:	f04f 0200 	mov.w	r2, #0
 80068d4:	f04f 0300 	mov.w	r3, #0
 80068d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068e4:	4692      	mov	sl, r2
 80068e6:	469b      	mov	fp, r3
 80068e8:	4643      	mov	r3, r8
 80068ea:	eb1a 0303 	adds.w	r3, sl, r3
 80068ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068f2:	464b      	mov	r3, r9
 80068f4:	eb4b 0303 	adc.w	r3, fp, r3
 80068f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80068fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006908:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800690c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006910:	460b      	mov	r3, r1
 8006912:	18db      	adds	r3, r3, r3
 8006914:	643b      	str	r3, [r7, #64]	@ 0x40
 8006916:	4613      	mov	r3, r2
 8006918:	eb42 0303 	adc.w	r3, r2, r3
 800691c:	647b      	str	r3, [r7, #68]	@ 0x44
 800691e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006922:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006926:	f7f9 fcab 	bl	8000280 <__aeabi_uldivmod>
 800692a:	4602      	mov	r2, r0
 800692c:	460b      	mov	r3, r1
 800692e:	4611      	mov	r1, r2
 8006930:	4b3b      	ldr	r3, [pc, #236]	@ (8006a20 <UART_SetConfig+0x2d4>)
 8006932:	fba3 2301 	umull	r2, r3, r3, r1
 8006936:	095b      	lsrs	r3, r3, #5
 8006938:	2264      	movs	r2, #100	@ 0x64
 800693a:	fb02 f303 	mul.w	r3, r2, r3
 800693e:	1acb      	subs	r3, r1, r3
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006946:	4b36      	ldr	r3, [pc, #216]	@ (8006a20 <UART_SetConfig+0x2d4>)
 8006948:	fba3 2302 	umull	r2, r3, r3, r2
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	005b      	lsls	r3, r3, #1
 8006950:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006954:	441c      	add	r4, r3
 8006956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800695a:	2200      	movs	r2, #0
 800695c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006960:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006964:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006968:	4642      	mov	r2, r8
 800696a:	464b      	mov	r3, r9
 800696c:	1891      	adds	r1, r2, r2
 800696e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006970:	415b      	adcs	r3, r3
 8006972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006974:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006978:	4641      	mov	r1, r8
 800697a:	1851      	adds	r1, r2, r1
 800697c:	6339      	str	r1, [r7, #48]	@ 0x30
 800697e:	4649      	mov	r1, r9
 8006980:	414b      	adcs	r3, r1
 8006982:	637b      	str	r3, [r7, #52]	@ 0x34
 8006984:	f04f 0200 	mov.w	r2, #0
 8006988:	f04f 0300 	mov.w	r3, #0
 800698c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006990:	4659      	mov	r1, fp
 8006992:	00cb      	lsls	r3, r1, #3
 8006994:	4651      	mov	r1, sl
 8006996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800699a:	4651      	mov	r1, sl
 800699c:	00ca      	lsls	r2, r1, #3
 800699e:	4610      	mov	r0, r2
 80069a0:	4619      	mov	r1, r3
 80069a2:	4603      	mov	r3, r0
 80069a4:	4642      	mov	r2, r8
 80069a6:	189b      	adds	r3, r3, r2
 80069a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069ac:	464b      	mov	r3, r9
 80069ae:	460a      	mov	r2, r1
 80069b0:	eb42 0303 	adc.w	r3, r2, r3
 80069b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80069cc:	460b      	mov	r3, r1
 80069ce:	18db      	adds	r3, r3, r3
 80069d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069d2:	4613      	mov	r3, r2
 80069d4:	eb42 0303 	adc.w	r3, r2, r3
 80069d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80069e2:	f7f9 fc4d 	bl	8000280 <__aeabi_uldivmod>
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006a20 <UART_SetConfig+0x2d4>)
 80069ec:	fba3 1302 	umull	r1, r3, r3, r2
 80069f0:	095b      	lsrs	r3, r3, #5
 80069f2:	2164      	movs	r1, #100	@ 0x64
 80069f4:	fb01 f303 	mul.w	r3, r1, r3
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	3332      	adds	r3, #50	@ 0x32
 80069fe:	4a08      	ldr	r2, [pc, #32]	@ (8006a20 <UART_SetConfig+0x2d4>)
 8006a00:	fba2 2303 	umull	r2, r3, r2, r3
 8006a04:	095b      	lsrs	r3, r3, #5
 8006a06:	f003 0207 	and.w	r2, r3, #7
 8006a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4422      	add	r2, r4
 8006a12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a14:	e106      	b.n	8006c24 <UART_SetConfig+0x4d8>
 8006a16:	bf00      	nop
 8006a18:	40011000 	.word	0x40011000
 8006a1c:	40011400 	.word	0x40011400
 8006a20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a36:	4642      	mov	r2, r8
 8006a38:	464b      	mov	r3, r9
 8006a3a:	1891      	adds	r1, r2, r2
 8006a3c:	6239      	str	r1, [r7, #32]
 8006a3e:	415b      	adcs	r3, r3
 8006a40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a46:	4641      	mov	r1, r8
 8006a48:	1854      	adds	r4, r2, r1
 8006a4a:	4649      	mov	r1, r9
 8006a4c:	eb43 0501 	adc.w	r5, r3, r1
 8006a50:	f04f 0200 	mov.w	r2, #0
 8006a54:	f04f 0300 	mov.w	r3, #0
 8006a58:	00eb      	lsls	r3, r5, #3
 8006a5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a5e:	00e2      	lsls	r2, r4, #3
 8006a60:	4614      	mov	r4, r2
 8006a62:	461d      	mov	r5, r3
 8006a64:	4643      	mov	r3, r8
 8006a66:	18e3      	adds	r3, r4, r3
 8006a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a6c:	464b      	mov	r3, r9
 8006a6e:	eb45 0303 	adc.w	r3, r5, r3
 8006a72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	f04f 0300 	mov.w	r3, #0
 8006a8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a92:	4629      	mov	r1, r5
 8006a94:	008b      	lsls	r3, r1, #2
 8006a96:	4621      	mov	r1, r4
 8006a98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	008a      	lsls	r2, r1, #2
 8006aa0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006aa4:	f7f9 fbec 	bl	8000280 <__aeabi_uldivmod>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	4b60      	ldr	r3, [pc, #384]	@ (8006c30 <UART_SetConfig+0x4e4>)
 8006aae:	fba3 2302 	umull	r2, r3, r3, r2
 8006ab2:	095b      	lsrs	r3, r3, #5
 8006ab4:	011c      	lsls	r4, r3, #4
 8006ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ac0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006ac4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ac8:	4642      	mov	r2, r8
 8006aca:	464b      	mov	r3, r9
 8006acc:	1891      	adds	r1, r2, r2
 8006ace:	61b9      	str	r1, [r7, #24]
 8006ad0:	415b      	adcs	r3, r3
 8006ad2:	61fb      	str	r3, [r7, #28]
 8006ad4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ad8:	4641      	mov	r1, r8
 8006ada:	1851      	adds	r1, r2, r1
 8006adc:	6139      	str	r1, [r7, #16]
 8006ade:	4649      	mov	r1, r9
 8006ae0:	414b      	adcs	r3, r1
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	f04f 0200 	mov.w	r2, #0
 8006ae8:	f04f 0300 	mov.w	r3, #0
 8006aec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006af0:	4659      	mov	r1, fp
 8006af2:	00cb      	lsls	r3, r1, #3
 8006af4:	4651      	mov	r1, sl
 8006af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006afa:	4651      	mov	r1, sl
 8006afc:	00ca      	lsls	r2, r1, #3
 8006afe:	4610      	mov	r0, r2
 8006b00:	4619      	mov	r1, r3
 8006b02:	4603      	mov	r3, r0
 8006b04:	4642      	mov	r2, r8
 8006b06:	189b      	adds	r3, r3, r2
 8006b08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	460a      	mov	r2, r1
 8006b10:	eb42 0303 	adc.w	r3, r2, r3
 8006b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b24:	f04f 0200 	mov.w	r2, #0
 8006b28:	f04f 0300 	mov.w	r3, #0
 8006b2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b30:	4649      	mov	r1, r9
 8006b32:	008b      	lsls	r3, r1, #2
 8006b34:	4641      	mov	r1, r8
 8006b36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b3a:	4641      	mov	r1, r8
 8006b3c:	008a      	lsls	r2, r1, #2
 8006b3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b42:	f7f9 fb9d 	bl	8000280 <__aeabi_uldivmod>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	4b38      	ldr	r3, [pc, #224]	@ (8006c30 <UART_SetConfig+0x4e4>)
 8006b4e:	fba3 2301 	umull	r2, r3, r3, r1
 8006b52:	095b      	lsrs	r3, r3, #5
 8006b54:	2264      	movs	r2, #100	@ 0x64
 8006b56:	fb02 f303 	mul.w	r3, r2, r3
 8006b5a:	1acb      	subs	r3, r1, r3
 8006b5c:	011b      	lsls	r3, r3, #4
 8006b5e:	3332      	adds	r3, #50	@ 0x32
 8006b60:	4a33      	ldr	r2, [pc, #204]	@ (8006c30 <UART_SetConfig+0x4e4>)
 8006b62:	fba2 2303 	umull	r2, r3, r2, r3
 8006b66:	095b      	lsrs	r3, r3, #5
 8006b68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b6c:	441c      	add	r4, r3
 8006b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b72:	2200      	movs	r2, #0
 8006b74:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b76:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b7c:	4642      	mov	r2, r8
 8006b7e:	464b      	mov	r3, r9
 8006b80:	1891      	adds	r1, r2, r2
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	415b      	adcs	r3, r3
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b8c:	4641      	mov	r1, r8
 8006b8e:	1851      	adds	r1, r2, r1
 8006b90:	6039      	str	r1, [r7, #0]
 8006b92:	4649      	mov	r1, r9
 8006b94:	414b      	adcs	r3, r1
 8006b96:	607b      	str	r3, [r7, #4]
 8006b98:	f04f 0200 	mov.w	r2, #0
 8006b9c:	f04f 0300 	mov.w	r3, #0
 8006ba0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ba4:	4659      	mov	r1, fp
 8006ba6:	00cb      	lsls	r3, r1, #3
 8006ba8:	4651      	mov	r1, sl
 8006baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bae:	4651      	mov	r1, sl
 8006bb0:	00ca      	lsls	r2, r1, #3
 8006bb2:	4610      	mov	r0, r2
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	4642      	mov	r2, r8
 8006bba:	189b      	adds	r3, r3, r2
 8006bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bbe:	464b      	mov	r3, r9
 8006bc0:	460a      	mov	r2, r1
 8006bc2:	eb42 0303 	adc.w	r3, r2, r3
 8006bc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bd2:	667a      	str	r2, [r7, #100]	@ 0x64
 8006bd4:	f04f 0200 	mov.w	r2, #0
 8006bd8:	f04f 0300 	mov.w	r3, #0
 8006bdc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006be0:	4649      	mov	r1, r9
 8006be2:	008b      	lsls	r3, r1, #2
 8006be4:	4641      	mov	r1, r8
 8006be6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bea:	4641      	mov	r1, r8
 8006bec:	008a      	lsls	r2, r1, #2
 8006bee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006bf2:	f7f9 fb45 	bl	8000280 <__aeabi_uldivmod>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006c30 <UART_SetConfig+0x4e4>)
 8006bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8006c00:	095b      	lsrs	r3, r3, #5
 8006c02:	2164      	movs	r1, #100	@ 0x64
 8006c04:	fb01 f303 	mul.w	r3, r1, r3
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	011b      	lsls	r3, r3, #4
 8006c0c:	3332      	adds	r3, #50	@ 0x32
 8006c0e:	4a08      	ldr	r2, [pc, #32]	@ (8006c30 <UART_SetConfig+0x4e4>)
 8006c10:	fba2 2303 	umull	r2, r3, r2, r3
 8006c14:	095b      	lsrs	r3, r3, #5
 8006c16:	f003 020f 	and.w	r2, r3, #15
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4422      	add	r2, r4
 8006c22:	609a      	str	r2, [r3, #8]
}
 8006c24:	bf00      	nop
 8006c26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c30:	51eb851f 	.word	0x51eb851f

08006c34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c34:	b084      	sub	sp, #16
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	f107 001c 	add.w	r0, r7, #28
 8006c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d123      	bne.n	8006c96 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d105      	bne.n	8006c8a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f001 fae8 	bl	8008260 <USB_CoreReset>
 8006c90:	4603      	mov	r3, r0
 8006c92:	73fb      	strb	r3, [r7, #15]
 8006c94:	e01b      	b.n	8006cce <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f001 fadc 	bl	8008260 <USB_CoreReset>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006cac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d106      	bne.n	8006cc2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	639a      	str	r2, [r3, #56]	@ 0x38
 8006cc0:	e005      	b.n	8006cce <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006cce:	7fbb      	ldrb	r3, [r7, #30]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d10b      	bne.n	8006cec <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f043 0206 	orr.w	r2, r3, #6
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	f043 0220 	orr.w	r2, r3, #32
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cf8:	b004      	add	sp, #16
 8006cfa:	4770      	bx	lr

08006cfc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	4613      	mov	r3, r2
 8006d08:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006d0a:	79fb      	ldrb	r3, [r7, #7]
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d165      	bne.n	8006ddc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	4a41      	ldr	r2, [pc, #260]	@ (8006e18 <USB_SetTurnaroundTime+0x11c>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d906      	bls.n	8006d26 <USB_SetTurnaroundTime+0x2a>
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4a40      	ldr	r2, [pc, #256]	@ (8006e1c <USB_SetTurnaroundTime+0x120>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d202      	bcs.n	8006d26 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006d20:	230f      	movs	r3, #15
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	e062      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	4a3c      	ldr	r2, [pc, #240]	@ (8006e1c <USB_SetTurnaroundTime+0x120>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d306      	bcc.n	8006d3c <USB_SetTurnaroundTime+0x40>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	4a3b      	ldr	r2, [pc, #236]	@ (8006e20 <USB_SetTurnaroundTime+0x124>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d202      	bcs.n	8006d3c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006d36:	230e      	movs	r3, #14
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	e057      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4a38      	ldr	r2, [pc, #224]	@ (8006e20 <USB_SetTurnaroundTime+0x124>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d306      	bcc.n	8006d52 <USB_SetTurnaroundTime+0x56>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	4a37      	ldr	r2, [pc, #220]	@ (8006e24 <USB_SetTurnaroundTime+0x128>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d202      	bcs.n	8006d52 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006d4c:	230d      	movs	r3, #13
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	e04c      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	4a33      	ldr	r2, [pc, #204]	@ (8006e24 <USB_SetTurnaroundTime+0x128>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d306      	bcc.n	8006d68 <USB_SetTurnaroundTime+0x6c>
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	4a32      	ldr	r2, [pc, #200]	@ (8006e28 <USB_SetTurnaroundTime+0x12c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d802      	bhi.n	8006d68 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006d62:	230c      	movs	r3, #12
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	e041      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	4a2f      	ldr	r2, [pc, #188]	@ (8006e28 <USB_SetTurnaroundTime+0x12c>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d906      	bls.n	8006d7e <USB_SetTurnaroundTime+0x82>
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4a2e      	ldr	r2, [pc, #184]	@ (8006e2c <USB_SetTurnaroundTime+0x130>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d802      	bhi.n	8006d7e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006d78:	230b      	movs	r3, #11
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	e036      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	4a2a      	ldr	r2, [pc, #168]	@ (8006e2c <USB_SetTurnaroundTime+0x130>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d906      	bls.n	8006d94 <USB_SetTurnaroundTime+0x98>
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	4a29      	ldr	r2, [pc, #164]	@ (8006e30 <USB_SetTurnaroundTime+0x134>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d802      	bhi.n	8006d94 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006d8e:	230a      	movs	r3, #10
 8006d90:	617b      	str	r3, [r7, #20]
 8006d92:	e02b      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	4a26      	ldr	r2, [pc, #152]	@ (8006e30 <USB_SetTurnaroundTime+0x134>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d906      	bls.n	8006daa <USB_SetTurnaroundTime+0xae>
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4a25      	ldr	r2, [pc, #148]	@ (8006e34 <USB_SetTurnaroundTime+0x138>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d202      	bcs.n	8006daa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006da4:	2309      	movs	r3, #9
 8006da6:	617b      	str	r3, [r7, #20]
 8006da8:	e020      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	4a21      	ldr	r2, [pc, #132]	@ (8006e34 <USB_SetTurnaroundTime+0x138>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d306      	bcc.n	8006dc0 <USB_SetTurnaroundTime+0xc4>
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	4a20      	ldr	r2, [pc, #128]	@ (8006e38 <USB_SetTurnaroundTime+0x13c>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d802      	bhi.n	8006dc0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006dba:	2308      	movs	r3, #8
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	e015      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e38 <USB_SetTurnaroundTime+0x13c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d906      	bls.n	8006dd6 <USB_SetTurnaroundTime+0xda>
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4a1c      	ldr	r2, [pc, #112]	@ (8006e3c <USB_SetTurnaroundTime+0x140>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d202      	bcs.n	8006dd6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006dd0:	2307      	movs	r3, #7
 8006dd2:	617b      	str	r3, [r7, #20]
 8006dd4:	e00a      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006dd6:	2306      	movs	r3, #6
 8006dd8:	617b      	str	r3, [r7, #20]
 8006dda:	e007      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ddc:	79fb      	ldrb	r3, [r7, #7]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d102      	bne.n	8006de8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006de2:	2309      	movs	r3, #9
 8006de4:	617b      	str	r3, [r7, #20]
 8006de6:	e001      	b.n	8006dec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006de8:	2309      	movs	r3, #9
 8006dea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	029b      	lsls	r3, r3, #10
 8006e00:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006e04:	431a      	orrs	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr
 8006e18:	00d8acbf 	.word	0x00d8acbf
 8006e1c:	00e4e1c0 	.word	0x00e4e1c0
 8006e20:	00f42400 	.word	0x00f42400
 8006e24:	01067380 	.word	0x01067380
 8006e28:	011a499f 	.word	0x011a499f
 8006e2c:	01312cff 	.word	0x01312cff
 8006e30:	014ca43f 	.word	0x014ca43f
 8006e34:	016e3600 	.word	0x016e3600
 8006e38:	01a6ab1f 	.word	0x01a6ab1f
 8006e3c:	01e84800 	.word	0x01e84800

08006e40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f043 0201 	orr.w	r2, r3, #1
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	370c      	adds	r7, #12
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr

08006e62 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e62:	b480      	push	{r7}
 8006e64:	b083      	sub	sp, #12
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f023 0201 	bic.w	r2, r3, #1
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d115      	bne.n	8006ed2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006eb2:	200a      	movs	r0, #10
 8006eb4:	f7fa fe98 	bl	8001be8 <HAL_Delay>
      ms += 10U;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	330a      	adds	r3, #10
 8006ebc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f001 f93f 	bl	8008142 <USB_GetMode>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d01e      	beq.n	8006f08 <USB_SetCurrentMode+0x84>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ece:	d9f0      	bls.n	8006eb2 <USB_SetCurrentMode+0x2e>
 8006ed0:	e01a      	b.n	8006f08 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ed2:	78fb      	ldrb	r3, [r7, #3]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d115      	bne.n	8006f04 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ee4:	200a      	movs	r0, #10
 8006ee6:	f7fa fe7f 	bl	8001be8 <HAL_Delay>
      ms += 10U;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	330a      	adds	r3, #10
 8006eee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f001 f926 	bl	8008142 <USB_GetMode>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d005      	beq.n	8006f08 <USB_SetCurrentMode+0x84>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f00:	d9f0      	bls.n	8006ee4 <USB_SetCurrentMode+0x60>
 8006f02:	e001      	b.n	8006f08 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e005      	b.n	8006f14 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2bc8      	cmp	r3, #200	@ 0xc8
 8006f0c:	d101      	bne.n	8006f12 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e000      	b.n	8006f14 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f1c:	b084      	sub	sp, #16
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b086      	sub	sp, #24
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006f2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f36:	2300      	movs	r3, #0
 8006f38:	613b      	str	r3, [r7, #16]
 8006f3a:	e009      	b.n	8006f50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	3340      	adds	r3, #64	@ 0x40
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	2200      	movs	r2, #0
 8006f48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	613b      	str	r3, [r7, #16]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	2b0e      	cmp	r3, #14
 8006f54:	d9f2      	bls.n	8006f3c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d11c      	bne.n	8006f98 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f6c:	f043 0302 	orr.w	r3, r3, #2
 8006f70:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f82:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f8e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f96:	e00b      	b.n	8006fb0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f9c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	2300      	movs	r3, #0
 8006fba:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fbc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d10d      	bne.n	8006fe0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006fc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006fcc:	2100      	movs	r1, #0
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f968 	bl	80072a4 <USB_SetDevSpeed>
 8006fd4:	e008      	b.n	8006fe8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006fd6:	2101      	movs	r1, #1
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 f963 	bl	80072a4 <USB_SetDevSpeed>
 8006fde:	e003      	b.n	8006fe8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fe0:	2103      	movs	r1, #3
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f95e 	bl	80072a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fe8:	2110      	movs	r1, #16
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f8fa 	bl	80071e4 <USB_FlushTxFifo>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f924 	bl	8007248 <USB_FlushRxFifo>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007010:	461a      	mov	r2, r3
 8007012:	2300      	movs	r3, #0
 8007014:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800701c:	461a      	mov	r2, r3
 800701e:	2300      	movs	r3, #0
 8007020:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007028:	461a      	mov	r2, r3
 800702a:	2300      	movs	r3, #0
 800702c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800702e:	2300      	movs	r3, #0
 8007030:	613b      	str	r3, [r7, #16]
 8007032:	e043      	b.n	80070bc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	015a      	lsls	r2, r3, #5
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4413      	add	r3, r2
 800703c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007046:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800704a:	d118      	bne.n	800707e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10a      	bne.n	8007068 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	015a      	lsls	r2, r3, #5
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	4413      	add	r3, r2
 800705a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800705e:	461a      	mov	r2, r3
 8007060:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	e013      	b.n	8007090 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007074:	461a      	mov	r2, r3
 8007076:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	e008      	b.n	8007090 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800708a:	461a      	mov	r2, r3
 800708c:	2300      	movs	r3, #0
 800708e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	015a      	lsls	r2, r3, #5
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	4413      	add	r3, r2
 8007098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800709c:	461a      	mov	r2, r3
 800709e:	2300      	movs	r3, #0
 80070a0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ae:	461a      	mov	r2, r3
 80070b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	3301      	adds	r3, #1
 80070ba:	613b      	str	r3, [r7, #16]
 80070bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80070c0:	461a      	mov	r2, r3
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d3b5      	bcc.n	8007034 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070c8:	2300      	movs	r3, #0
 80070ca:	613b      	str	r3, [r7, #16]
 80070cc:	e043      	b.n	8007156 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	015a      	lsls	r2, r3, #5
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	4413      	add	r3, r2
 80070d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070e4:	d118      	bne.n	8007118 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	015a      	lsls	r2, r3, #5
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	4413      	add	r3, r2
 80070f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f8:	461a      	mov	r2, r3
 80070fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070fe:	6013      	str	r3, [r2, #0]
 8007100:	e013      	b.n	800712a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800710e:	461a      	mov	r2, r3
 8007110:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007114:	6013      	str	r3, [r2, #0]
 8007116:	e008      	b.n	800712a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	015a      	lsls	r2, r3, #5
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4413      	add	r3, r2
 8007120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007124:	461a      	mov	r2, r3
 8007126:	2300      	movs	r3, #0
 8007128:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4413      	add	r3, r2
 8007132:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007136:	461a      	mov	r2, r3
 8007138:	2300      	movs	r3, #0
 800713a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	4413      	add	r3, r2
 8007144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007148:	461a      	mov	r2, r3
 800714a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800714e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	3301      	adds	r3, #1
 8007154:	613b      	str	r3, [r7, #16]
 8007156:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800715a:	461a      	mov	r2, r3
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	4293      	cmp	r3, r2
 8007160:	d3b5      	bcc.n	80070ce <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007170:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007174:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007182:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007184:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007188:	2b00      	cmp	r3, #0
 800718a:	d105      	bne.n	8007198 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	f043 0210 	orr.w	r2, r3, #16
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	699a      	ldr	r2, [r3, #24]
 800719c:	4b10      	ldr	r3, [pc, #64]	@ (80071e0 <USB_DevInit+0x2c4>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80071a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d005      	beq.n	80071b8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	f043 0208 	orr.w	r2, r3, #8
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80071b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d107      	bne.n	80071d0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071c8:	f043 0304 	orr.w	r3, r3, #4
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80071d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071dc:	b004      	add	sp, #16
 80071de:	4770      	bx	lr
 80071e0:	803c3800 	.word	0x803c3800

080071e4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	3301      	adds	r3, #1
 80071f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071fe:	d901      	bls.n	8007204 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007200:	2303      	movs	r3, #3
 8007202:	e01b      	b.n	800723c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	daf2      	bge.n	80071f2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	019b      	lsls	r3, r3, #6
 8007214:	f043 0220 	orr.w	r2, r3, #32
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3301      	adds	r3, #1
 8007220:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007228:	d901      	bls.n	800722e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e006      	b.n	800723c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0320 	and.w	r3, r3, #32
 8007236:	2b20      	cmp	r3, #32
 8007238:	d0f0      	beq.n	800721c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	3301      	adds	r3, #1
 8007258:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007260:	d901      	bls.n	8007266 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e018      	b.n	8007298 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	2b00      	cmp	r3, #0
 800726c:	daf2      	bge.n	8007254 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2210      	movs	r2, #16
 8007276:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	3301      	adds	r3, #1
 800727c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007284:	d901      	bls.n	800728a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e006      	b.n	8007298 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	f003 0310 	and.w	r3, r3, #16
 8007292:	2b10      	cmp	r3, #16
 8007294:	d0f0      	beq.n	8007278 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3714      	adds	r7, #20
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	460b      	mov	r3, r1
 80072ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	78fb      	ldrb	r3, [r7, #3]
 80072be:	68f9      	ldr	r1, [r7, #12]
 80072c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072c4:	4313      	orrs	r3, r2
 80072c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b087      	sub	sp, #28
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 0306 	and.w	r3, r3, #6
 80072ee:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d102      	bne.n	80072fc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80072f6:	2300      	movs	r3, #0
 80072f8:	75fb      	strb	r3, [r7, #23]
 80072fa:	e00a      	b.n	8007312 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d002      	beq.n	8007308 <USB_GetDevSpeed+0x32>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2b06      	cmp	r3, #6
 8007306:	d102      	bne.n	800730e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007308:	2302      	movs	r3, #2
 800730a:	75fb      	strb	r3, [r7, #23]
 800730c:	e001      	b.n	8007312 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800730e:	230f      	movs	r3, #15
 8007310:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007312:	7dfb      	ldrb	r3, [r7, #23]
}
 8007314:	4618      	mov	r0, r3
 8007316:	371c      	adds	r7, #28
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	785b      	ldrb	r3, [r3, #1]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d13a      	bne.n	80073b2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007342:	69da      	ldr	r2, [r3, #28]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	f003 030f 	and.w	r3, r3, #15
 800734c:	2101      	movs	r1, #1
 800734e:	fa01 f303 	lsl.w	r3, r1, r3
 8007352:	b29b      	uxth	r3, r3
 8007354:	68f9      	ldr	r1, [r7, #12]
 8007356:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800735a:	4313      	orrs	r3, r2
 800735c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4413      	add	r3, r2
 8007366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d155      	bne.n	8007420 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4413      	add	r3, r2
 800737c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	791b      	ldrb	r3, [r3, #4]
 800738e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007390:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	059b      	lsls	r3, r3, #22
 8007396:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007398:	4313      	orrs	r3, r2
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	0151      	lsls	r1, r2, #5
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	440a      	add	r2, r1
 80073a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ae:	6013      	str	r3, [r2, #0]
 80073b0:	e036      	b.n	8007420 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b8:	69da      	ldr	r2, [r3, #28]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	f003 030f 	and.w	r3, r3, #15
 80073c2:	2101      	movs	r1, #1
 80073c4:	fa01 f303 	lsl.w	r3, r1, r3
 80073c8:	041b      	lsls	r3, r3, #16
 80073ca:	68f9      	ldr	r1, [r7, #12]
 80073cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073d0:	4313      	orrs	r3, r2
 80073d2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d11a      	bne.n	8007420 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	791b      	ldrb	r3, [r3, #4]
 8007404:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007406:	430b      	orrs	r3, r1
 8007408:	4313      	orrs	r3, r2
 800740a:	68ba      	ldr	r2, [r7, #8]
 800740c:	0151      	lsls	r1, r2, #5
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	440a      	add	r2, r1
 8007412:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800741a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800741e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
	...

08007430 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	785b      	ldrb	r3, [r3, #1]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d161      	bne.n	8007510 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800745e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007462:	d11f      	bne.n	80074a4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	0151      	lsls	r1, r2, #5
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	440a      	add	r2, r1
 800747a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800747e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007482:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	0151      	lsls	r1, r2, #5
 8007496:	68fa      	ldr	r2, [r7, #12]
 8007498:	440a      	add	r2, r1
 800749a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800749e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	f003 030f 	and.w	r3, r3, #15
 80074b4:	2101      	movs	r1, #1
 80074b6:	fa01 f303 	lsl.w	r3, r1, r3
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	43db      	mvns	r3, r3
 80074be:	68f9      	ldr	r1, [r7, #12]
 80074c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074c4:	4013      	ands	r3, r2
 80074c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ce:	69da      	ldr	r2, [r3, #28]
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	f003 030f 	and.w	r3, r3, #15
 80074d8:	2101      	movs	r1, #1
 80074da:	fa01 f303 	lsl.w	r3, r1, r3
 80074de:	b29b      	uxth	r3, r3
 80074e0:	43db      	mvns	r3, r3
 80074e2:	68f9      	ldr	r1, [r7, #12]
 80074e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074e8:	4013      	ands	r3, r2
 80074ea:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	015a      	lsls	r2, r3, #5
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	0159      	lsls	r1, r3, #5
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	440b      	add	r3, r1
 8007502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007506:	4619      	mov	r1, r3
 8007508:	4b35      	ldr	r3, [pc, #212]	@ (80075e0 <USB_DeactivateEndpoint+0x1b0>)
 800750a:	4013      	ands	r3, r2
 800750c:	600b      	str	r3, [r1, #0]
 800750e:	e060      	b.n	80075d2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	4413      	add	r3, r2
 8007518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007526:	d11f      	bne.n	8007568 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	0151      	lsls	r1, r2, #5
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	440a      	add	r2, r1
 800753e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007542:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007546:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68ba      	ldr	r2, [r7, #8]
 8007558:	0151      	lsls	r1, r2, #5
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	440a      	add	r2, r1
 800755e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007562:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007566:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800756e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	f003 030f 	and.w	r3, r3, #15
 8007578:	2101      	movs	r1, #1
 800757a:	fa01 f303 	lsl.w	r3, r1, r3
 800757e:	041b      	lsls	r3, r3, #16
 8007580:	43db      	mvns	r3, r3
 8007582:	68f9      	ldr	r1, [r7, #12]
 8007584:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007588:	4013      	ands	r3, r2
 800758a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007592:	69da      	ldr	r2, [r3, #28]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	f003 030f 	and.w	r3, r3, #15
 800759c:	2101      	movs	r1, #1
 800759e:	fa01 f303 	lsl.w	r3, r1, r3
 80075a2:	041b      	lsls	r3, r3, #16
 80075a4:	43db      	mvns	r3, r3
 80075a6:	68f9      	ldr	r1, [r7, #12]
 80075a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075ac:	4013      	ands	r3, r2
 80075ae:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	0159      	lsls	r1, r3, #5
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	440b      	add	r3, r1
 80075c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ca:	4619      	mov	r1, r3
 80075cc:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <USB_DeactivateEndpoint+0x1b4>)
 80075ce:	4013      	ands	r3, r2
 80075d0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3714      	adds	r7, #20
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	ec337800 	.word	0xec337800
 80075e4:	eff37800 	.word	0xeff37800

080075e8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08a      	sub	sp, #40	@ 0x28
 80075ec:	af02      	add	r7, sp, #8
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	4613      	mov	r3, r2
 80075f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	785b      	ldrb	r3, [r3, #1]
 8007604:	2b01      	cmp	r3, #1
 8007606:	f040 817f 	bne.w	8007908 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d132      	bne.n	8007678 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	4413      	add	r3, r2
 800761a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	0151      	lsls	r1, r2, #5
 8007624:	69fa      	ldr	r2, [r7, #28]
 8007626:	440a      	add	r2, r1
 8007628:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800762c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007630:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007634:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	015a      	lsls	r2, r3, #5
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	4413      	add	r3, r2
 800763e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	69ba      	ldr	r2, [r7, #24]
 8007646:	0151      	lsls	r1, r2, #5
 8007648:	69fa      	ldr	r2, [r7, #28]
 800764a:	440a      	add	r2, r1
 800764c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007650:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007654:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	015a      	lsls	r2, r3, #5
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	4413      	add	r3, r2
 800765e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	69ba      	ldr	r2, [r7, #24]
 8007666:	0151      	lsls	r1, r2, #5
 8007668:	69fa      	ldr	r2, [r7, #28]
 800766a:	440a      	add	r2, r1
 800766c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007670:	0cdb      	lsrs	r3, r3, #19
 8007672:	04db      	lsls	r3, r3, #19
 8007674:	6113      	str	r3, [r2, #16]
 8007676:	e097      	b.n	80077a8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	69fa      	ldr	r2, [r7, #28]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007692:	0cdb      	lsrs	r3, r3, #19
 8007694:	04db      	lsls	r3, r3, #19
 8007696:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	0151      	lsls	r1, r2, #5
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	440a      	add	r2, r1
 80076ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80076b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80076ba:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d11a      	bne.n	80076f8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	691a      	ldr	r2, [r3, #16]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d903      	bls.n	80076d6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	015a      	lsls	r2, r3, #5
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	4413      	add	r3, r2
 80076de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	0151      	lsls	r1, r2, #5
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	440a      	add	r2, r1
 80076ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076f4:	6113      	str	r3, [r2, #16]
 80076f6:	e044      	b.n	8007782 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	691a      	ldr	r2, [r3, #16]
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	4413      	add	r3, r2
 8007702:	1e5a      	subs	r2, r3, #1
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	fbb2 f3f3 	udiv	r3, r2, r3
 800770c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	015a      	lsls	r2, r3, #5
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	4413      	add	r3, r2
 8007716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771a:	691a      	ldr	r2, [r3, #16]
 800771c:	8afb      	ldrh	r3, [r7, #22]
 800771e:	04d9      	lsls	r1, r3, #19
 8007720:	4ba4      	ldr	r3, [pc, #656]	@ (80079b4 <USB_EPStartXfer+0x3cc>)
 8007722:	400b      	ands	r3, r1
 8007724:	69b9      	ldr	r1, [r7, #24]
 8007726:	0148      	lsls	r0, r1, #5
 8007728:	69f9      	ldr	r1, [r7, #28]
 800772a:	4401      	add	r1, r0
 800772c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007730:	4313      	orrs	r3, r2
 8007732:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	791b      	ldrb	r3, [r3, #4]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d122      	bne.n	8007782 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	69fa      	ldr	r2, [r7, #28]
 8007750:	440a      	add	r2, r1
 8007752:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007756:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800775a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	4413      	add	r3, r2
 8007764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007768:	691a      	ldr	r2, [r3, #16]
 800776a:	8afb      	ldrh	r3, [r7, #22]
 800776c:	075b      	lsls	r3, r3, #29
 800776e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007772:	69b9      	ldr	r1, [r7, #24]
 8007774:	0148      	lsls	r0, r1, #5
 8007776:	69f9      	ldr	r1, [r7, #28]
 8007778:	4401      	add	r1, r0
 800777a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800777e:	4313      	orrs	r3, r2
 8007780:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778e:	691a      	ldr	r2, [r3, #16]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007798:	69b9      	ldr	r1, [r7, #24]
 800779a:	0148      	lsls	r0, r1, #5
 800779c:	69f9      	ldr	r1, [r7, #28]
 800779e:	4401      	add	r1, r0
 80077a0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80077a4:	4313      	orrs	r3, r2
 80077a6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80077a8:	79fb      	ldrb	r3, [r7, #7]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d14b      	bne.n	8007846 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d009      	beq.n	80077ca <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	015a      	lsls	r2, r3, #5
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	4413      	add	r3, r2
 80077be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c2:	461a      	mov	r2, r3
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	69db      	ldr	r3, [r3, #28]
 80077c8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	791b      	ldrb	r3, [r3, #4]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d128      	bne.n	8007824 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d110      	bne.n	8007804 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	69ba      	ldr	r2, [r7, #24]
 80077f2:	0151      	lsls	r1, r2, #5
 80077f4:	69fa      	ldr	r2, [r7, #28]
 80077f6:	440a      	add	r2, r1
 80077f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007800:	6013      	str	r3, [r2, #0]
 8007802:	e00f      	b.n	8007824 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	015a      	lsls	r2, r3, #5
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	4413      	add	r3, r2
 800780c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69ba      	ldr	r2, [r7, #24]
 8007814:	0151      	lsls	r1, r2, #5
 8007816:	69fa      	ldr	r2, [r7, #28]
 8007818:	440a      	add	r2, r1
 800781a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800781e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007822:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	4413      	add	r3, r2
 800782c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69ba      	ldr	r2, [r7, #24]
 8007834:	0151      	lsls	r1, r2, #5
 8007836:	69fa      	ldr	r2, [r7, #28]
 8007838:	440a      	add	r2, r1
 800783a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800783e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007842:	6013      	str	r3, [r2, #0]
 8007844:	e166      	b.n	8007b14 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007846:	69bb      	ldr	r3, [r7, #24]
 8007848:	015a      	lsls	r2, r3, #5
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	4413      	add	r3, r2
 800784e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	69ba      	ldr	r2, [r7, #24]
 8007856:	0151      	lsls	r1, r2, #5
 8007858:	69fa      	ldr	r2, [r7, #28]
 800785a:	440a      	add	r2, r1
 800785c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007860:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007864:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	791b      	ldrb	r3, [r3, #4]
 800786a:	2b01      	cmp	r3, #1
 800786c:	d015      	beq.n	800789a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	f000 814e 	beq.w	8007b14 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800787e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	f003 030f 	and.w	r3, r3, #15
 8007888:	2101      	movs	r1, #1
 800788a:	fa01 f303 	lsl.w	r3, r1, r3
 800788e:	69f9      	ldr	r1, [r7, #28]
 8007890:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007894:	4313      	orrs	r3, r2
 8007896:	634b      	str	r3, [r1, #52]	@ 0x34
 8007898:	e13c      	b.n	8007b14 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d110      	bne.n	80078cc <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	015a      	lsls	r2, r3, #5
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	4413      	add	r3, r2
 80078b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	69ba      	ldr	r2, [r7, #24]
 80078ba:	0151      	lsls	r1, r2, #5
 80078bc:	69fa      	ldr	r2, [r7, #28]
 80078be:	440a      	add	r2, r1
 80078c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078c8:	6013      	str	r3, [r2, #0]
 80078ca:	e00f      	b.n	80078ec <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	015a      	lsls	r2, r3, #5
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	4413      	add	r3, r2
 80078d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	69ba      	ldr	r2, [r7, #24]
 80078dc:	0151      	lsls	r1, r2, #5
 80078de:	69fa      	ldr	r2, [r7, #28]
 80078e0:	440a      	add	r2, r1
 80078e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078ea:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	68d9      	ldr	r1, [r3, #12]
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	781a      	ldrb	r2, [r3, #0]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	b298      	uxth	r0, r3
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	4603      	mov	r3, r0
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 f9b9 	bl	8007c78 <USB_WritePacket>
 8007906:	e105      	b.n	8007b14 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	015a      	lsls	r2, r3, #5
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	4413      	add	r3, r2
 8007910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	69ba      	ldr	r2, [r7, #24]
 8007918:	0151      	lsls	r1, r2, #5
 800791a:	69fa      	ldr	r2, [r7, #28]
 800791c:	440a      	add	r2, r1
 800791e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007922:	0cdb      	lsrs	r3, r3, #19
 8007924:	04db      	lsls	r3, r3, #19
 8007926:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	4413      	add	r3, r2
 8007930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	69ba      	ldr	r2, [r7, #24]
 8007938:	0151      	lsls	r1, r2, #5
 800793a:	69fa      	ldr	r2, [r7, #28]
 800793c:	440a      	add	r2, r1
 800793e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007942:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007946:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800794a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d132      	bne.n	80079b8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	689a      	ldr	r2, [r3, #8]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	015a      	lsls	r2, r3, #5
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	4413      	add	r3, r2
 8007972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007976:	691a      	ldr	r2, [r3, #16]
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007980:	69b9      	ldr	r1, [r7, #24]
 8007982:	0148      	lsls	r0, r1, #5
 8007984:	69f9      	ldr	r1, [r7, #28]
 8007986:	4401      	add	r1, r0
 8007988:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800798c:	4313      	orrs	r3, r2
 800798e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	4413      	add	r3, r2
 8007998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	69ba      	ldr	r2, [r7, #24]
 80079a0:	0151      	lsls	r1, r2, #5
 80079a2:	69fa      	ldr	r2, [r7, #28]
 80079a4:	440a      	add	r2, r1
 80079a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079ae:	6113      	str	r3, [r2, #16]
 80079b0:	e062      	b.n	8007a78 <USB_EPStartXfer+0x490>
 80079b2:	bf00      	nop
 80079b4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d123      	bne.n	8007a08 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	015a      	lsls	r2, r3, #5
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	4413      	add	r3, r2
 80079c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079cc:	691a      	ldr	r2, [r3, #16]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079d6:	69b9      	ldr	r1, [r7, #24]
 80079d8:	0148      	lsls	r0, r1, #5
 80079da:	69f9      	ldr	r1, [r7, #28]
 80079dc:	4401      	add	r1, r0
 80079de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079e2:	4313      	orrs	r3, r2
 80079e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	015a      	lsls	r2, r3, #5
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	4413      	add	r3, r2
 80079ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	0151      	lsls	r1, r2, #5
 80079f8:	69fa      	ldr	r2, [r7, #28]
 80079fa:	440a      	add	r2, r1
 80079fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a04:	6113      	str	r3, [r2, #16]
 8007a06:	e037      	b.n	8007a78 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	691a      	ldr	r2, [r3, #16]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	4413      	add	r3, r2
 8007a12:	1e5a      	subs	r2, r3, #1
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a1c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	8afa      	ldrh	r2, [r7, #22]
 8007a24:	fb03 f202 	mul.w	r2, r3, r2
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a38:	691a      	ldr	r2, [r3, #16]
 8007a3a:	8afb      	ldrh	r3, [r7, #22]
 8007a3c:	04d9      	lsls	r1, r3, #19
 8007a3e:	4b38      	ldr	r3, [pc, #224]	@ (8007b20 <USB_EPStartXfer+0x538>)
 8007a40:	400b      	ands	r3, r1
 8007a42:	69b9      	ldr	r1, [r7, #24]
 8007a44:	0148      	lsls	r0, r1, #5
 8007a46:	69f9      	ldr	r1, [r7, #28]
 8007a48:	4401      	add	r1, r0
 8007a4a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5e:	691a      	ldr	r2, [r3, #16]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a68:	69b9      	ldr	r1, [r7, #24]
 8007a6a:	0148      	lsls	r0, r1, #5
 8007a6c:	69f9      	ldr	r1, [r7, #28]
 8007a6e:	4401      	add	r1, r0
 8007a70:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a74:	4313      	orrs	r3, r2
 8007a76:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d10d      	bne.n	8007a9a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d009      	beq.n	8007a9a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	68d9      	ldr	r1, [r3, #12]
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	015a      	lsls	r2, r3, #5
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	4413      	add	r3, r2
 8007a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a96:	460a      	mov	r2, r1
 8007a98:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	791b      	ldrb	r3, [r3, #4]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d128      	bne.n	8007af4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d110      	bne.n	8007ad4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69ba      	ldr	r2, [r7, #24]
 8007ac2:	0151      	lsls	r1, r2, #5
 8007ac4:	69fa      	ldr	r2, [r7, #28]
 8007ac6:	440a      	add	r2, r1
 8007ac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007acc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	e00f      	b.n	8007af4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	015a      	lsls	r2, r3, #5
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	4413      	add	r3, r2
 8007adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69ba      	ldr	r2, [r7, #24]
 8007ae4:	0151      	lsls	r1, r2, #5
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	440a      	add	r2, r1
 8007aea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007af2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	015a      	lsls	r2, r3, #5
 8007af8:	69fb      	ldr	r3, [r7, #28]
 8007afa:	4413      	add	r3, r2
 8007afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	69ba      	ldr	r2, [r7, #24]
 8007b04:	0151      	lsls	r1, r2, #5
 8007b06:	69fa      	ldr	r2, [r7, #28]
 8007b08:	440a      	add	r2, r1
 8007b0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b0e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b12:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3720      	adds	r7, #32
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	1ff80000 	.word	0x1ff80000

08007b24 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b087      	sub	sp, #28
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	785b      	ldrb	r3, [r3, #1]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d14a      	bne.n	8007bd8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b5a:	f040 8086 	bne.w	8007c6a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	7812      	ldrb	r2, [r2, #0]
 8007b72:	0151      	lsls	r1, r2, #5
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	440a      	add	r2, r1
 8007b78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b7c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b80:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	015a      	lsls	r2, r3, #5
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	683a      	ldr	r2, [r7, #0]
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	0151      	lsls	r1, r2, #5
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	440a      	add	r2, r1
 8007b9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ba0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ba4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d902      	bls.n	8007bbc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	75fb      	strb	r3, [r7, #23]
          break;
 8007bba:	e056      	b.n	8007c6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	015a      	lsls	r2, r3, #5
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bd4:	d0e7      	beq.n	8007ba6 <USB_EPStopXfer+0x82>
 8007bd6:	e048      	b.n	8007c6a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bf0:	d13b      	bne.n	8007c6a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	7812      	ldrb	r2, [r2, #0]
 8007c06:	0151      	lsls	r1, r2, #5
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	440a      	add	r2, r1
 8007c0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c14:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	015a      	lsls	r2, r3, #5
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	7812      	ldrb	r2, [r2, #0]
 8007c2a:	0151      	lsls	r1, r2, #5
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	440a      	add	r2, r1
 8007c30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d902      	bls.n	8007c50 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c4e:	e00c      	b.n	8007c6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	015a      	lsls	r2, r3, #5
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	4413      	add	r3, r2
 8007c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c68:	d0e7      	beq.n	8007c3a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	371c      	adds	r7, #28
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b089      	sub	sp, #36	@ 0x24
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	4611      	mov	r1, r2
 8007c84:	461a      	mov	r2, r3
 8007c86:	460b      	mov	r3, r1
 8007c88:	71fb      	strb	r3, [r7, #7]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d123      	bne.n	8007ce6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007c9e:	88bb      	ldrh	r3, [r7, #4]
 8007ca0:	3303      	adds	r3, #3
 8007ca2:	089b      	lsrs	r3, r3, #2
 8007ca4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	61bb      	str	r3, [r7, #24]
 8007caa:	e018      	b.n	8007cde <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cac:	79fb      	ldrb	r3, [r7, #7]
 8007cae:	031a      	lsls	r2, r3, #12
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cb8:	461a      	mov	r2, r3
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	61bb      	str	r3, [r7, #24]
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d3e2      	bcc.n	8007cac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3724      	adds	r7, #36	@ 0x24
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b08b      	sub	sp, #44	@ 0x2c
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d0a:	88fb      	ldrh	r3, [r7, #6]
 8007d0c:	089b      	lsrs	r3, r3, #2
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d12:	88fb      	ldrh	r3, [r7, #6]
 8007d14:	f003 0303 	and.w	r3, r3, #3
 8007d18:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	623b      	str	r3, [r7, #32]
 8007d1e:	e014      	b.n	8007d4a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d20:	69bb      	ldr	r3, [r7, #24]
 8007d22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	3301      	adds	r3, #1
 8007d30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d34:	3301      	adds	r3, #1
 8007d36:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d40:	3301      	adds	r3, #1
 8007d42:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	3301      	adds	r3, #1
 8007d48:	623b      	str	r3, [r7, #32]
 8007d4a:	6a3a      	ldr	r2, [r7, #32]
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d3e6      	bcc.n	8007d20 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d52:	8bfb      	ldrh	r3, [r7, #30]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d01e      	beq.n	8007d96 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d62:	461a      	mov	r2, r3
 8007d64:	f107 0310 	add.w	r3, r7, #16
 8007d68:	6812      	ldr	r2, [r2, #0]
 8007d6a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	6a3b      	ldr	r3, [r7, #32]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	fa22 f303 	lsr.w	r3, r2, r3
 8007d78:	b2da      	uxtb	r2, r3
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7c:	701a      	strb	r2, [r3, #0]
      i++;
 8007d7e:	6a3b      	ldr	r3, [r7, #32]
 8007d80:	3301      	adds	r3, #1
 8007d82:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d86:	3301      	adds	r3, #1
 8007d88:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d8a:	8bfb      	ldrh	r3, [r7, #30]
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d90:	8bfb      	ldrh	r3, [r7, #30]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1ea      	bne.n	8007d6c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	372c      	adds	r7, #44	@ 0x2c
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b085      	sub	sp, #20
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	785b      	ldrb	r3, [r3, #1]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d12c      	bne.n	8007e1a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	015a      	lsls	r2, r3, #5
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	db12      	blt.n	8007df8 <USB_EPSetStall+0x54>
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00f      	beq.n	8007df8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	015a      	lsls	r2, r3, #5
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	68ba      	ldr	r2, [r7, #8]
 8007de8:	0151      	lsls	r1, r2, #5
 8007dea:	68fa      	ldr	r2, [r7, #12]
 8007dec:	440a      	add	r2, r1
 8007dee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007df2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007df6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	015a      	lsls	r2, r3, #5
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	4413      	add	r3, r2
 8007e00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68ba      	ldr	r2, [r7, #8]
 8007e08:	0151      	lsls	r1, r2, #5
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	440a      	add	r2, r1
 8007e0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e12:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e16:	6013      	str	r3, [r2, #0]
 8007e18:	e02b      	b.n	8007e72 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	015a      	lsls	r2, r3, #5
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4413      	add	r3, r2
 8007e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	db12      	blt.n	8007e52 <USB_EPSetStall+0xae>
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00f      	beq.n	8007e52 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	0151      	lsls	r1, r2, #5
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	440a      	add	r2, r1
 8007e48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e50:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	0151      	lsls	r1, r2, #5
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	440a      	add	r2, r1
 8007e68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e70:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	785b      	ldrb	r3, [r3, #1]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d128      	bne.n	8007eee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	0151      	lsls	r1, r2, #5
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	440a      	add	r2, r1
 8007eb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007eb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007eba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	791b      	ldrb	r3, [r3, #4]
 8007ec0:	2b03      	cmp	r3, #3
 8007ec2:	d003      	beq.n	8007ecc <USB_EPClearStall+0x4c>
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	791b      	ldrb	r3, [r3, #4]
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d138      	bne.n	8007f3e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	0151      	lsls	r1, r2, #5
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	440a      	add	r2, r1
 8007ee2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	e027      	b.n	8007f3e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f08:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f0c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	791b      	ldrb	r3, [r3, #4]
 8007f12:	2b03      	cmp	r3, #3
 8007f14:	d003      	beq.n	8007f1e <USB_EPClearStall+0x9e>
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	791b      	ldrb	r3, [r3, #4]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d10f      	bne.n	8007f3e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	015a      	lsls	r2, r3, #5
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	4413      	add	r3, r2
 8007f26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	0151      	lsls	r1, r2, #5
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	440a      	add	r2, r1
 8007f34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f3c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f6a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007f6e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	78fb      	ldrb	r3, [r7, #3]
 8007f7a:	011b      	lsls	r3, r3, #4
 8007f7c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007f80:	68f9      	ldr	r1, [r7, #12]
 8007f82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f86:	4313      	orrs	r3, r2
 8007f88:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3714      	adds	r7, #20
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007fb2:	f023 0303 	bic.w	r3, r3, #3
 8007fb6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fc6:	f023 0302 	bic.w	r3, r3, #2
 8007fca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3714      	adds	r7, #20
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b085      	sub	sp, #20
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ff4:	f023 0303 	bic.w	r3, r3, #3
 8007ff8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008008:	f043 0302 	orr.w	r3, r3, #2
 800800c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	3714      	adds	r7, #20
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	695b      	ldr	r3, [r3, #20]
 8008028:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	68fa      	ldr	r2, [r7, #12]
 8008030:	4013      	ands	r3, r2
 8008032:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008034:	68fb      	ldr	r3, [r7, #12]
}
 8008036:	4618      	mov	r0, r3
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008042:	b480      	push	{r7}
 8008044:	b085      	sub	sp, #20
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	68ba      	ldr	r2, [r7, #8]
 8008062:	4013      	ands	r3, r2
 8008064:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	0c1b      	lsrs	r3, r3, #16
}
 800806a:	4618      	mov	r0, r3
 800806c:	3714      	adds	r7, #20
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008076:	b480      	push	{r7}
 8008078:	b085      	sub	sp, #20
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008092:	69db      	ldr	r3, [r3, #28]
 8008094:	68ba      	ldr	r2, [r7, #8]
 8008096:	4013      	ands	r3, r2
 8008098:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	b29b      	uxth	r3, r3
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080aa:	b480      	push	{r7}
 80080ac:	b085      	sub	sp, #20
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
 80080b2:	460b      	mov	r3, r1
 80080b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80080ba:	78fb      	ldrb	r3, [r7, #3]
 80080bc:	015a      	lsls	r2, r3, #5
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	4413      	add	r3, r2
 80080c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	4013      	ands	r3, r2
 80080d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080d8:	68bb      	ldr	r3, [r7, #8]
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3714      	adds	r7, #20
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr

080080e6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b087      	sub	sp, #28
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
 80080ee:	460b      	mov	r3, r1
 80080f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008108:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800810a:	78fb      	ldrb	r3, [r7, #3]
 800810c:	f003 030f 	and.w	r3, r3, #15
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	fa22 f303 	lsr.w	r3, r2, r3
 8008116:	01db      	lsls	r3, r3, #7
 8008118:	b2db      	uxtb	r3, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4313      	orrs	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	015a      	lsls	r2, r3, #5
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	4413      	add	r3, r2
 8008128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	693a      	ldr	r2, [r7, #16]
 8008130:	4013      	ands	r3, r2
 8008132:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008134:	68bb      	ldr	r3, [r7, #8]
}
 8008136:	4618      	mov	r0, r3
 8008138:	371c      	adds	r7, #28
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	f003 0301 	and.w	r3, r3, #1
}
 8008152:	4618      	mov	r0, r3
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800815e:	b480      	push	{r7}
 8008160:	b085      	sub	sp, #20
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008178:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800817c:	f023 0307 	bic.w	r3, r3, #7
 8008180:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008194:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b087      	sub	sp, #28
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	460b      	mov	r3, r1
 80081ae:	607a      	str	r2, [r7, #4]
 80081b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	333c      	adds	r3, #60	@ 0x3c
 80081ba:	3304      	adds	r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	4a26      	ldr	r2, [pc, #152]	@ (800825c <USB_EP0_OutStart+0xb8>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d90a      	bls.n	80081de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081d8:	d101      	bne.n	80081de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80081da:	2300      	movs	r3, #0
 80081dc:	e037      	b.n	800824e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e4:	461a      	mov	r2, r3
 80081e6:	2300      	movs	r3, #0
 80081e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800820c:	f043 0318 	orr.w	r3, r3, #24
 8008210:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008220:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008224:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008226:	7afb      	ldrb	r3, [r7, #11]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d10f      	bne.n	800824c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008232:	461a      	mov	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008246:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800824a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	371c      	adds	r7, #28
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	4f54300a 	.word	0x4f54300a

08008260 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008268:	2300      	movs	r3, #0
 800826a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	3301      	adds	r3, #1
 8008270:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008278:	d901      	bls.n	800827e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800827a:	2303      	movs	r3, #3
 800827c:	e022      	b.n	80082c4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	691b      	ldr	r3, [r3, #16]
 8008282:	2b00      	cmp	r3, #0
 8008284:	daf2      	bge.n	800826c <USB_CoreReset+0xc>

  count = 10U;
 8008286:	230a      	movs	r3, #10
 8008288:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800828a:	e002      	b.n	8008292 <USB_CoreReset+0x32>
  {
    count--;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3b01      	subs	r3, #1
 8008290:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d1f9      	bne.n	800828c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	f043 0201 	orr.w	r2, r3, #1
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	3301      	adds	r3, #1
 80082a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082b0:	d901      	bls.n	80082b6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80082b2:	2303      	movs	r3, #3
 80082b4:	e006      	b.n	80082c4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d0f0      	beq.n	80082a4 <USB_CoreReset+0x44>

  return HAL_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3714      	adds	r7, #20
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	460b      	mov	r3, r1
 80082da:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082dc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80082e0:	f002 fcba 	bl	800ac58 <USBD_static_malloc>
 80082e4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d109      	bne.n	8008300 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	32b0      	adds	r2, #176	@ 0xb0
 80082f6:	2100      	movs	r1, #0
 80082f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80082fc:	2302      	movs	r3, #2
 80082fe:	e0d4      	b.n	80084aa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008300:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008304:	2100      	movs	r1, #0
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f002 fd1e 	bl	800ad48 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	32b0      	adds	r2, #176	@ 0xb0
 8008316:	68f9      	ldr	r1, [r7, #12]
 8008318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	32b0      	adds	r2, #176	@ 0xb0
 8008326:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	7c1b      	ldrb	r3, [r3, #16]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d138      	bne.n	80083aa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008338:	4b5e      	ldr	r3, [pc, #376]	@ (80084b4 <USBD_CDC_Init+0x1e4>)
 800833a:	7819      	ldrb	r1, [r3, #0]
 800833c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008340:	2202      	movs	r2, #2
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f002 fb65 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008348:	4b5a      	ldr	r3, [pc, #360]	@ (80084b4 <USBD_CDC_Init+0x1e4>)
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	f003 020f 	and.w	r2, r3, #15
 8008350:	6879      	ldr	r1, [r7, #4]
 8008352:	4613      	mov	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4413      	add	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	440b      	add	r3, r1
 800835c:	3323      	adds	r3, #35	@ 0x23
 800835e:	2201      	movs	r2, #1
 8008360:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008362:	4b55      	ldr	r3, [pc, #340]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 8008364:	7819      	ldrb	r1, [r3, #0]
 8008366:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800836a:	2202      	movs	r2, #2
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f002 fb50 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008372:	4b51      	ldr	r3, [pc, #324]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	f003 020f 	and.w	r2, r3, #15
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800838a:	2201      	movs	r2, #1
 800838c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800838e:	4b4b      	ldr	r3, [pc, #300]	@ (80084bc <USBD_CDC_Init+0x1ec>)
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	f003 020f 	and.w	r2, r3, #15
 8008396:	6879      	ldr	r1, [r7, #4]
 8008398:	4613      	mov	r3, r2
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	4413      	add	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	440b      	add	r3, r1
 80083a2:	331c      	adds	r3, #28
 80083a4:	2210      	movs	r2, #16
 80083a6:	601a      	str	r2, [r3, #0]
 80083a8:	e035      	b.n	8008416 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80083aa:	4b42      	ldr	r3, [pc, #264]	@ (80084b4 <USBD_CDC_Init+0x1e4>)
 80083ac:	7819      	ldrb	r1, [r3, #0]
 80083ae:	2340      	movs	r3, #64	@ 0x40
 80083b0:	2202      	movs	r2, #2
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f002 fb2d 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80083b8:	4b3e      	ldr	r3, [pc, #248]	@ (80084b4 <USBD_CDC_Init+0x1e4>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f003 020f 	and.w	r2, r3, #15
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	440b      	add	r3, r1
 80083cc:	3323      	adds	r3, #35	@ 0x23
 80083ce:	2201      	movs	r2, #1
 80083d0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80083d2:	4b39      	ldr	r3, [pc, #228]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 80083d4:	7819      	ldrb	r1, [r3, #0]
 80083d6:	2340      	movs	r3, #64	@ 0x40
 80083d8:	2202      	movs	r2, #2
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f002 fb19 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80083e0:	4b35      	ldr	r3, [pc, #212]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f003 020f 	and.w	r2, r3, #15
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	4613      	mov	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	440b      	add	r3, r1
 80083f4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80083f8:	2201      	movs	r2, #1
 80083fa:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80083fc:	4b2f      	ldr	r3, [pc, #188]	@ (80084bc <USBD_CDC_Init+0x1ec>)
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	f003 020f 	and.w	r2, r3, #15
 8008404:	6879      	ldr	r1, [r7, #4]
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	440b      	add	r3, r1
 8008410:	331c      	adds	r3, #28
 8008412:	2210      	movs	r2, #16
 8008414:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008416:	4b29      	ldr	r3, [pc, #164]	@ (80084bc <USBD_CDC_Init+0x1ec>)
 8008418:	7819      	ldrb	r1, [r3, #0]
 800841a:	2308      	movs	r3, #8
 800841c:	2203      	movs	r2, #3
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f002 faf7 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008424:	4b25      	ldr	r3, [pc, #148]	@ (80084bc <USBD_CDC_Init+0x1ec>)
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	f003 020f 	and.w	r2, r3, #15
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	440b      	add	r3, r1
 8008438:	3323      	adds	r3, #35	@ 0x23
 800843a:	2201      	movs	r2, #1
 800843c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	33b0      	adds	r3, #176	@ 0xb0
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	4413      	add	r3, r2
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008474:	2302      	movs	r3, #2
 8008476:	e018      	b.n	80084aa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	7c1b      	ldrb	r3, [r3, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10a      	bne.n	8008496 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008480:	4b0d      	ldr	r3, [pc, #52]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 8008482:	7819      	ldrb	r1, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800848a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f002 fbae 	bl	800abf0 <USBD_LL_PrepareReceive>
 8008494:	e008      	b.n	80084a8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008496:	4b08      	ldr	r3, [pc, #32]	@ (80084b8 <USBD_CDC_Init+0x1e8>)
 8008498:	7819      	ldrb	r1, [r3, #0]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80084a0:	2340      	movs	r3, #64	@ 0x40
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f002 fba4 	bl	800abf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	20000093 	.word	0x20000093
 80084b8:	20000094 	.word	0x20000094
 80084bc:	20000095 	.word	0x20000095

080084c0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	460b      	mov	r3, r1
 80084ca:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80084cc:	4b3a      	ldr	r3, [pc, #232]	@ (80085b8 <USBD_CDC_DeInit+0xf8>)
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f002 fac3 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80084d8:	4b37      	ldr	r3, [pc, #220]	@ (80085b8 <USBD_CDC_DeInit+0xf8>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f003 020f 	and.w	r2, r3, #15
 80084e0:	6879      	ldr	r1, [r7, #4]
 80084e2:	4613      	mov	r3, r2
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	4413      	add	r3, r2
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	440b      	add	r3, r1
 80084ec:	3323      	adds	r3, #35	@ 0x23
 80084ee:	2200      	movs	r2, #0
 80084f0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80084f2:	4b32      	ldr	r3, [pc, #200]	@ (80085bc <USBD_CDC_DeInit+0xfc>)
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f002 fab0 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80084fe:	4b2f      	ldr	r3, [pc, #188]	@ (80085bc <USBD_CDC_DeInit+0xfc>)
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	f003 020f 	and.w	r2, r3, #15
 8008506:	6879      	ldr	r1, [r7, #4]
 8008508:	4613      	mov	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	4413      	add	r3, r2
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	440b      	add	r3, r1
 8008512:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008516:	2200      	movs	r2, #0
 8008518:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800851a:	4b29      	ldr	r3, [pc, #164]	@ (80085c0 <USBD_CDC_DeInit+0x100>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	4619      	mov	r1, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f002 fa9c 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008526:	4b26      	ldr	r3, [pc, #152]	@ (80085c0 <USBD_CDC_DeInit+0x100>)
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	f003 020f 	and.w	r2, r3, #15
 800852e:	6879      	ldr	r1, [r7, #4]
 8008530:	4613      	mov	r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	4413      	add	r3, r2
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	440b      	add	r3, r1
 800853a:	3323      	adds	r3, #35	@ 0x23
 800853c:	2200      	movs	r2, #0
 800853e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008540:	4b1f      	ldr	r3, [pc, #124]	@ (80085c0 <USBD_CDC_DeInit+0x100>)
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 020f 	and.w	r2, r3, #15
 8008548:	6879      	ldr	r1, [r7, #4]
 800854a:	4613      	mov	r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	440b      	add	r3, r1
 8008554:	331c      	adds	r3, #28
 8008556:	2200      	movs	r2, #0
 8008558:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	32b0      	adds	r2, #176	@ 0xb0
 8008564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d01f      	beq.n	80085ac <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	33b0      	adds	r3, #176	@ 0xb0
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	4413      	add	r3, r2
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	32b0      	adds	r2, #176	@ 0xb0
 800858a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800858e:	4618      	mov	r0, r3
 8008590:	f002 fb70 	bl	800ac74 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	32b0      	adds	r2, #176	@ 0xb0
 800859e:	2100      	movs	r1, #0
 80085a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20000093 	.word	0x20000093
 80085bc:	20000094 	.word	0x20000094
 80085c0:	20000095 	.word	0x20000095

080085c4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	32b0      	adds	r2, #176	@ 0xb0
 80085d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085dc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80085e6:	2300      	movs	r3, #0
 80085e8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80085f0:	2303      	movs	r3, #3
 80085f2:	e0bf      	b.n	8008774 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d050      	beq.n	80086a2 <USBD_CDC_Setup+0xde>
 8008600:	2b20      	cmp	r3, #32
 8008602:	f040 80af 	bne.w	8008764 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	88db      	ldrh	r3, [r3, #6]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d03a      	beq.n	8008684 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	b25b      	sxtb	r3, r3
 8008614:	2b00      	cmp	r3, #0
 8008616:	da1b      	bge.n	8008650 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	33b0      	adds	r3, #176	@ 0xb0
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800862e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	88d2      	ldrh	r2, [r2, #6]
 8008634:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	88db      	ldrh	r3, [r3, #6]
 800863a:	2b07      	cmp	r3, #7
 800863c:	bf28      	it	cs
 800863e:	2307      	movcs	r3, #7
 8008640:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	89fa      	ldrh	r2, [r7, #14]
 8008646:	4619      	mov	r1, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f001 fda7 	bl	800a19c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800864e:	e090      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	785a      	ldrb	r2, [r3, #1]
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	88db      	ldrh	r3, [r3, #6]
 800865e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008660:	d803      	bhi.n	800866a <USBD_CDC_Setup+0xa6>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	88db      	ldrh	r3, [r3, #6]
 8008666:	b2da      	uxtb	r2, r3
 8008668:	e000      	b.n	800866c <USBD_CDC_Setup+0xa8>
 800866a:	2240      	movs	r2, #64	@ 0x40
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008672:	6939      	ldr	r1, [r7, #16]
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800867a:	461a      	mov	r2, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 fdbc 	bl	800a1fa <USBD_CtlPrepareRx>
      break;
 8008682:	e076      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	33b0      	adds	r3, #176	@ 0xb0
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	7850      	ldrb	r0, [r2, #1]
 800869a:	2200      	movs	r2, #0
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	4798      	blx	r3
      break;
 80086a0:	e067      	b.n	8008772 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	785b      	ldrb	r3, [r3, #1]
 80086a6:	2b0b      	cmp	r3, #11
 80086a8:	d851      	bhi.n	800874e <USBD_CDC_Setup+0x18a>
 80086aa:	a201      	add	r2, pc, #4	@ (adr r2, 80086b0 <USBD_CDC_Setup+0xec>)
 80086ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b0:	080086e1 	.word	0x080086e1
 80086b4:	0800875d 	.word	0x0800875d
 80086b8:	0800874f 	.word	0x0800874f
 80086bc:	0800874f 	.word	0x0800874f
 80086c0:	0800874f 	.word	0x0800874f
 80086c4:	0800874f 	.word	0x0800874f
 80086c8:	0800874f 	.word	0x0800874f
 80086cc:	0800874f 	.word	0x0800874f
 80086d0:	0800874f 	.word	0x0800874f
 80086d4:	0800874f 	.word	0x0800874f
 80086d8:	0800870b 	.word	0x0800870b
 80086dc:	08008735 	.word	0x08008735
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	2b03      	cmp	r3, #3
 80086ea:	d107      	bne.n	80086fc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80086ec:	f107 030a 	add.w	r3, r7, #10
 80086f0:	2202      	movs	r2, #2
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f001 fd51 	bl	800a19c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086fa:	e032      	b.n	8008762 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086fc:	6839      	ldr	r1, [r7, #0]
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f001 fccf 	bl	800a0a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008704:	2303      	movs	r3, #3
 8008706:	75fb      	strb	r3, [r7, #23]
          break;
 8008708:	e02b      	b.n	8008762 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b03      	cmp	r3, #3
 8008714:	d107      	bne.n	8008726 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008716:	f107 030d 	add.w	r3, r7, #13
 800871a:	2201      	movs	r2, #1
 800871c:	4619      	mov	r1, r3
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f001 fd3c 	bl	800a19c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008724:	e01d      	b.n	8008762 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008726:	6839      	ldr	r1, [r7, #0]
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f001 fcba 	bl	800a0a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800872e:	2303      	movs	r3, #3
 8008730:	75fb      	strb	r3, [r7, #23]
          break;
 8008732:	e016      	b.n	8008762 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b03      	cmp	r3, #3
 800873e:	d00f      	beq.n	8008760 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f001 fcad 	bl	800a0a2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008748:	2303      	movs	r3, #3
 800874a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800874c:	e008      	b.n	8008760 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f001 fca6 	bl	800a0a2 <USBD_CtlError>
          ret = USBD_FAIL;
 8008756:	2303      	movs	r3, #3
 8008758:	75fb      	strb	r3, [r7, #23]
          break;
 800875a:	e002      	b.n	8008762 <USBD_CDC_Setup+0x19e>
          break;
 800875c:	bf00      	nop
 800875e:	e008      	b.n	8008772 <USBD_CDC_Setup+0x1ae>
          break;
 8008760:	bf00      	nop
      }
      break;
 8008762:	e006      	b.n	8008772 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008764:	6839      	ldr	r1, [r7, #0]
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fc9b 	bl	800a0a2 <USBD_CtlError>
      ret = USBD_FAIL;
 800876c:	2303      	movs	r3, #3
 800876e:	75fb      	strb	r3, [r7, #23]
      break;
 8008770:	bf00      	nop
  }

  return (uint8_t)ret;
 8008772:	7dfb      	ldrb	r3, [r7, #23]
}
 8008774:	4618      	mov	r0, r3
 8008776:	3718      	adds	r7, #24
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800878e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	32b0      	adds	r2, #176	@ 0xb0
 800879a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d101      	bne.n	80087a6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e065      	b.n	8008872 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	32b0      	adds	r2, #176	@ 0xb0
 80087b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80087b6:	78fb      	ldrb	r3, [r7, #3]
 80087b8:	f003 020f 	and.w	r2, r3, #15
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	4613      	mov	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	4413      	add	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	440b      	add	r3, r1
 80087c8:	3314      	adds	r3, #20
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d02f      	beq.n	8008830 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80087d0:	78fb      	ldrb	r3, [r7, #3]
 80087d2:	f003 020f 	and.w	r2, r3, #15
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	4613      	mov	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	3314      	adds	r3, #20
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	78fb      	ldrb	r3, [r7, #3]
 80087e8:	f003 010f 	and.w	r1, r3, #15
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	460b      	mov	r3, r1
 80087f0:	00db      	lsls	r3, r3, #3
 80087f2:	440b      	add	r3, r1
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	4403      	add	r3, r0
 80087f8:	331c      	adds	r3, #28
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	fbb2 f1f3 	udiv	r1, r2, r3
 8008800:	fb01 f303 	mul.w	r3, r1, r3
 8008804:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008806:	2b00      	cmp	r3, #0
 8008808:	d112      	bne.n	8008830 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	f003 020f 	and.w	r2, r3, #15
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	3314      	adds	r3, #20
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008822:	78f9      	ldrb	r1, [r7, #3]
 8008824:	2300      	movs	r3, #0
 8008826:	2200      	movs	r2, #0
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f002 f9c0 	bl	800abae <USBD_LL_Transmit>
 800882e:	e01f      	b.n	8008870 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	2200      	movs	r2, #0
 8008834:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	33b0      	adds	r3, #176	@ 0xb0
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4413      	add	r3, r2
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d010      	beq.n	8008870 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	33b0      	adds	r3, #176	@ 0xb0
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4413      	add	r3, r2
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800886c:	78fa      	ldrb	r2, [r7, #3]
 800886e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b084      	sub	sp, #16
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	460b      	mov	r3, r1
 8008884:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	32b0      	adds	r2, #176	@ 0xb0
 8008890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008894:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	32b0      	adds	r2, #176	@ 0xb0
 80088a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e01a      	b.n	80088e2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088ac:	78fb      	ldrb	r3, [r7, #3]
 80088ae:	4619      	mov	r1, r3
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f002 f9be 	bl	800ac32 <USBD_LL_GetRxDataSize>
 80088b6:	4602      	mov	r2, r0
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	33b0      	adds	r3, #176	@ 0xb0
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	4413      	add	r3, r2
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80088dc:	4611      	mov	r1, r2
 80088de:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b084      	sub	sp, #16
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	32b0      	adds	r2, #176	@ 0xb0
 80088fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008900:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d101      	bne.n	800890c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008908:	2303      	movs	r3, #3
 800890a:	e024      	b.n	8008956 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	33b0      	adds	r3, #176	@ 0xb0
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d019      	beq.n	8008954 <USBD_CDC_EP0_RxReady+0x6a>
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008926:	2bff      	cmp	r3, #255	@ 0xff
 8008928:	d014      	beq.n	8008954 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	33b0      	adds	r3, #176	@ 0xb0
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008942:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800894a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	22ff      	movs	r2, #255	@ 0xff
 8008950:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	3710      	adds	r7, #16
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
	...

08008960 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008968:	2182      	movs	r1, #130	@ 0x82
 800896a:	4818      	ldr	r0, [pc, #96]	@ (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800896c:	f000 fd62 	bl	8009434 <USBD_GetEpDesc>
 8008970:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008972:	2101      	movs	r1, #1
 8008974:	4815      	ldr	r0, [pc, #84]	@ (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008976:	f000 fd5d 	bl	8009434 <USBD_GetEpDesc>
 800897a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800897c:	2181      	movs	r1, #129	@ 0x81
 800897e:	4813      	ldr	r0, [pc, #76]	@ (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008980:	f000 fd58 	bl	8009434 <USBD_GetEpDesc>
 8008984:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	2210      	movs	r2, #16
 8008990:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d006      	beq.n	80089a6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	2200      	movs	r2, #0
 800899c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089a0:	711a      	strb	r2, [r3, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d006      	beq.n	80089ba <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089b4:	711a      	strb	r2, [r3, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2243      	movs	r2, #67	@ 0x43
 80089be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089c0:	4b02      	ldr	r3, [pc, #8]	@ (80089cc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3718      	adds	r7, #24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	20000050 	.word	0x20000050

080089d0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b086      	sub	sp, #24
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80089d8:	2182      	movs	r1, #130	@ 0x82
 80089da:	4818      	ldr	r0, [pc, #96]	@ (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089dc:	f000 fd2a 	bl	8009434 <USBD_GetEpDesc>
 80089e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80089e2:	2101      	movs	r1, #1
 80089e4:	4815      	ldr	r0, [pc, #84]	@ (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089e6:	f000 fd25 	bl	8009434 <USBD_GetEpDesc>
 80089ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089ec:	2181      	movs	r1, #129	@ 0x81
 80089ee:	4813      	ldr	r0, [pc, #76]	@ (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089f0:	f000 fd20 	bl	8009434 <USBD_GetEpDesc>
 80089f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	2210      	movs	r2, #16
 8008a00:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d006      	beq.n	8008a16 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	711a      	strb	r2, [r3, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f042 0202 	orr.w	r2, r2, #2
 8008a14:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d006      	beq.n	8008a2a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	711a      	strb	r2, [r3, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f042 0202 	orr.w	r2, r2, #2
 8008a28:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2243      	movs	r2, #67	@ 0x43
 8008a2e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a30:	4b02      	ldr	r3, [pc, #8]	@ (8008a3c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3718      	adds	r7, #24
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	20000050 	.word	0x20000050

08008a40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008a48:	2182      	movs	r1, #130	@ 0x82
 8008a4a:	4818      	ldr	r0, [pc, #96]	@ (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a4c:	f000 fcf2 	bl	8009434 <USBD_GetEpDesc>
 8008a50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008a52:	2101      	movs	r1, #1
 8008a54:	4815      	ldr	r0, [pc, #84]	@ (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a56:	f000 fced 	bl	8009434 <USBD_GetEpDesc>
 8008a5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008a5c:	2181      	movs	r1, #129	@ 0x81
 8008a5e:	4813      	ldr	r0, [pc, #76]	@ (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a60:	f000 fce8 	bl	8009434 <USBD_GetEpDesc>
 8008a64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2210      	movs	r2, #16
 8008a70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d006      	beq.n	8008a86 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a80:	711a      	strb	r2, [r3, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a94:	711a      	strb	r2, [r3, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2243      	movs	r2, #67	@ 0x43
 8008a9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008aa0:	4b02      	ldr	r3, [pc, #8]	@ (8008aac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	20000050 	.word	0x20000050

08008ab0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	220a      	movs	r2, #10
 8008abc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008abe:	4b03      	ldr	r3, [pc, #12]	@ (8008acc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr
 8008acc:	2000000c 	.word	0x2000000c

08008ad0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e009      	b.n	8008af8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	33b0      	adds	r3, #176	@ 0xb0
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	683a      	ldr	r2, [r7, #0]
 8008af4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b087      	sub	sp, #28
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	32b0      	adds	r2, #176	@ 0xb0
 8008b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d101      	bne.n	8008b2a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e008      	b.n	8008b3c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	371c      	adds	r7, #28
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	32b0      	adds	r2, #176	@ 0xb0
 8008b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b60:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d101      	bne.n	8008b6c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e004      	b.n	8008b76 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3714      	adds	r7, #20
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
	...

08008b84 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	32b0      	adds	r2, #176	@ 0xb0
 8008b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ba6:	2303      	movs	r3, #3
 8008ba8:	e025      	b.n	8008bf6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d11f      	bne.n	8008bf4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008bbc:	4b10      	ldr	r3, [pc, #64]	@ (8008c00 <USBD_CDC_TransmitPacket+0x7c>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	f003 020f 	and.w	r2, r3, #15
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	4403      	add	r3, r0
 8008bd6:	3314      	adds	r3, #20
 8008bd8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008bda:	4b09      	ldr	r3, [pc, #36]	@ (8008c00 <USBD_CDC_TransmitPacket+0x7c>)
 8008bdc:	7819      	ldrb	r1, [r3, #0]
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f001 ffdf 	bl	800abae <USBD_LL_Transmit>

    ret = USBD_OK;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	20000093 	.word	0x20000093

08008c04 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	32b0      	adds	r2, #176	@ 0xb0
 8008c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c1a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	32b0      	adds	r2, #176	@ 0xb0
 8008c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008c2e:	2303      	movs	r3, #3
 8008c30:	e018      	b.n	8008c64 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	7c1b      	ldrb	r3, [r3, #16]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10a      	bne.n	8008c50 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c6c <USBD_CDC_ReceivePacket+0x68>)
 8008c3c:	7819      	ldrb	r1, [r3, #0]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f001 ffd1 	bl	800abf0 <USBD_LL_PrepareReceive>
 8008c4e:	e008      	b.n	8008c62 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c50:	4b06      	ldr	r3, [pc, #24]	@ (8008c6c <USBD_CDC_ReceivePacket+0x68>)
 8008c52:	7819      	ldrb	r1, [r3, #0]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c5a:	2340      	movs	r3, #64	@ 0x40
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f001 ffc7 	bl	800abf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	20000094 	.word	0x20000094

08008c70 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b086      	sub	sp, #24
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d101      	bne.n	8008c88 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e01f      	b.n	8008cc8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d003      	beq.n	8008cae <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	79fa      	ldrb	r2, [r7, #7]
 8008cba:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f001 fe41 	bl	800a944 <USBD_LL_Init>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3718      	adds	r7, #24
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d101      	bne.n	8008ce8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e025      	b.n	8008d34 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	32ae      	adds	r2, #174	@ 0xae
 8008cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00f      	beq.n	8008d24 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	32ae      	adds	r2, #174	@ 0xae
 8008d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d14:	f107 020e 	add.w	r2, r7, #14
 8008d18:	4610      	mov	r0, r2
 8008d1a:	4798      	blx	r3
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008d2a:	1c5a      	adds	r2, r3, #1
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008d32:	2300      	movs	r3, #0
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f001 fe49 	bl	800a9dc <USBD_LL_Start>
 8008d4a:	4603      	mov	r3, r0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3708      	adds	r7, #8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008d5c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d6a:	b580      	push	{r7, lr}
 8008d6c:	b084      	sub	sp, #16
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
 8008d72:	460b      	mov	r3, r1
 8008d74:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d76:	2300      	movs	r3, #0
 8008d78:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d009      	beq.n	8008d98 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	78fa      	ldrb	r2, [r7, #3]
 8008d8e:	4611      	mov	r1, r2
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	4798      	blx	r3
 8008d94:	4603      	mov	r3, r0
 8008d96:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b084      	sub	sp, #16
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
 8008daa:	460b      	mov	r3, r1
 8008dac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	78fa      	ldrb	r2, [r7, #3]
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	4798      	blx	r3
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d001      	beq.n	8008dcc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
 8008dde:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008de6:	6839      	ldr	r1, [r7, #0]
 8008de8:	4618      	mov	r0, r3
 8008dea:	f001 f920 	bl	800a02e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e0a:	f003 031f 	and.w	r3, r3, #31
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d01a      	beq.n	8008e48 <USBD_LL_SetupStage+0x72>
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d822      	bhi.n	8008e5c <USBD_LL_SetupStage+0x86>
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d002      	beq.n	8008e20 <USBD_LL_SetupStage+0x4a>
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d00a      	beq.n	8008e34 <USBD_LL_SetupStage+0x5e>
 8008e1e:	e01d      	b.n	8008e5c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e26:	4619      	mov	r1, r3
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 fb75 	bl	8009518 <USBD_StdDevReq>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	73fb      	strb	r3, [r7, #15]
      break;
 8008e32:	e020      	b.n	8008e76 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fbdd 	bl	80095fc <USBD_StdItfReq>
 8008e42:	4603      	mov	r3, r0
 8008e44:	73fb      	strb	r3, [r7, #15]
      break;
 8008e46:	e016      	b.n	8008e76 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e4e:	4619      	mov	r1, r3
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 fc3f 	bl	80096d4 <USBD_StdEPReq>
 8008e56:	4603      	mov	r3, r0
 8008e58:	73fb      	strb	r3, [r7, #15]
      break;
 8008e5a:	e00c      	b.n	8008e76 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e62:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	4619      	mov	r1, r3
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f001 fe16 	bl	800aa9c <USBD_LL_StallEP>
 8008e70:	4603      	mov	r3, r0
 8008e72:	73fb      	strb	r3, [r7, #15]
      break;
 8008e74:	bf00      	nop
  }

  return ret;
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b086      	sub	sp, #24
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	460b      	mov	r3, r1
 8008e8a:	607a      	str	r2, [r7, #4]
 8008e8c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008e92:	7afb      	ldrb	r3, [r7, #11]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d177      	bne.n	8008f88 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008e9e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008ea6:	2b03      	cmp	r3, #3
 8008ea8:	f040 80a1 	bne.w	8008fee <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	693a      	ldr	r2, [r7, #16]
 8008eb2:	8992      	ldrh	r2, [r2, #12]
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d91c      	bls.n	8008ef2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	8992      	ldrh	r2, [r2, #12]
 8008ec0:	1a9a      	subs	r2, r3, r2
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	693a      	ldr	r2, [r7, #16]
 8008ecc:	8992      	ldrh	r2, [r2, #12]
 8008ece:	441a      	add	r2, r3
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	6919      	ldr	r1, [r3, #16]
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	899b      	ldrh	r3, [r3, #12]
 8008edc:	461a      	mov	r2, r3
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	bf38      	it	cc
 8008ee6:	4613      	movcc	r3, r2
 8008ee8:	461a      	mov	r2, r3
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f001 f9a6 	bl	800a23c <USBD_CtlContinueRx>
 8008ef0:	e07d      	b.n	8008fee <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ef8:	f003 031f 	and.w	r3, r3, #31
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	d014      	beq.n	8008f2a <USBD_LL_DataOutStage+0xaa>
 8008f00:	2b02      	cmp	r3, #2
 8008f02:	d81d      	bhi.n	8008f40 <USBD_LL_DataOutStage+0xc0>
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <USBD_LL_DataOutStage+0x8e>
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d003      	beq.n	8008f14 <USBD_LL_DataOutStage+0x94>
 8008f0c:	e018      	b.n	8008f40 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	75bb      	strb	r3, [r7, #22]
            break;
 8008f12:	e018      	b.n	8008f46 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f000 fa6e 	bl	8009400 <USBD_CoreFindIF>
 8008f24:	4603      	mov	r3, r0
 8008f26:	75bb      	strb	r3, [r7, #22]
            break;
 8008f28:	e00d      	b.n	8008f46 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	4619      	mov	r1, r3
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f000 fa70 	bl	800941a <USBD_CoreFindEP>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	75bb      	strb	r3, [r7, #22]
            break;
 8008f3e:	e002      	b.n	8008f46 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	75bb      	strb	r3, [r7, #22]
            break;
 8008f44:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008f46:	7dbb      	ldrb	r3, [r7, #22]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d119      	bne.n	8008f80 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	2b03      	cmp	r3, #3
 8008f56:	d113      	bne.n	8008f80 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008f58:	7dba      	ldrb	r2, [r7, #22]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	32ae      	adds	r2, #174	@ 0xae
 8008f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00b      	beq.n	8008f80 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008f68:	7dba      	ldrb	r2, [r7, #22]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008f70:	7dba      	ldrb	r2, [r7, #22]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	32ae      	adds	r2, #174	@ 0xae
 8008f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f001 f96c 	bl	800a25e <USBD_CtlSendStatus>
 8008f86:	e032      	b.n	8008fee <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008f88:	7afb      	ldrb	r3, [r7, #11]
 8008f8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	4619      	mov	r1, r3
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 fa41 	bl	800941a <USBD_CoreFindEP>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f9c:	7dbb      	ldrb	r3, [r7, #22]
 8008f9e:	2bff      	cmp	r3, #255	@ 0xff
 8008fa0:	d025      	beq.n	8008fee <USBD_LL_DataOutStage+0x16e>
 8008fa2:	7dbb      	ldrb	r3, [r7, #22]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d122      	bne.n	8008fee <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b03      	cmp	r3, #3
 8008fb2:	d117      	bne.n	8008fe4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008fb4:	7dba      	ldrb	r2, [r7, #22]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	32ae      	adds	r2, #174	@ 0xae
 8008fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fbe:	699b      	ldr	r3, [r3, #24]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00f      	beq.n	8008fe4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008fc4:	7dba      	ldrb	r2, [r7, #22]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008fcc:	7dba      	ldrb	r2, [r7, #22]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	32ae      	adds	r2, #174	@ 0xae
 8008fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd6:	699b      	ldr	r3, [r3, #24]
 8008fd8:	7afa      	ldrb	r2, [r7, #11]
 8008fda:	4611      	mov	r1, r2
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	4798      	blx	r3
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008fe4:	7dfb      	ldrb	r3, [r7, #23]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d001      	beq.n	8008fee <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008fea:	7dfb      	ldrb	r3, [r7, #23]
 8008fec:	e000      	b.n	8008ff0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3718      	adds	r7, #24
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	460b      	mov	r3, r1
 8009002:	607a      	str	r2, [r7, #4]
 8009004:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009006:	7afb      	ldrb	r3, [r7, #11]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d178      	bne.n	80090fe <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	3314      	adds	r3, #20
 8009010:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009018:	2b02      	cmp	r3, #2
 800901a:	d163      	bne.n	80090e4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	8992      	ldrh	r2, [r2, #12]
 8009024:	4293      	cmp	r3, r2
 8009026:	d91c      	bls.n	8009062 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	8992      	ldrh	r2, [r2, #12]
 8009030:	1a9a      	subs	r2, r3, r2
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	693a      	ldr	r2, [r7, #16]
 800903c:	8992      	ldrh	r2, [r2, #12]
 800903e:	441a      	add	r2, r3
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	6919      	ldr	r1, [r3, #16]
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	461a      	mov	r2, r3
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f001 f8c2 	bl	800a1d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009054:	2300      	movs	r3, #0
 8009056:	2200      	movs	r2, #0
 8009058:	2100      	movs	r1, #0
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f001 fdc8 	bl	800abf0 <USBD_LL_PrepareReceive>
 8009060:	e040      	b.n	80090e4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	899b      	ldrh	r3, [r3, #12]
 8009066:	461a      	mov	r2, r3
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	429a      	cmp	r2, r3
 800906e:	d11c      	bne.n	80090aa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009078:	4293      	cmp	r3, r2
 800907a:	d316      	bcc.n	80090aa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009086:	429a      	cmp	r2, r3
 8009088:	d20f      	bcs.n	80090aa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800908a:	2200      	movs	r2, #0
 800908c:	2100      	movs	r1, #0
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f001 f8a2 	bl	800a1d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800909c:	2300      	movs	r3, #0
 800909e:	2200      	movs	r2, #0
 80090a0:	2100      	movs	r1, #0
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f001 fda4 	bl	800abf0 <USBD_LL_PrepareReceive>
 80090a8:	e01c      	b.n	80090e4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b03      	cmp	r3, #3
 80090b4:	d10f      	bne.n	80090d6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d009      	beq.n	80090d6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80090d6:	2180      	movs	r1, #128	@ 0x80
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f001 fcdf 	bl	800aa9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80090de:	68f8      	ldr	r0, [r7, #12]
 80090e0:	f001 f8d0 	bl	800a284 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d03a      	beq.n	8009164 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80090ee:	68f8      	ldr	r0, [r7, #12]
 80090f0:	f7ff fe30 	bl	8008d54 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80090fc:	e032      	b.n	8009164 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80090fe:	7afb      	ldrb	r3, [r7, #11]
 8009100:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009104:	b2db      	uxtb	r3, r3
 8009106:	4619      	mov	r1, r3
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 f986 	bl	800941a <USBD_CoreFindEP>
 800910e:	4603      	mov	r3, r0
 8009110:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009112:	7dfb      	ldrb	r3, [r7, #23]
 8009114:	2bff      	cmp	r3, #255	@ 0xff
 8009116:	d025      	beq.n	8009164 <USBD_LL_DataInStage+0x16c>
 8009118:	7dfb      	ldrb	r3, [r7, #23]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d122      	bne.n	8009164 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009124:	b2db      	uxtb	r3, r3
 8009126:	2b03      	cmp	r3, #3
 8009128:	d11c      	bne.n	8009164 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800912a:	7dfa      	ldrb	r2, [r7, #23]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	32ae      	adds	r2, #174	@ 0xae
 8009130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d014      	beq.n	8009164 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800913a:	7dfa      	ldrb	r2, [r7, #23]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009142:	7dfa      	ldrb	r2, [r7, #23]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	32ae      	adds	r2, #174	@ 0xae
 8009148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800914c:	695b      	ldr	r3, [r3, #20]
 800914e:	7afa      	ldrb	r2, [r7, #11]
 8009150:	4611      	mov	r1, r2
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	4798      	blx	r3
 8009156:	4603      	mov	r3, r0
 8009158:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800915a:	7dbb      	ldrb	r3, [r7, #22]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d001      	beq.n	8009164 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009160:	7dbb      	ldrb	r3, [r7, #22]
 8009162:	e000      	b.n	8009166 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3718      	adds	r7, #24
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b084      	sub	sp, #16
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009176:	2300      	movs	r3, #0
 8009178:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2201      	movs	r2, #1
 800917e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2200      	movs	r2, #0
 8009194:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d014      	beq.n	80091d4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00e      	beq.n	80091d4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	6852      	ldr	r2, [r2, #4]
 80091c2:	b2d2      	uxtb	r2, r2
 80091c4:	4611      	mov	r1, r2
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	4798      	blx	r3
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d001      	beq.n	80091d4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80091d0:	2303      	movs	r3, #3
 80091d2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091d4:	2340      	movs	r3, #64	@ 0x40
 80091d6:	2200      	movs	r2, #0
 80091d8:	2100      	movs	r1, #0
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 fc19 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2240      	movs	r2, #64	@ 0x40
 80091ec:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091f0:	2340      	movs	r3, #64	@ 0x40
 80091f2:	2200      	movs	r2, #0
 80091f4:	2180      	movs	r1, #128	@ 0x80
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f001 fc0b 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2240      	movs	r2, #64	@ 0x40
 8009208:	841a      	strh	r2, [r3, #32]

  return ret;
 800920a:	7bfb      	ldrb	r3, [r7, #15]
}
 800920c:	4618      	mov	r0, r3
 800920e:	3710      	adds	r7, #16
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	460b      	mov	r3, r1
 800921e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	78fa      	ldrb	r2, [r7, #3]
 8009224:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009242:	b2db      	uxtb	r3, r3
 8009244:	2b04      	cmp	r3, #4
 8009246:	d006      	beq.n	8009256 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800924e:	b2da      	uxtb	r2, r3
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2204      	movs	r2, #4
 800925a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800927a:	b2db      	uxtb	r3, r3
 800927c:	2b04      	cmp	r3, #4
 800927e:	d106      	bne.n	800928e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009286:	b2da      	uxtb	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800928e:	2300      	movs	r3, #0
}
 8009290:	4618      	mov	r0, r3
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	2b03      	cmp	r3, #3
 80092ae:	d110      	bne.n	80092d2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00b      	beq.n	80092d2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092c0:	69db      	ldr	r3, [r3, #28]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d005      	beq.n	80092d2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092cc:	69db      	ldr	r3, [r3, #28]
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3708      	adds	r7, #8
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	460b      	mov	r3, r1
 80092e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	32ae      	adds	r2, #174	@ 0xae
 80092f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d101      	bne.n	80092fe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80092fa:	2303      	movs	r3, #3
 80092fc:	e01c      	b.n	8009338 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b03      	cmp	r3, #3
 8009308:	d115      	bne.n	8009336 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	32ae      	adds	r2, #174	@ 0xae
 8009314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d00b      	beq.n	8009336 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	32ae      	adds	r2, #174	@ 0xae
 8009328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800932c:	6a1b      	ldr	r3, [r3, #32]
 800932e:	78fa      	ldrb	r2, [r7, #3]
 8009330:	4611      	mov	r1, r2
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	32ae      	adds	r2, #174	@ 0xae
 8009356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800935e:	2303      	movs	r3, #3
 8009360:	e01c      	b.n	800939c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009368:	b2db      	uxtb	r3, r3
 800936a:	2b03      	cmp	r3, #3
 800936c:	d115      	bne.n	800939a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	32ae      	adds	r2, #174	@ 0xae
 8009378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00b      	beq.n	800939a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	32ae      	adds	r2, #174	@ 0xae
 800938c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009392:	78fa      	ldrb	r2, [r7, #3]
 8009394:	4611      	mov	r1, r2
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr

080093ba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b084      	sub	sp, #16
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80093c2:	2300      	movs	r3, #0
 80093c4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d00e      	beq.n	80093f6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	6852      	ldr	r2, [r2, #4]
 80093e4:	b2d2      	uxtb	r2, r2
 80093e6:	4611      	mov	r1, r2
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	4798      	blx	r3
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d001      	beq.n	80093f6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80093f2:	2303      	movs	r3, #3
 80093f4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80093f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	460b      	mov	r3, r1
 800940a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800940c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800940e:	4618      	mov	r0, r3
 8009410:	370c      	adds	r7, #12
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr

0800941a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800941a:	b480      	push	{r7}
 800941c:	b083      	sub	sp, #12
 800941e:	af00      	add	r7, sp, #0
 8009420:	6078      	str	r0, [r7, #4]
 8009422:	460b      	mov	r3, r1
 8009424:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009426:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009428:	4618      	mov	r0, r3
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b086      	sub	sp, #24
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	460b      	mov	r3, r1
 800943e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009448:	2300      	movs	r3, #0
 800944a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	885b      	ldrh	r3, [r3, #2]
 8009450:	b29b      	uxth	r3, r3
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	7812      	ldrb	r2, [r2, #0]
 8009456:	4293      	cmp	r3, r2
 8009458:	d91f      	bls.n	800949a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009460:	e013      	b.n	800948a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009462:	f107 030a 	add.w	r3, r7, #10
 8009466:	4619      	mov	r1, r3
 8009468:	6978      	ldr	r0, [r7, #20]
 800946a:	f000 f81b 	bl	80094a4 <USBD_GetNextDesc>
 800946e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	785b      	ldrb	r3, [r3, #1]
 8009474:	2b05      	cmp	r3, #5
 8009476:	d108      	bne.n	800948a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	789b      	ldrb	r3, [r3, #2]
 8009480:	78fa      	ldrb	r2, [r7, #3]
 8009482:	429a      	cmp	r2, r3
 8009484:	d008      	beq.n	8009498 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009486:	2300      	movs	r3, #0
 8009488:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	885b      	ldrh	r3, [r3, #2]
 800948e:	b29a      	uxth	r2, r3
 8009490:	897b      	ldrh	r3, [r7, #10]
 8009492:	429a      	cmp	r2, r3
 8009494:	d8e5      	bhi.n	8009462 <USBD_GetEpDesc+0x2e>
 8009496:	e000      	b.n	800949a <USBD_GetEpDesc+0x66>
          break;
 8009498:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800949a:	693b      	ldr	r3, [r7, #16]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3718      	adds	r7, #24
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b085      	sub	sp, #20
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	881b      	ldrh	r3, [r3, #0]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	7812      	ldrb	r2, [r2, #0]
 80094ba:	4413      	add	r3, r2
 80094bc:	b29a      	uxth	r2, r3
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4413      	add	r3, r2
 80094cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80094ce:	68fb      	ldr	r3, [r7, #12]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr

080094dc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80094dc:	b480      	push	{r7}
 80094de:	b087      	sub	sp, #28
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	3301      	adds	r3, #1
 80094f2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80094fa:	8a3b      	ldrh	r3, [r7, #16]
 80094fc:	021b      	lsls	r3, r3, #8
 80094fe:	b21a      	sxth	r2, r3
 8009500:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009504:	4313      	orrs	r3, r2
 8009506:	b21b      	sxth	r3, r3
 8009508:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800950a:	89fb      	ldrh	r3, [r7, #14]
}
 800950c:	4618      	mov	r0, r3
 800950e:	371c      	adds	r7, #28
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009522:	2300      	movs	r3, #0
 8009524:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800952e:	2b40      	cmp	r3, #64	@ 0x40
 8009530:	d005      	beq.n	800953e <USBD_StdDevReq+0x26>
 8009532:	2b40      	cmp	r3, #64	@ 0x40
 8009534:	d857      	bhi.n	80095e6 <USBD_StdDevReq+0xce>
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00f      	beq.n	800955a <USBD_StdDevReq+0x42>
 800953a:	2b20      	cmp	r3, #32
 800953c:	d153      	bne.n	80095e6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	32ae      	adds	r2, #174	@ 0xae
 8009548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	6839      	ldr	r1, [r7, #0]
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	4798      	blx	r3
 8009554:	4603      	mov	r3, r0
 8009556:	73fb      	strb	r3, [r7, #15]
      break;
 8009558:	e04a      	b.n	80095f0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	785b      	ldrb	r3, [r3, #1]
 800955e:	2b09      	cmp	r3, #9
 8009560:	d83b      	bhi.n	80095da <USBD_StdDevReq+0xc2>
 8009562:	a201      	add	r2, pc, #4	@ (adr r2, 8009568 <USBD_StdDevReq+0x50>)
 8009564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009568:	080095bd 	.word	0x080095bd
 800956c:	080095d1 	.word	0x080095d1
 8009570:	080095db 	.word	0x080095db
 8009574:	080095c7 	.word	0x080095c7
 8009578:	080095db 	.word	0x080095db
 800957c:	0800959b 	.word	0x0800959b
 8009580:	08009591 	.word	0x08009591
 8009584:	080095db 	.word	0x080095db
 8009588:	080095b3 	.word	0x080095b3
 800958c:	080095a5 	.word	0x080095a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009590:	6839      	ldr	r1, [r7, #0]
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 fa3e 	bl	8009a14 <USBD_GetDescriptor>
          break;
 8009598:	e024      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800959a:	6839      	ldr	r1, [r7, #0]
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 fba3 	bl	8009ce8 <USBD_SetAddress>
          break;
 80095a2:	e01f      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 fbe2 	bl	8009d70 <USBD_SetConfig>
 80095ac:	4603      	mov	r3, r0
 80095ae:	73fb      	strb	r3, [r7, #15]
          break;
 80095b0:	e018      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80095b2:	6839      	ldr	r1, [r7, #0]
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f000 fc85 	bl	8009ec4 <USBD_GetConfig>
          break;
 80095ba:	e013      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80095bc:	6839      	ldr	r1, [r7, #0]
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 fcb6 	bl	8009f30 <USBD_GetStatus>
          break;
 80095c4:	e00e      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80095c6:	6839      	ldr	r1, [r7, #0]
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 fce5 	bl	8009f98 <USBD_SetFeature>
          break;
 80095ce:	e009      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fd09 	bl	8009fea <USBD_ClrFeature>
          break;
 80095d8:	e004      	b.n	80095e4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80095da:	6839      	ldr	r1, [r7, #0]
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fd60 	bl	800a0a2 <USBD_CtlError>
          break;
 80095e2:	bf00      	nop
      }
      break;
 80095e4:	e004      	b.n	80095f0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80095e6:	6839      	ldr	r1, [r7, #0]
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 fd5a 	bl	800a0a2 <USBD_CtlError>
      break;
 80095ee:	bf00      	nop
  }

  return ret;
 80095f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3710      	adds	r7, #16
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop

080095fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009606:	2300      	movs	r3, #0
 8009608:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009612:	2b40      	cmp	r3, #64	@ 0x40
 8009614:	d005      	beq.n	8009622 <USBD_StdItfReq+0x26>
 8009616:	2b40      	cmp	r3, #64	@ 0x40
 8009618:	d852      	bhi.n	80096c0 <USBD_StdItfReq+0xc4>
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <USBD_StdItfReq+0x26>
 800961e:	2b20      	cmp	r3, #32
 8009620:	d14e      	bne.n	80096c0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009628:	b2db      	uxtb	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	2b02      	cmp	r3, #2
 800962e:	d840      	bhi.n	80096b2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	889b      	ldrh	r3, [r3, #4]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	2b01      	cmp	r3, #1
 8009638:	d836      	bhi.n	80096a8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	889b      	ldrh	r3, [r3, #4]
 800963e:	b2db      	uxtb	r3, r3
 8009640:	4619      	mov	r1, r3
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff fedc 	bl	8009400 <USBD_CoreFindIF>
 8009648:	4603      	mov	r3, r0
 800964a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800964c:	7bbb      	ldrb	r3, [r7, #14]
 800964e:	2bff      	cmp	r3, #255	@ 0xff
 8009650:	d01d      	beq.n	800968e <USBD_StdItfReq+0x92>
 8009652:	7bbb      	ldrb	r3, [r7, #14]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d11a      	bne.n	800968e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009658:	7bba      	ldrb	r2, [r7, #14]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	32ae      	adds	r2, #174	@ 0xae
 800965e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d00f      	beq.n	8009688 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009668:	7bba      	ldrb	r2, [r7, #14]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009670:	7bba      	ldrb	r2, [r7, #14]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	32ae      	adds	r2, #174	@ 0xae
 8009676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	6839      	ldr	r1, [r7, #0]
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	4798      	blx	r3
 8009682:	4603      	mov	r3, r0
 8009684:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009686:	e004      	b.n	8009692 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009688:	2303      	movs	r3, #3
 800968a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800968c:	e001      	b.n	8009692 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800968e:	2303      	movs	r3, #3
 8009690:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	88db      	ldrh	r3, [r3, #6]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d110      	bne.n	80096bc <USBD_StdItfReq+0xc0>
 800969a:	7bfb      	ldrb	r3, [r7, #15]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d10d      	bne.n	80096bc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fddc 	bl	800a25e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80096a6:	e009      	b.n	80096bc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80096a8:	6839      	ldr	r1, [r7, #0]
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fcf9 	bl	800a0a2 <USBD_CtlError>
          break;
 80096b0:	e004      	b.n	80096bc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80096b2:	6839      	ldr	r1, [r7, #0]
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fcf4 	bl	800a0a2 <USBD_CtlError>
          break;
 80096ba:	e000      	b.n	80096be <USBD_StdItfReq+0xc2>
          break;
 80096bc:	bf00      	nop
      }
      break;
 80096be:	e004      	b.n	80096ca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80096c0:	6839      	ldr	r1, [r7, #0]
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 fced 	bl	800a0a2 <USBD_CtlError>
      break;
 80096c8:	bf00      	nop
  }

  return ret;
 80096ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80096de:	2300      	movs	r3, #0
 80096e0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	889b      	ldrh	r3, [r3, #4]
 80096e6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096f0:	2b40      	cmp	r3, #64	@ 0x40
 80096f2:	d007      	beq.n	8009704 <USBD_StdEPReq+0x30>
 80096f4:	2b40      	cmp	r3, #64	@ 0x40
 80096f6:	f200 8181 	bhi.w	80099fc <USBD_StdEPReq+0x328>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d02a      	beq.n	8009754 <USBD_StdEPReq+0x80>
 80096fe:	2b20      	cmp	r3, #32
 8009700:	f040 817c 	bne.w	80099fc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009704:	7bbb      	ldrb	r3, [r7, #14]
 8009706:	4619      	mov	r1, r3
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fe86 	bl	800941a <USBD_CoreFindEP>
 800970e:	4603      	mov	r3, r0
 8009710:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009712:	7b7b      	ldrb	r3, [r7, #13]
 8009714:	2bff      	cmp	r3, #255	@ 0xff
 8009716:	f000 8176 	beq.w	8009a06 <USBD_StdEPReq+0x332>
 800971a:	7b7b      	ldrb	r3, [r7, #13]
 800971c:	2b00      	cmp	r3, #0
 800971e:	f040 8172 	bne.w	8009a06 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009722:	7b7a      	ldrb	r2, [r7, #13]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800972a:	7b7a      	ldrb	r2, [r7, #13]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	32ae      	adds	r2, #174	@ 0xae
 8009730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	2b00      	cmp	r3, #0
 8009738:	f000 8165 	beq.w	8009a06 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800973c:	7b7a      	ldrb	r2, [r7, #13]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	32ae      	adds	r2, #174	@ 0xae
 8009742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	6839      	ldr	r1, [r7, #0]
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	4798      	blx	r3
 800974e:	4603      	mov	r3, r0
 8009750:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009752:	e158      	b.n	8009a06 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	785b      	ldrb	r3, [r3, #1]
 8009758:	2b03      	cmp	r3, #3
 800975a:	d008      	beq.n	800976e <USBD_StdEPReq+0x9a>
 800975c:	2b03      	cmp	r3, #3
 800975e:	f300 8147 	bgt.w	80099f0 <USBD_StdEPReq+0x31c>
 8009762:	2b00      	cmp	r3, #0
 8009764:	f000 809b 	beq.w	800989e <USBD_StdEPReq+0x1ca>
 8009768:	2b01      	cmp	r3, #1
 800976a:	d03c      	beq.n	80097e6 <USBD_StdEPReq+0x112>
 800976c:	e140      	b.n	80099f0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b02      	cmp	r3, #2
 8009778:	d002      	beq.n	8009780 <USBD_StdEPReq+0xac>
 800977a:	2b03      	cmp	r3, #3
 800977c:	d016      	beq.n	80097ac <USBD_StdEPReq+0xd8>
 800977e:	e02c      	b.n	80097da <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009780:	7bbb      	ldrb	r3, [r7, #14]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00d      	beq.n	80097a2 <USBD_StdEPReq+0xce>
 8009786:	7bbb      	ldrb	r3, [r7, #14]
 8009788:	2b80      	cmp	r3, #128	@ 0x80
 800978a:	d00a      	beq.n	80097a2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800978c:	7bbb      	ldrb	r3, [r7, #14]
 800978e:	4619      	mov	r1, r3
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f001 f983 	bl	800aa9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009796:	2180      	movs	r1, #128	@ 0x80
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f001 f97f 	bl	800aa9c <USBD_LL_StallEP>
 800979e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80097a0:	e020      	b.n	80097e4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80097a2:	6839      	ldr	r1, [r7, #0]
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fc7c 	bl	800a0a2 <USBD_CtlError>
              break;
 80097aa:	e01b      	b.n	80097e4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	885b      	ldrh	r3, [r3, #2]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d10e      	bne.n	80097d2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80097b4:	7bbb      	ldrb	r3, [r7, #14]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00b      	beq.n	80097d2 <USBD_StdEPReq+0xfe>
 80097ba:	7bbb      	ldrb	r3, [r7, #14]
 80097bc:	2b80      	cmp	r3, #128	@ 0x80
 80097be:	d008      	beq.n	80097d2 <USBD_StdEPReq+0xfe>
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	88db      	ldrh	r3, [r3, #6]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d104      	bne.n	80097d2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80097c8:	7bbb      	ldrb	r3, [r7, #14]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f001 f965 	bl	800aa9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 fd43 	bl	800a25e <USBD_CtlSendStatus>

              break;
 80097d8:	e004      	b.n	80097e4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80097da:	6839      	ldr	r1, [r7, #0]
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 fc60 	bl	800a0a2 <USBD_CtlError>
              break;
 80097e2:	bf00      	nop
          }
          break;
 80097e4:	e109      	b.n	80099fa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d002      	beq.n	80097f8 <USBD_StdEPReq+0x124>
 80097f2:	2b03      	cmp	r3, #3
 80097f4:	d016      	beq.n	8009824 <USBD_StdEPReq+0x150>
 80097f6:	e04b      	b.n	8009890 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097f8:	7bbb      	ldrb	r3, [r7, #14]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00d      	beq.n	800981a <USBD_StdEPReq+0x146>
 80097fe:	7bbb      	ldrb	r3, [r7, #14]
 8009800:	2b80      	cmp	r3, #128	@ 0x80
 8009802:	d00a      	beq.n	800981a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009804:	7bbb      	ldrb	r3, [r7, #14]
 8009806:	4619      	mov	r1, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f001 f947 	bl	800aa9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800980e:	2180      	movs	r1, #128	@ 0x80
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f001 f943 	bl	800aa9c <USBD_LL_StallEP>
 8009816:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009818:	e040      	b.n	800989c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fc40 	bl	800a0a2 <USBD_CtlError>
              break;
 8009822:	e03b      	b.n	800989c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	885b      	ldrh	r3, [r3, #2]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d136      	bne.n	800989a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800982c:	7bbb      	ldrb	r3, [r7, #14]
 800982e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009832:	2b00      	cmp	r3, #0
 8009834:	d004      	beq.n	8009840 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009836:	7bbb      	ldrb	r3, [r7, #14]
 8009838:	4619      	mov	r1, r3
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f001 f94d 	bl	800aada <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 fd0c 	bl	800a25e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009846:	7bbb      	ldrb	r3, [r7, #14]
 8009848:	4619      	mov	r1, r3
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7ff fde5 	bl	800941a <USBD_CoreFindEP>
 8009850:	4603      	mov	r3, r0
 8009852:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009854:	7b7b      	ldrb	r3, [r7, #13]
 8009856:	2bff      	cmp	r3, #255	@ 0xff
 8009858:	d01f      	beq.n	800989a <USBD_StdEPReq+0x1c6>
 800985a:	7b7b      	ldrb	r3, [r7, #13]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d11c      	bne.n	800989a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009860:	7b7a      	ldrb	r2, [r7, #13]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009868:	7b7a      	ldrb	r2, [r7, #13]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	32ae      	adds	r2, #174	@ 0xae
 800986e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d010      	beq.n	800989a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009878:	7b7a      	ldrb	r2, [r7, #13]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	32ae      	adds	r2, #174	@ 0xae
 800987e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	6839      	ldr	r1, [r7, #0]
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	4798      	blx	r3
 800988a:	4603      	mov	r3, r0
 800988c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800988e:	e004      	b.n	800989a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009890:	6839      	ldr	r1, [r7, #0]
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f000 fc05 	bl	800a0a2 <USBD_CtlError>
              break;
 8009898:	e000      	b.n	800989c <USBD_StdEPReq+0x1c8>
              break;
 800989a:	bf00      	nop
          }
          break;
 800989c:	e0ad      	b.n	80099fa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d002      	beq.n	80098b0 <USBD_StdEPReq+0x1dc>
 80098aa:	2b03      	cmp	r3, #3
 80098ac:	d033      	beq.n	8009916 <USBD_StdEPReq+0x242>
 80098ae:	e099      	b.n	80099e4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098b0:	7bbb      	ldrb	r3, [r7, #14]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d007      	beq.n	80098c6 <USBD_StdEPReq+0x1f2>
 80098b6:	7bbb      	ldrb	r3, [r7, #14]
 80098b8:	2b80      	cmp	r3, #128	@ 0x80
 80098ba:	d004      	beq.n	80098c6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 fbef 	bl	800a0a2 <USBD_CtlError>
                break;
 80098c4:	e093      	b.n	80099ee <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	da0b      	bge.n	80098e6 <USBD_StdEPReq+0x212>
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098d4:	4613      	mov	r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	4413      	add	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	3310      	adds	r3, #16
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	4413      	add	r3, r2
 80098e2:	3304      	adds	r3, #4
 80098e4:	e00b      	b.n	80098fe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098e6:	7bbb      	ldrb	r3, [r7, #14]
 80098e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098ec:	4613      	mov	r3, r2
 80098ee:	009b      	lsls	r3, r3, #2
 80098f0:	4413      	add	r3, r2
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	4413      	add	r3, r2
 80098fc:	3304      	adds	r3, #4
 80098fe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	2200      	movs	r2, #0
 8009904:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	330e      	adds	r3, #14
 800990a:	2202      	movs	r2, #2
 800990c:	4619      	mov	r1, r3
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 fc44 	bl	800a19c <USBD_CtlSendData>
              break;
 8009914:	e06b      	b.n	80099ee <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009916:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800991a:	2b00      	cmp	r3, #0
 800991c:	da11      	bge.n	8009942 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800991e:	7bbb      	ldrb	r3, [r7, #14]
 8009920:	f003 020f 	and.w	r2, r3, #15
 8009924:	6879      	ldr	r1, [r7, #4]
 8009926:	4613      	mov	r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4413      	add	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	440b      	add	r3, r1
 8009930:	3323      	adds	r3, #35	@ 0x23
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d117      	bne.n	8009968 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009938:	6839      	ldr	r1, [r7, #0]
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 fbb1 	bl	800a0a2 <USBD_CtlError>
                  break;
 8009940:	e055      	b.n	80099ee <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009942:	7bbb      	ldrb	r3, [r7, #14]
 8009944:	f003 020f 	and.w	r2, r3, #15
 8009948:	6879      	ldr	r1, [r7, #4]
 800994a:	4613      	mov	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4413      	add	r3, r2
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	440b      	add	r3, r1
 8009954:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d104      	bne.n	8009968 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800995e:	6839      	ldr	r1, [r7, #0]
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 fb9e 	bl	800a0a2 <USBD_CtlError>
                  break;
 8009966:	e042      	b.n	80099ee <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009968:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800996c:	2b00      	cmp	r3, #0
 800996e:	da0b      	bge.n	8009988 <USBD_StdEPReq+0x2b4>
 8009970:	7bbb      	ldrb	r3, [r7, #14]
 8009972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009976:	4613      	mov	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4413      	add	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	3310      	adds	r3, #16
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	4413      	add	r3, r2
 8009984:	3304      	adds	r3, #4
 8009986:	e00b      	b.n	80099a0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009988:	7bbb      	ldrb	r3, [r7, #14]
 800998a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800998e:	4613      	mov	r3, r2
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	4413      	add	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	4413      	add	r3, r2
 800999e:	3304      	adds	r3, #4
 80099a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80099a2:	7bbb      	ldrb	r3, [r7, #14]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d002      	beq.n	80099ae <USBD_StdEPReq+0x2da>
 80099a8:	7bbb      	ldrb	r3, [r7, #14]
 80099aa:	2b80      	cmp	r3, #128	@ 0x80
 80099ac:	d103      	bne.n	80099b6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	2200      	movs	r2, #0
 80099b2:	739a      	strb	r2, [r3, #14]
 80099b4:	e00e      	b.n	80099d4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80099b6:	7bbb      	ldrb	r3, [r7, #14]
 80099b8:	4619      	mov	r1, r3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f001 f8ac 	bl	800ab18 <USBD_LL_IsStallEP>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d003      	beq.n	80099ce <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2201      	movs	r2, #1
 80099ca:	739a      	strb	r2, [r3, #14]
 80099cc:	e002      	b.n	80099d4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2200      	movs	r2, #0
 80099d2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	330e      	adds	r3, #14
 80099d8:	2202      	movs	r2, #2
 80099da:	4619      	mov	r1, r3
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 fbdd 	bl	800a19c <USBD_CtlSendData>
              break;
 80099e2:	e004      	b.n	80099ee <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80099e4:	6839      	ldr	r1, [r7, #0]
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 fb5b 	bl	800a0a2 <USBD_CtlError>
              break;
 80099ec:	bf00      	nop
          }
          break;
 80099ee:	e004      	b.n	80099fa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80099f0:	6839      	ldr	r1, [r7, #0]
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 fb55 	bl	800a0a2 <USBD_CtlError>
          break;
 80099f8:	bf00      	nop
      }
      break;
 80099fa:	e005      	b.n	8009a08 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80099fc:	6839      	ldr	r1, [r7, #0]
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fb4f 	bl	800a0a2 <USBD_CtlError>
      break;
 8009a04:	e000      	b.n	8009a08 <USBD_StdEPReq+0x334>
      break;
 8009a06:	bf00      	nop
  }

  return ret;
 8009a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
	...

08009a14 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009a26:	2300      	movs	r3, #0
 8009a28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	885b      	ldrh	r3, [r3, #2]
 8009a2e:	0a1b      	lsrs	r3, r3, #8
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	3b01      	subs	r3, #1
 8009a34:	2b06      	cmp	r3, #6
 8009a36:	f200 8128 	bhi.w	8009c8a <USBD_GetDescriptor+0x276>
 8009a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a40 <USBD_GetDescriptor+0x2c>)
 8009a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a40:	08009a5d 	.word	0x08009a5d
 8009a44:	08009a75 	.word	0x08009a75
 8009a48:	08009ab5 	.word	0x08009ab5
 8009a4c:	08009c8b 	.word	0x08009c8b
 8009a50:	08009c8b 	.word	0x08009c8b
 8009a54:	08009c2b 	.word	0x08009c2b
 8009a58:	08009c57 	.word	0x08009c57
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	7c12      	ldrb	r2, [r2, #16]
 8009a68:	f107 0108 	add.w	r1, r7, #8
 8009a6c:	4610      	mov	r0, r2
 8009a6e:	4798      	blx	r3
 8009a70:	60f8      	str	r0, [r7, #12]
      break;
 8009a72:	e112      	b.n	8009c9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	7c1b      	ldrb	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10d      	bne.n	8009a98 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a84:	f107 0208 	add.w	r2, r7, #8
 8009a88:	4610      	mov	r0, r2
 8009a8a:	4798      	blx	r3
 8009a8c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	3301      	adds	r3, #1
 8009a92:	2202      	movs	r2, #2
 8009a94:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a96:	e100      	b.n	8009c9a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa0:	f107 0208 	add.w	r2, r7, #8
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	4798      	blx	r3
 8009aa8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	3301      	adds	r3, #1
 8009aae:	2202      	movs	r2, #2
 8009ab0:	701a      	strb	r2, [r3, #0]
      break;
 8009ab2:	e0f2      	b.n	8009c9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	885b      	ldrh	r3, [r3, #2]
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b05      	cmp	r3, #5
 8009abc:	f200 80ac 	bhi.w	8009c18 <USBD_GetDescriptor+0x204>
 8009ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ac8 <USBD_GetDescriptor+0xb4>)
 8009ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac6:	bf00      	nop
 8009ac8:	08009ae1 	.word	0x08009ae1
 8009acc:	08009b15 	.word	0x08009b15
 8009ad0:	08009b49 	.word	0x08009b49
 8009ad4:	08009b7d 	.word	0x08009b7d
 8009ad8:	08009bb1 	.word	0x08009bb1
 8009adc:	08009be5 	.word	0x08009be5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d00b      	beq.n	8009b04 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	7c12      	ldrb	r2, [r2, #16]
 8009af8:	f107 0108 	add.w	r1, r7, #8
 8009afc:	4610      	mov	r0, r2
 8009afe:	4798      	blx	r3
 8009b00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b02:	e091      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b04:	6839      	ldr	r1, [r7, #0]
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 facb 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009b0c:	7afb      	ldrb	r3, [r7, #11]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	72fb      	strb	r3, [r7, #11]
          break;
 8009b12:	e089      	b.n	8009c28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00b      	beq.n	8009b38 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	687a      	ldr	r2, [r7, #4]
 8009b2a:	7c12      	ldrb	r2, [r2, #16]
 8009b2c:	f107 0108 	add.w	r1, r7, #8
 8009b30:	4610      	mov	r0, r2
 8009b32:	4798      	blx	r3
 8009b34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b36:	e077      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b38:	6839      	ldr	r1, [r7, #0]
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 fab1 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009b40:	7afb      	ldrb	r3, [r7, #11]
 8009b42:	3301      	adds	r3, #1
 8009b44:	72fb      	strb	r3, [r7, #11]
          break;
 8009b46:	e06f      	b.n	8009c28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d00b      	beq.n	8009b6c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	7c12      	ldrb	r2, [r2, #16]
 8009b60:	f107 0108 	add.w	r1, r7, #8
 8009b64:	4610      	mov	r0, r2
 8009b66:	4798      	blx	r3
 8009b68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b6a:	e05d      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b6c:	6839      	ldr	r1, [r7, #0]
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 fa97 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009b74:	7afb      	ldrb	r3, [r7, #11]
 8009b76:	3301      	adds	r3, #1
 8009b78:	72fb      	strb	r3, [r7, #11]
          break;
 8009b7a:	e055      	b.n	8009c28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d00b      	beq.n	8009ba0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	687a      	ldr	r2, [r7, #4]
 8009b92:	7c12      	ldrb	r2, [r2, #16]
 8009b94:	f107 0108 	add.w	r1, r7, #8
 8009b98:	4610      	mov	r0, r2
 8009b9a:	4798      	blx	r3
 8009b9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b9e:	e043      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ba0:	6839      	ldr	r1, [r7, #0]
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fa7d 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009ba8:	7afb      	ldrb	r3, [r7, #11]
 8009baa:	3301      	adds	r3, #1
 8009bac:	72fb      	strb	r3, [r7, #11]
          break;
 8009bae:	e03b      	b.n	8009c28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bb6:	695b      	ldr	r3, [r3, #20]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00b      	beq.n	8009bd4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bc2:	695b      	ldr	r3, [r3, #20]
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	7c12      	ldrb	r2, [r2, #16]
 8009bc8:	f107 0108 	add.w	r1, r7, #8
 8009bcc:	4610      	mov	r0, r2
 8009bce:	4798      	blx	r3
 8009bd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bd2:	e029      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bd4:	6839      	ldr	r1, [r7, #0]
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 fa63 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009bdc:	7afb      	ldrb	r3, [r7, #11]
 8009bde:	3301      	adds	r3, #1
 8009be0:	72fb      	strb	r3, [r7, #11]
          break;
 8009be2:	e021      	b.n	8009c28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00b      	beq.n	8009c08 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	7c12      	ldrb	r2, [r2, #16]
 8009bfc:	f107 0108 	add.w	r1, r7, #8
 8009c00:	4610      	mov	r0, r2
 8009c02:	4798      	blx	r3
 8009c04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c06:	e00f      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c08:	6839      	ldr	r1, [r7, #0]
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 fa49 	bl	800a0a2 <USBD_CtlError>
            err++;
 8009c10:	7afb      	ldrb	r3, [r7, #11]
 8009c12:	3301      	adds	r3, #1
 8009c14:	72fb      	strb	r3, [r7, #11]
          break;
 8009c16:	e007      	b.n	8009c28 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fa41 	bl	800a0a2 <USBD_CtlError>
          err++;
 8009c20:	7afb      	ldrb	r3, [r7, #11]
 8009c22:	3301      	adds	r3, #1
 8009c24:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009c26:	bf00      	nop
      }
      break;
 8009c28:	e037      	b.n	8009c9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	7c1b      	ldrb	r3, [r3, #16]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d109      	bne.n	8009c46 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c3a:	f107 0208 	add.w	r2, r7, #8
 8009c3e:	4610      	mov	r0, r2
 8009c40:	4798      	blx	r3
 8009c42:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c44:	e029      	b.n	8009c9a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c46:	6839      	ldr	r1, [r7, #0]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 fa2a 	bl	800a0a2 <USBD_CtlError>
        err++;
 8009c4e:	7afb      	ldrb	r3, [r7, #11]
 8009c50:	3301      	adds	r3, #1
 8009c52:	72fb      	strb	r3, [r7, #11]
      break;
 8009c54:	e021      	b.n	8009c9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	7c1b      	ldrb	r3, [r3, #16]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10d      	bne.n	8009c7a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c66:	f107 0208 	add.w	r2, r7, #8
 8009c6a:	4610      	mov	r0, r2
 8009c6c:	4798      	blx	r3
 8009c6e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	3301      	adds	r3, #1
 8009c74:	2207      	movs	r2, #7
 8009c76:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c78:	e00f      	b.n	8009c9a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c7a:	6839      	ldr	r1, [r7, #0]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fa10 	bl	800a0a2 <USBD_CtlError>
        err++;
 8009c82:	7afb      	ldrb	r3, [r7, #11]
 8009c84:	3301      	adds	r3, #1
 8009c86:	72fb      	strb	r3, [r7, #11]
      break;
 8009c88:	e007      	b.n	8009c9a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c8a:	6839      	ldr	r1, [r7, #0]
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 fa08 	bl	800a0a2 <USBD_CtlError>
      err++;
 8009c92:	7afb      	ldrb	r3, [r7, #11]
 8009c94:	3301      	adds	r3, #1
 8009c96:	72fb      	strb	r3, [r7, #11]
      break;
 8009c98:	bf00      	nop
  }

  if (err != 0U)
 8009c9a:	7afb      	ldrb	r3, [r7, #11]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d11e      	bne.n	8009cde <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	88db      	ldrh	r3, [r3, #6]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d016      	beq.n	8009cd6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009ca8:	893b      	ldrh	r3, [r7, #8]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00e      	beq.n	8009ccc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	88da      	ldrh	r2, [r3, #6]
 8009cb2:	893b      	ldrh	r3, [r7, #8]
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	bf28      	it	cs
 8009cb8:	4613      	movcs	r3, r2
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009cbe:	893b      	ldrh	r3, [r7, #8]
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	68f9      	ldr	r1, [r7, #12]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fa69 	bl	800a19c <USBD_CtlSendData>
 8009cca:	e009      	b.n	8009ce0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009ccc:	6839      	ldr	r1, [r7, #0]
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 f9e7 	bl	800a0a2 <USBD_CtlError>
 8009cd4:	e004      	b.n	8009ce0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 fac1 	bl	800a25e <USBD_CtlSendStatus>
 8009cdc:	e000      	b.n	8009ce0 <USBD_GetDescriptor+0x2cc>
    return;
 8009cde:	bf00      	nop
  }
}
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop

08009ce8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	889b      	ldrh	r3, [r3, #4]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d131      	bne.n	8009d5e <USBD_SetAddress+0x76>
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	88db      	ldrh	r3, [r3, #6]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d12d      	bne.n	8009d5e <USBD_SetAddress+0x76>
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	885b      	ldrh	r3, [r3, #2]
 8009d06:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d08:	d829      	bhi.n	8009d5e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	885b      	ldrh	r3, [r3, #2]
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	2b03      	cmp	r3, #3
 8009d20:	d104      	bne.n	8009d2c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009d22:	6839      	ldr	r1, [r7, #0]
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 f9bc 	bl	800a0a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d2a:	e01d      	b.n	8009d68 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	7bfa      	ldrb	r2, [r7, #15]
 8009d30:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009d34:	7bfb      	ldrb	r3, [r7, #15]
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 ff19 	bl	800ab70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fa8d 	bl	800a25e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009d44:	7bfb      	ldrb	r3, [r7, #15]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d004      	beq.n	8009d54 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2202      	movs	r2, #2
 8009d4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d52:	e009      	b.n	8009d68 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d5c:	e004      	b.n	8009d68 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d5e:	6839      	ldr	r1, [r7, #0]
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 f99e 	bl	800a0a2 <USBD_CtlError>
  }
}
 8009d66:	bf00      	nop
 8009d68:	bf00      	nop
 8009d6a:	3710      	adds	r7, #16
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	885b      	ldrh	r3, [r3, #2]
 8009d82:	b2da      	uxtb	r2, r3
 8009d84:	4b4e      	ldr	r3, [pc, #312]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009d86:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d88:	4b4d      	ldr	r3, [pc, #308]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d905      	bls.n	8009d9c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 f985 	bl	800a0a2 <USBD_CtlError>
    return USBD_FAIL;
 8009d98:	2303      	movs	r3, #3
 8009d9a:	e08c      	b.n	8009eb6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d002      	beq.n	8009dae <USBD_SetConfig+0x3e>
 8009da8:	2b03      	cmp	r3, #3
 8009daa:	d029      	beq.n	8009e00 <USBD_SetConfig+0x90>
 8009dac:	e075      	b.n	8009e9a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009dae:	4b44      	ldr	r3, [pc, #272]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d020      	beq.n	8009df8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009db6:	4b42      	ldr	r3, [pc, #264]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009dc0:	4b3f      	ldr	r3, [pc, #252]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009dc2:	781b      	ldrb	r3, [r3, #0]
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f7fe ffcf 	bl	8008d6a <USBD_SetClassConfig>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009dd0:	7bfb      	ldrb	r3, [r7, #15]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d008      	beq.n	8009de8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009dd6:	6839      	ldr	r1, [r7, #0]
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f000 f962 	bl	800a0a2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2202      	movs	r2, #2
 8009de2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009de6:	e065      	b.n	8009eb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fa38 	bl	800a25e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2203      	movs	r2, #3
 8009df2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009df6:	e05d      	b.n	8009eb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 fa30 	bl	800a25e <USBD_CtlSendStatus>
      break;
 8009dfe:	e059      	b.n	8009eb4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009e00:	4b2f      	ldr	r3, [pc, #188]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d112      	bne.n	8009e2e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009e10:	4b2b      	ldr	r3, [pc, #172]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e12:	781b      	ldrb	r3, [r3, #0]
 8009e14:	461a      	mov	r2, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009e1a:	4b29      	ldr	r3, [pc, #164]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	4619      	mov	r1, r3
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7fe ffbe 	bl	8008da2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 fa19 	bl	800a25e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009e2c:	e042      	b.n	8009eb4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009e2e:	4b24      	ldr	r3, [pc, #144]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	461a      	mov	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	429a      	cmp	r2, r3
 8009e3a:	d02a      	beq.n	8009e92 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	4619      	mov	r1, r3
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f7fe ffac 	bl	8008da2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009e54:	4b1a      	ldr	r3, [pc, #104]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7fe ff85 	bl	8008d6a <USBD_SetClassConfig>
 8009e60:	4603      	mov	r3, r0
 8009e62:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00f      	beq.n	8009e8a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 f918 	bl	800a0a2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	4619      	mov	r1, r3
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7fe ff91 	bl	8008da2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2202      	movs	r2, #2
 8009e84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009e88:	e014      	b.n	8009eb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f9e7 	bl	800a25e <USBD_CtlSendStatus>
      break;
 8009e90:	e010      	b.n	8009eb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f9e3 	bl	800a25e <USBD_CtlSendStatus>
      break;
 8009e98:	e00c      	b.n	8009eb4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009e9a:	6839      	ldr	r1, [r7, #0]
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 f900 	bl	800a0a2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009ea2:	4b07      	ldr	r3, [pc, #28]	@ (8009ec0 <USBD_SetConfig+0x150>)
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f7fe ff7a 	bl	8008da2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	73fb      	strb	r3, [r7, #15]
      break;
 8009eb2:	bf00      	nop
  }

  return ret;
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop
 8009ec0:	200003e0 	.word	0x200003e0

08009ec4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	88db      	ldrh	r3, [r3, #6]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d004      	beq.n	8009ee0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009ed6:	6839      	ldr	r1, [r7, #0]
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 f8e2 	bl	800a0a2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009ede:	e023      	b.n	8009f28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	dc02      	bgt.n	8009ef2 <USBD_GetConfig+0x2e>
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	dc03      	bgt.n	8009ef8 <USBD_GetConfig+0x34>
 8009ef0:	e015      	b.n	8009f1e <USBD_GetConfig+0x5a>
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d00b      	beq.n	8009f0e <USBD_GetConfig+0x4a>
 8009ef6:	e012      	b.n	8009f1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	3308      	adds	r3, #8
 8009f02:	2201      	movs	r2, #1
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 f948 	bl	800a19c <USBD_CtlSendData>
        break;
 8009f0c:	e00c      	b.n	8009f28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	3304      	adds	r3, #4
 8009f12:	2201      	movs	r2, #1
 8009f14:	4619      	mov	r1, r3
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f940 	bl	800a19c <USBD_CtlSendData>
        break;
 8009f1c:	e004      	b.n	8009f28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009f1e:	6839      	ldr	r1, [r7, #0]
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f000 f8be 	bl	800a0a2 <USBD_CtlError>
        break;
 8009f26:	bf00      	nop
}
 8009f28:	bf00      	nop
 8009f2a:	3708      	adds	r7, #8
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b082      	sub	sp, #8
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	3b01      	subs	r3, #1
 8009f44:	2b02      	cmp	r3, #2
 8009f46:	d81e      	bhi.n	8009f86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	88db      	ldrh	r3, [r3, #6]
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d004      	beq.n	8009f5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009f50:	6839      	ldr	r1, [r7, #0]
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f8a5 	bl	800a0a2 <USBD_CtlError>
        break;
 8009f58:	e01a      	b.n	8009f90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d005      	beq.n	8009f76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	f043 0202 	orr.w	r2, r3, #2
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	330c      	adds	r3, #12
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 f90c 	bl	800a19c <USBD_CtlSendData>
      break;
 8009f84:	e004      	b.n	8009f90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009f86:	6839      	ldr	r1, [r7, #0]
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 f88a 	bl	800a0a2 <USBD_CtlError>
      break;
 8009f8e:	bf00      	nop
  }
}
 8009f90:	bf00      	nop
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	885b      	ldrh	r3, [r3, #2]
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d107      	bne.n	8009fba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2201      	movs	r2, #1
 8009fae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f953 	bl	800a25e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009fb8:	e013      	b.n	8009fe2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	885b      	ldrh	r3, [r3, #2]
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d10b      	bne.n	8009fda <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	889b      	ldrh	r3, [r3, #4]
 8009fc6:	0a1b      	lsrs	r3, r3, #8
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	b2da      	uxtb	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 f943 	bl	800a25e <USBD_CtlSendStatus>
}
 8009fd8:	e003      	b.n	8009fe2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009fda:	6839      	ldr	r1, [r7, #0]
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 f860 	bl	800a0a2 <USBD_CtlError>
}
 8009fe2:	bf00      	nop
 8009fe4:	3708      	adds	r7, #8
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b082      	sub	sp, #8
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
 8009ff2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	3b01      	subs	r3, #1
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d80b      	bhi.n	800a01a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	885b      	ldrh	r3, [r3, #2]
 800a006:	2b01      	cmp	r3, #1
 800a008:	d10c      	bne.n	800a024 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f000 f923 	bl	800a25e <USBD_CtlSendStatus>
      }
      break;
 800a018:	e004      	b.n	800a024 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f840 	bl	800a0a2 <USBD_CtlError>
      break;
 800a022:	e000      	b.n	800a026 <USBD_ClrFeature+0x3c>
      break;
 800a024:	bf00      	nop
  }
}
 800a026:	bf00      	nop
 800a028:	3708      	adds	r7, #8
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}

0800a02e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b084      	sub	sp, #16
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	781a      	ldrb	r2, [r3, #0]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	3301      	adds	r3, #1
 800a048:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	781a      	ldrb	r2, [r3, #0]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	3301      	adds	r3, #1
 800a056:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a058:	68f8      	ldr	r0, [r7, #12]
 800a05a:	f7ff fa3f 	bl	80094dc <SWAPBYTE>
 800a05e:	4603      	mov	r3, r0
 800a060:	461a      	mov	r2, r3
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	3301      	adds	r3, #1
 800a06a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	3301      	adds	r3, #1
 800a070:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f7ff fa32 	bl	80094dc <SWAPBYTE>
 800a078:	4603      	mov	r3, r0
 800a07a:	461a      	mov	r2, r3
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	3301      	adds	r3, #1
 800a084:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	3301      	adds	r3, #1
 800a08a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f7ff fa25 	bl	80094dc <SWAPBYTE>
 800a092:	4603      	mov	r3, r0
 800a094:	461a      	mov	r2, r3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	80da      	strh	r2, [r3, #6]
}
 800a09a:	bf00      	nop
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b082      	sub	sp, #8
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
 800a0aa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0ac:	2180      	movs	r1, #128	@ 0x80
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fcf4 	bl	800aa9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fcf0 	bl	800aa9c <USBD_LL_StallEP>
}
 800a0bc:	bf00      	nop
 800a0be:	3708      	adds	r7, #8
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b086      	sub	sp, #24
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d042      	beq.n	800a160 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a0de:	6938      	ldr	r0, [r7, #16]
 800a0e0:	f000 f842 	bl	800a168 <USBD_GetLen>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	005b      	lsls	r3, r3, #1
 800a0ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0ee:	d808      	bhi.n	800a102 <USBD_GetString+0x3e>
 800a0f0:	6938      	ldr	r0, [r7, #16]
 800a0f2:	f000 f839 	bl	800a168 <USBD_GetLen>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	b29b      	uxth	r3, r3
 800a0fc:	005b      	lsls	r3, r3, #1
 800a0fe:	b29a      	uxth	r2, r3
 800a100:	e001      	b.n	800a106 <USBD_GetString+0x42>
 800a102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a10a:	7dfb      	ldrb	r3, [r7, #23]
 800a10c:	68ba      	ldr	r2, [r7, #8]
 800a10e:	4413      	add	r3, r2
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	7812      	ldrb	r2, [r2, #0]
 800a114:	701a      	strb	r2, [r3, #0]
  idx++;
 800a116:	7dfb      	ldrb	r3, [r7, #23]
 800a118:	3301      	adds	r3, #1
 800a11a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	68ba      	ldr	r2, [r7, #8]
 800a120:	4413      	add	r3, r2
 800a122:	2203      	movs	r2, #3
 800a124:	701a      	strb	r2, [r3, #0]
  idx++;
 800a126:	7dfb      	ldrb	r3, [r7, #23]
 800a128:	3301      	adds	r3, #1
 800a12a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a12c:	e013      	b.n	800a156 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a12e:	7dfb      	ldrb	r3, [r7, #23]
 800a130:	68ba      	ldr	r2, [r7, #8]
 800a132:	4413      	add	r3, r2
 800a134:	693a      	ldr	r2, [r7, #16]
 800a136:	7812      	ldrb	r2, [r2, #0]
 800a138:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	3301      	adds	r3, #1
 800a13e:	613b      	str	r3, [r7, #16]
    idx++;
 800a140:	7dfb      	ldrb	r3, [r7, #23]
 800a142:	3301      	adds	r3, #1
 800a144:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a146:	7dfb      	ldrb	r3, [r7, #23]
 800a148:	68ba      	ldr	r2, [r7, #8]
 800a14a:	4413      	add	r3, r2
 800a14c:	2200      	movs	r2, #0
 800a14e:	701a      	strb	r2, [r3, #0]
    idx++;
 800a150:	7dfb      	ldrb	r3, [r7, #23]
 800a152:	3301      	adds	r3, #1
 800a154:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1e7      	bne.n	800a12e <USBD_GetString+0x6a>
 800a15e:	e000      	b.n	800a162 <USBD_GetString+0x9e>
    return;
 800a160:	bf00      	nop
  }
}
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a168:	b480      	push	{r7}
 800a16a:	b085      	sub	sp, #20
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a170:	2300      	movs	r3, #0
 800a172:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a178:	e005      	b.n	800a186 <USBD_GetLen+0x1e>
  {
    len++;
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
 800a17c:	3301      	adds	r3, #1
 800a17e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	3301      	adds	r3, #1
 800a184:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1f5      	bne.n	800a17a <USBD_GetLen+0x12>
  }

  return len;
 800a18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a190:	4618      	mov	r0, r3
 800a192:	3714      	adds	r7, #20
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	68ba      	ldr	r2, [r7, #8]
 800a1ba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	68f8      	ldr	r0, [r7, #12]
 800a1ca:	f000 fcf0 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3710      	adds	r7, #16
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f000 fcdf 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b084      	sub	sp, #16
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	60f8      	str	r0, [r7, #12]
 800a202:	60b9      	str	r1, [r7, #8]
 800a204:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2203      	movs	r2, #3
 800a20a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	2100      	movs	r1, #0
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f000 fcdf 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3710      	adds	r7, #16
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	68ba      	ldr	r2, [r7, #8]
 800a24c:	2100      	movs	r1, #0
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f000 fcce 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a254:	2300      	movs	r3, #0
}
 800a256:	4618      	mov	r0, r3
 800a258:	3710      	adds	r7, #16
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}

0800a25e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a25e:	b580      	push	{r7, lr}
 800a260:	b082      	sub	sp, #8
 800a262:	af00      	add	r7, sp, #0
 800a264:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2204      	movs	r2, #4
 800a26a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a26e:	2300      	movs	r3, #0
 800a270:	2200      	movs	r2, #0
 800a272:	2100      	movs	r1, #0
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 fc9a 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a27a:	2300      	movs	r3, #0
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3708      	adds	r7, #8
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2205      	movs	r2, #5
 800a290:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a294:	2300      	movs	r3, #0
 800a296:	2200      	movs	r2, #0
 800a298:	2100      	movs	r1, #0
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fca8 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3708      	adds	r7, #8
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
	...

0800a2ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	4912      	ldr	r1, [pc, #72]	@ (800a2fc <MX_USB_DEVICE_Init+0x50>)
 800a2b4:	4812      	ldr	r0, [pc, #72]	@ (800a300 <MX_USB_DEVICE_Init+0x54>)
 800a2b6:	f7fe fcdb 	bl	8008c70 <USBD_Init>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d001      	beq.n	800a2c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a2c0:	f7f6 fd9e 	bl	8000e00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a2c4:	490f      	ldr	r1, [pc, #60]	@ (800a304 <MX_USB_DEVICE_Init+0x58>)
 800a2c6:	480e      	ldr	r0, [pc, #56]	@ (800a300 <MX_USB_DEVICE_Init+0x54>)
 800a2c8:	f7fe fd02 	bl	8008cd0 <USBD_RegisterClass>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d001      	beq.n	800a2d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a2d2:	f7f6 fd95 	bl	8000e00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a2d6:	490c      	ldr	r1, [pc, #48]	@ (800a308 <MX_USB_DEVICE_Init+0x5c>)
 800a2d8:	4809      	ldr	r0, [pc, #36]	@ (800a300 <MX_USB_DEVICE_Init+0x54>)
 800a2da:	f7fe fbf9 	bl	8008ad0 <USBD_CDC_RegisterInterface>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a2e4:	f7f6 fd8c 	bl	8000e00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a2e8:	4805      	ldr	r0, [pc, #20]	@ (800a300 <MX_USB_DEVICE_Init+0x54>)
 800a2ea:	f7fe fd27 	bl	8008d3c <USBD_Start>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a2f4:	f7f6 fd84 	bl	8000e00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a2f8:	bf00      	nop
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	200000ac 	.word	0x200000ac
 800a300:	200003e4 	.word	0x200003e4
 800a304:	20000018 	.word	0x20000018
 800a308:	20000098 	.word	0x20000098

0800a30c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a310:	2200      	movs	r2, #0
 800a312:	4905      	ldr	r1, [pc, #20]	@ (800a328 <CDC_Init_FS+0x1c>)
 800a314:	4805      	ldr	r0, [pc, #20]	@ (800a32c <CDC_Init_FS+0x20>)
 800a316:	f7fe fbf5 	bl	8008b04 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a31a:	4905      	ldr	r1, [pc, #20]	@ (800a330 <CDC_Init_FS+0x24>)
 800a31c:	4803      	ldr	r0, [pc, #12]	@ (800a32c <CDC_Init_FS+0x20>)
 800a31e:	f7fe fc13 	bl	8008b48 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a322:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a324:	4618      	mov	r0, r3
 800a326:	bd80      	pop	{r7, pc}
 800a328:	20000ec0 	.word	0x20000ec0
 800a32c:	200003e4 	.word	0x200003e4
 800a330:	200006c0 	.word	0x200006c0

0800a334 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a334:	b480      	push	{r7}
 800a336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a338:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	4603      	mov	r3, r0
 800a34c:	6039      	str	r1, [r7, #0]
 800a34e:	71fb      	strb	r3, [r7, #7]
 800a350:	4613      	mov	r3, r2
 800a352:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a354:	79fb      	ldrb	r3, [r7, #7]
 800a356:	2b23      	cmp	r3, #35	@ 0x23
 800a358:	d84a      	bhi.n	800a3f0 <CDC_Control_FS+0xac>
 800a35a:	a201      	add	r2, pc, #4	@ (adr r2, 800a360 <CDC_Control_FS+0x1c>)
 800a35c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a360:	0800a3f1 	.word	0x0800a3f1
 800a364:	0800a3f1 	.word	0x0800a3f1
 800a368:	0800a3f1 	.word	0x0800a3f1
 800a36c:	0800a3f1 	.word	0x0800a3f1
 800a370:	0800a3f1 	.word	0x0800a3f1
 800a374:	0800a3f1 	.word	0x0800a3f1
 800a378:	0800a3f1 	.word	0x0800a3f1
 800a37c:	0800a3f1 	.word	0x0800a3f1
 800a380:	0800a3f1 	.word	0x0800a3f1
 800a384:	0800a3f1 	.word	0x0800a3f1
 800a388:	0800a3f1 	.word	0x0800a3f1
 800a38c:	0800a3f1 	.word	0x0800a3f1
 800a390:	0800a3f1 	.word	0x0800a3f1
 800a394:	0800a3f1 	.word	0x0800a3f1
 800a398:	0800a3f1 	.word	0x0800a3f1
 800a39c:	0800a3f1 	.word	0x0800a3f1
 800a3a0:	0800a3f1 	.word	0x0800a3f1
 800a3a4:	0800a3f1 	.word	0x0800a3f1
 800a3a8:	0800a3f1 	.word	0x0800a3f1
 800a3ac:	0800a3f1 	.word	0x0800a3f1
 800a3b0:	0800a3f1 	.word	0x0800a3f1
 800a3b4:	0800a3f1 	.word	0x0800a3f1
 800a3b8:	0800a3f1 	.word	0x0800a3f1
 800a3bc:	0800a3f1 	.word	0x0800a3f1
 800a3c0:	0800a3f1 	.word	0x0800a3f1
 800a3c4:	0800a3f1 	.word	0x0800a3f1
 800a3c8:	0800a3f1 	.word	0x0800a3f1
 800a3cc:	0800a3f1 	.word	0x0800a3f1
 800a3d0:	0800a3f1 	.word	0x0800a3f1
 800a3d4:	0800a3f1 	.word	0x0800a3f1
 800a3d8:	0800a3f1 	.word	0x0800a3f1
 800a3dc:	0800a3f1 	.word	0x0800a3f1
 800a3e0:	0800a3f1 	.word	0x0800a3f1
 800a3e4:	0800a3f1 	.word	0x0800a3f1
 800a3e8:	0800a3f1 	.word	0x0800a3f1
 800a3ec:	0800a3f1 	.word	0x0800a3f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a3f0:	bf00      	nop
  }

  return (USBD_OK);
 800a3f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a40a:	6879      	ldr	r1, [r7, #4]
 800a40c:	4805      	ldr	r0, [pc, #20]	@ (800a424 <CDC_Receive_FS+0x24>)
 800a40e:	f7fe fb9b 	bl	8008b48 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a412:	4804      	ldr	r0, [pc, #16]	@ (800a424 <CDC_Receive_FS+0x24>)
 800a414:	f7fe fbf6 	bl	8008c04 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a418:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	200003e4 	.word	0x200003e4

0800a428 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a438:	4b0d      	ldr	r3, [pc, #52]	@ (800a470 <CDC_Transmit_FS+0x48>)
 800a43a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a43e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a446:	2b00      	cmp	r3, #0
 800a448:	d001      	beq.n	800a44e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a44a:	2301      	movs	r3, #1
 800a44c:	e00b      	b.n	800a466 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a44e:	887b      	ldrh	r3, [r7, #2]
 800a450:	461a      	mov	r2, r3
 800a452:	6879      	ldr	r1, [r7, #4]
 800a454:	4806      	ldr	r0, [pc, #24]	@ (800a470 <CDC_Transmit_FS+0x48>)
 800a456:	f7fe fb55 	bl	8008b04 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a45a:	4805      	ldr	r0, [pc, #20]	@ (800a470 <CDC_Transmit_FS+0x48>)
 800a45c:	f7fe fb92 	bl	8008b84 <USBD_CDC_TransmitPacket>
 800a460:	4603      	mov	r3, r0
 800a462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a464:	7bfb      	ldrb	r3, [r7, #15]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3710      	adds	r7, #16
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	200003e4 	.word	0x200003e4

0800a474 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a474:	b480      	push	{r7}
 800a476:	b087      	sub	sp, #28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	4613      	mov	r3, r2
 800a480:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a482:	2300      	movs	r3, #0
 800a484:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a486:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	371c      	adds	r7, #28
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr
	...

0800a498 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a498:	b480      	push	{r7}
 800a49a:	b083      	sub	sp, #12
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	4603      	mov	r3, r0
 800a4a0:	6039      	str	r1, [r7, #0]
 800a4a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	2212      	movs	r2, #18
 800a4a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a4aa:	4b03      	ldr	r3, [pc, #12]	@ (800a4b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr
 800a4b8:	200000c8 	.word	0x200000c8

0800a4bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	6039      	str	r1, [r7, #0]
 800a4c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	2204      	movs	r2, #4
 800a4cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a4ce:	4b03      	ldr	r3, [pc, #12]	@ (800a4dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	370c      	adds	r7, #12
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	200000dc 	.word	0x200000dc

0800a4e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	6039      	str	r1, [r7, #0]
 800a4ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4ec:	79fb      	ldrb	r3, [r7, #7]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d105      	bne.n	800a4fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4f2:	683a      	ldr	r2, [r7, #0]
 800a4f4:	4907      	ldr	r1, [pc, #28]	@ (800a514 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4f6:	4808      	ldr	r0, [pc, #32]	@ (800a518 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4f8:	f7ff fde4 	bl	800a0c4 <USBD_GetString>
 800a4fc:	e004      	b.n	800a508 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	4904      	ldr	r1, [pc, #16]	@ (800a514 <USBD_FS_ProductStrDescriptor+0x34>)
 800a502:	4805      	ldr	r0, [pc, #20]	@ (800a518 <USBD_FS_ProductStrDescriptor+0x38>)
 800a504:	f7ff fdde 	bl	800a0c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a508:	4b02      	ldr	r3, [pc, #8]	@ (800a514 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	200016c0 	.word	0x200016c0
 800a518:	0800b748 	.word	0x0800b748

0800a51c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
 800a522:	4603      	mov	r3, r0
 800a524:	6039      	str	r1, [r7, #0]
 800a526:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a528:	683a      	ldr	r2, [r7, #0]
 800a52a:	4904      	ldr	r1, [pc, #16]	@ (800a53c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a52c:	4804      	ldr	r0, [pc, #16]	@ (800a540 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a52e:	f7ff fdc9 	bl	800a0c4 <USBD_GetString>
  return USBD_StrDesc;
 800a532:	4b02      	ldr	r3, [pc, #8]	@ (800a53c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a534:	4618      	mov	r0, r3
 800a536:	3708      	adds	r7, #8
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	200016c0 	.word	0x200016c0
 800a540:	0800b760 	.word	0x0800b760

0800a544 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	4603      	mov	r3, r0
 800a54c:	6039      	str	r1, [r7, #0]
 800a54e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	221a      	movs	r2, #26
 800a554:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a556:	f000 f843 	bl	800a5e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a55a:	4b02      	ldr	r3, [pc, #8]	@ (800a564 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}
 800a564:	200000e0 	.word	0x200000e0

0800a568 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	4603      	mov	r3, r0
 800a570:	6039      	str	r1, [r7, #0]
 800a572:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a574:	79fb      	ldrb	r3, [r7, #7]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d105      	bne.n	800a586 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	4907      	ldr	r1, [pc, #28]	@ (800a59c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a57e:	4808      	ldr	r0, [pc, #32]	@ (800a5a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a580:	f7ff fda0 	bl	800a0c4 <USBD_GetString>
 800a584:	e004      	b.n	800a590 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	4904      	ldr	r1, [pc, #16]	@ (800a59c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a58a:	4805      	ldr	r0, [pc, #20]	@ (800a5a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a58c:	f7ff fd9a 	bl	800a0c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a590:	4b02      	ldr	r3, [pc, #8]	@ (800a59c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a592:	4618      	mov	r0, r3
 800a594:	3708      	adds	r7, #8
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	200016c0 	.word	0x200016c0
 800a5a0:	0800b774 	.word	0x0800b774

0800a5a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	6039      	str	r1, [r7, #0]
 800a5ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a5b0:	79fb      	ldrb	r3, [r7, #7]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d105      	bne.n	800a5c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	4907      	ldr	r1, [pc, #28]	@ (800a5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5ba:	4808      	ldr	r0, [pc, #32]	@ (800a5dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5bc:	f7ff fd82 	bl	800a0c4 <USBD_GetString>
 800a5c0:	e004      	b.n	800a5cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5c2:	683a      	ldr	r2, [r7, #0]
 800a5c4:	4904      	ldr	r1, [pc, #16]	@ (800a5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5c6:	4805      	ldr	r0, [pc, #20]	@ (800a5dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5c8:	f7ff fd7c 	bl	800a0c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5cc:	4b02      	ldr	r3, [pc, #8]	@ (800a5d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	200016c0 	.word	0x200016c0
 800a5dc:	0800b780 	.word	0x0800b780

0800a5e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a624 <Get_SerialNum+0x44>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a628 <Get_SerialNum+0x48>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5f2:	4b0e      	ldr	r3, [pc, #56]	@ (800a62c <Get_SerialNum+0x4c>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d009      	beq.n	800a61a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a606:	2208      	movs	r2, #8
 800a608:	4909      	ldr	r1, [pc, #36]	@ (800a630 <Get_SerialNum+0x50>)
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	f000 f814 	bl	800a638 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a610:	2204      	movs	r2, #4
 800a612:	4908      	ldr	r1, [pc, #32]	@ (800a634 <Get_SerialNum+0x54>)
 800a614:	68b8      	ldr	r0, [r7, #8]
 800a616:	f000 f80f 	bl	800a638 <IntToUnicode>
  }
}
 800a61a:	bf00      	nop
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	1fff7a10 	.word	0x1fff7a10
 800a628:	1fff7a14 	.word	0x1fff7a14
 800a62c:	1fff7a18 	.word	0x1fff7a18
 800a630:	200000e2 	.word	0x200000e2
 800a634:	200000f2 	.word	0x200000f2

0800a638 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a638:	b480      	push	{r7}
 800a63a:	b087      	sub	sp, #28
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	4613      	mov	r3, r2
 800a644:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a646:	2300      	movs	r3, #0
 800a648:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a64a:	2300      	movs	r3, #0
 800a64c:	75fb      	strb	r3, [r7, #23]
 800a64e:	e027      	b.n	800a6a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	0f1b      	lsrs	r3, r3, #28
 800a654:	2b09      	cmp	r3, #9
 800a656:	d80b      	bhi.n	800a670 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	0f1b      	lsrs	r3, r3, #28
 800a65c:	b2da      	uxtb	r2, r3
 800a65e:	7dfb      	ldrb	r3, [r7, #23]
 800a660:	005b      	lsls	r3, r3, #1
 800a662:	4619      	mov	r1, r3
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	440b      	add	r3, r1
 800a668:	3230      	adds	r2, #48	@ 0x30
 800a66a:	b2d2      	uxtb	r2, r2
 800a66c:	701a      	strb	r2, [r3, #0]
 800a66e:	e00a      	b.n	800a686 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	0f1b      	lsrs	r3, r3, #28
 800a674:	b2da      	uxtb	r2, r3
 800a676:	7dfb      	ldrb	r3, [r7, #23]
 800a678:	005b      	lsls	r3, r3, #1
 800a67a:	4619      	mov	r1, r3
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	440b      	add	r3, r1
 800a680:	3237      	adds	r2, #55	@ 0x37
 800a682:	b2d2      	uxtb	r2, r2
 800a684:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	011b      	lsls	r3, r3, #4
 800a68a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a68c:	7dfb      	ldrb	r3, [r7, #23]
 800a68e:	005b      	lsls	r3, r3, #1
 800a690:	3301      	adds	r3, #1
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	4413      	add	r3, r2
 800a696:	2200      	movs	r2, #0
 800a698:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a69a:	7dfb      	ldrb	r3, [r7, #23]
 800a69c:	3301      	adds	r3, #1
 800a69e:	75fb      	strb	r3, [r7, #23]
 800a6a0:	7dfa      	ldrb	r2, [r7, #23]
 800a6a2:	79fb      	ldrb	r3, [r7, #7]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d3d3      	bcc.n	800a650 <IntToUnicode+0x18>
  }
}
 800a6a8:	bf00      	nop
 800a6aa:	bf00      	nop
 800a6ac:	371c      	adds	r7, #28
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr
	...

0800a6b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b08a      	sub	sp, #40	@ 0x28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6c0:	f107 0314 	add.w	r3, r7, #20
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	601a      	str	r2, [r3, #0]
 800a6c8:	605a      	str	r2, [r3, #4]
 800a6ca:	609a      	str	r2, [r3, #8]
 800a6cc:	60da      	str	r2, [r3, #12]
 800a6ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6d8:	d13a      	bne.n	800a750 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6da:	2300      	movs	r3, #0
 800a6dc:	613b      	str	r3, [r7, #16]
 800a6de:	4b1e      	ldr	r3, [pc, #120]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a6e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e2:	4a1d      	ldr	r2, [pc, #116]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a6e4:	f043 0301 	orr.w	r3, r3, #1
 800a6e8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a6ea:	4b1b      	ldr	r3, [pc, #108]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a6ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	613b      	str	r3, [r7, #16]
 800a6f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a6f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a6fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a700:	2300      	movs	r3, #0
 800a702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a704:	2300      	movs	r3, #0
 800a706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a708:	230a      	movs	r3, #10
 800a70a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a70c:	f107 0314 	add.w	r3, r7, #20
 800a710:	4619      	mov	r1, r3
 800a712:	4812      	ldr	r0, [pc, #72]	@ (800a75c <HAL_PCD_MspInit+0xa4>)
 800a714:	f7f7 fc30 	bl	8001f78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a718:	4b0f      	ldr	r3, [pc, #60]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a71a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a71c:	4a0e      	ldr	r2, [pc, #56]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a71e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a722:	6353      	str	r3, [r2, #52]	@ 0x34
 800a724:	2300      	movs	r3, #0
 800a726:	60fb      	str	r3, [r7, #12]
 800a728:	4b0b      	ldr	r3, [pc, #44]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a72a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a72c:	4a0a      	ldr	r2, [pc, #40]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a72e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a732:	6453      	str	r3, [r2, #68]	@ 0x44
 800a734:	4b08      	ldr	r3, [pc, #32]	@ (800a758 <HAL_PCD_MspInit+0xa0>)
 800a736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a73c:	60fb      	str	r3, [r7, #12]
 800a73e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a740:	2200      	movs	r2, #0
 800a742:	2100      	movs	r1, #0
 800a744:	2043      	movs	r0, #67	@ 0x43
 800a746:	f7f7 fb4e 	bl	8001de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a74a:	2043      	movs	r0, #67	@ 0x43
 800a74c:	f7f7 fb67 	bl	8001e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a750:	bf00      	nop
 800a752:	3728      	adds	r7, #40	@ 0x28
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}
 800a758:	40023800 	.word	0x40023800
 800a75c:	40020000 	.word	0x40020000

0800a760 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a774:	4619      	mov	r1, r3
 800a776:	4610      	mov	r0, r2
 800a778:	f7fe fb2d 	bl	8008dd6 <USBD_LL_SetupStage>
}
 800a77c:	bf00      	nop
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}

0800a784 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	460b      	mov	r3, r1
 800a78e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a796:	78fa      	ldrb	r2, [r7, #3]
 800a798:	6879      	ldr	r1, [r7, #4]
 800a79a:	4613      	mov	r3, r2
 800a79c:	00db      	lsls	r3, r3, #3
 800a79e:	4413      	add	r3, r2
 800a7a0:	009b      	lsls	r3, r3, #2
 800a7a2:	440b      	add	r3, r1
 800a7a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	78fb      	ldrb	r3, [r7, #3]
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	f7fe fb67 	bl	8008e80 <USBD_LL_DataOutStage>
}
 800a7b2:	bf00      	nop
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}

0800a7ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ba:	b580      	push	{r7, lr}
 800a7bc:	b082      	sub	sp, #8
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	6078      	str	r0, [r7, #4]
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a7cc:	78fa      	ldrb	r2, [r7, #3]
 800a7ce:	6879      	ldr	r1, [r7, #4]
 800a7d0:	4613      	mov	r3, r2
 800a7d2:	00db      	lsls	r3, r3, #3
 800a7d4:	4413      	add	r3, r2
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	440b      	add	r3, r1
 800a7da:	3320      	adds	r3, #32
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	78fb      	ldrb	r3, [r7, #3]
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	f7fe fc09 	bl	8008ff8 <USBD_LL_DataInStage>
}
 800a7e6:	bf00      	nop
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b082      	sub	sp, #8
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7fe fd4d 	bl	800929c <USBD_LL_SOF>
}
 800a802:	bf00      	nop
 800a804:	3708      	adds	r7, #8
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a812:	2301      	movs	r3, #1
 800a814:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	79db      	ldrb	r3, [r3, #7]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d102      	bne.n	800a824 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a81e:	2300      	movs	r3, #0
 800a820:	73fb      	strb	r3, [r7, #15]
 800a822:	e008      	b.n	800a836 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	79db      	ldrb	r3, [r3, #7]
 800a828:	2b02      	cmp	r3, #2
 800a82a:	d102      	bne.n	800a832 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a82c:	2301      	movs	r3, #1
 800a82e:	73fb      	strb	r3, [r7, #15]
 800a830:	e001      	b.n	800a836 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a832:	f7f6 fae5 	bl	8000e00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a83c:	7bfa      	ldrb	r2, [r7, #15]
 800a83e:	4611      	mov	r1, r2
 800a840:	4618      	mov	r0, r3
 800a842:	f7fe fce7 	bl	8009214 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7fe fc8e 	bl	800916e <USBD_LL_Reset>
}
 800a852:	bf00      	nop
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
	...

0800a85c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b082      	sub	sp, #8
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7fe fce2 	bl	8009234 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	6812      	ldr	r2, [r2, #0]
 800a87e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a882:	f043 0301 	orr.w	r3, r3, #1
 800a886:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	7adb      	ldrb	r3, [r3, #11]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d005      	beq.n	800a89c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a890:	4b04      	ldr	r3, [pc, #16]	@ (800a8a4 <HAL_PCD_SuspendCallback+0x48>)
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	4a03      	ldr	r2, [pc, #12]	@ (800a8a4 <HAL_PCD_SuspendCallback+0x48>)
 800a896:	f043 0306 	orr.w	r3, r3, #6
 800a89a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a89c:	bf00      	nop
 800a89e:	3708      	adds	r7, #8
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}
 800a8a4:	e000ed00 	.word	0xe000ed00

0800a8a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7fe fcd8 	bl	800926c <USBD_LL_Resume>
}
 800a8bc:	bf00      	nop
 800a8be:	3708      	adds	r7, #8
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8d6:	78fa      	ldrb	r2, [r7, #3]
 800a8d8:	4611      	mov	r1, r2
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7fe fd30 	bl	8009340 <USBD_LL_IsoOUTIncomplete>
}
 800a8e0:	bf00      	nop
 800a8e2:	3708      	adds	r7, #8
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8fa:	78fa      	ldrb	r2, [r7, #3]
 800a8fc:	4611      	mov	r1, r2
 800a8fe:	4618      	mov	r0, r3
 800a900:	f7fe fcec 	bl	80092dc <USBD_LL_IsoINIncomplete>
}
 800a904:	bf00      	nop
 800a906:	3708      	adds	r7, #8
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a91a:	4618      	mov	r0, r3
 800a91c:	f7fe fd42 	bl	80093a4 <USBD_LL_DevConnected>
}
 800a920:	bf00      	nop
 800a922:	3708      	adds	r7, #8
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a936:	4618      	mov	r0, r3
 800a938:	f7fe fd3f 	bl	80093ba <USBD_LL_DevDisconnected>
}
 800a93c:	bf00      	nop
 800a93e:	3708      	adds	r7, #8
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d13c      	bne.n	800a9ce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a954:	4a20      	ldr	r2, [pc, #128]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a1e      	ldr	r2, [pc, #120]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a960:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a964:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a966:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a96a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a96c:	4b1a      	ldr	r3, [pc, #104]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a96e:	2204      	movs	r2, #4
 800a970:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a972:	4b19      	ldr	r3, [pc, #100]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a974:	2202      	movs	r2, #2
 800a976:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a978:	4b17      	ldr	r3, [pc, #92]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a97e:	4b16      	ldr	r3, [pc, #88]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a980:	2202      	movs	r2, #2
 800a982:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a984:	4b14      	ldr	r3, [pc, #80]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a986:	2200      	movs	r2, #0
 800a988:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a98a:	4b13      	ldr	r3, [pc, #76]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a990:	4b11      	ldr	r3, [pc, #68]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a992:	2200      	movs	r2, #0
 800a994:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a996:	4b10      	ldr	r3, [pc, #64]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a998:	2200      	movs	r2, #0
 800a99a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a99c:	4b0e      	ldr	r3, [pc, #56]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a9a2:	480d      	ldr	r0, [pc, #52]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a9a4:	f7f8 f93e 	bl	8002c24 <HAL_PCD_Init>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d001      	beq.n	800a9b2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a9ae:	f7f6 fa27 	bl	8000e00 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a9b2:	2180      	movs	r1, #128	@ 0x80
 800a9b4:	4808      	ldr	r0, [pc, #32]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a9b6:	f7f9 fb6a 	bl	800408e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a9ba:	2240      	movs	r2, #64	@ 0x40
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4806      	ldr	r0, [pc, #24]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a9c0:	f7f9 fb1e 	bl	8004000 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a9c4:	2280      	movs	r2, #128	@ 0x80
 800a9c6:	2101      	movs	r1, #1
 800a9c8:	4803      	ldr	r0, [pc, #12]	@ (800a9d8 <USBD_LL_Init+0x94>)
 800a9ca:	f7f9 fb19 	bl	8004000 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	200018c0 	.word	0x200018c0

0800a9dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7f8 fa25 	bl	8002e42 <HAL_PCD_Start>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9fc:	7bfb      	ldrb	r3, [r7, #15]
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 f942 	bl	800ac88 <USBD_Get_USB_Status>
 800aa04:	4603      	mov	r3, r0
 800aa06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa08:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
 800aa1a:	4608      	mov	r0, r1
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	461a      	mov	r2, r3
 800aa20:	4603      	mov	r3, r0
 800aa22:	70fb      	strb	r3, [r7, #3]
 800aa24:	460b      	mov	r3, r1
 800aa26:	70bb      	strb	r3, [r7, #2]
 800aa28:	4613      	mov	r3, r2
 800aa2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa30:	2300      	movs	r3, #0
 800aa32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa3a:	78bb      	ldrb	r3, [r7, #2]
 800aa3c:	883a      	ldrh	r2, [r7, #0]
 800aa3e:	78f9      	ldrb	r1, [r7, #3]
 800aa40:	f7f8 fef9 	bl	8003836 <HAL_PCD_EP_Open>
 800aa44:	4603      	mov	r3, r0
 800aa46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa48:	7bfb      	ldrb	r3, [r7, #15]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 f91c 	bl	800ac88 <USBD_Get_USB_Status>
 800aa50:	4603      	mov	r3, r0
 800aa52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa54:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b084      	sub	sp, #16
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	460b      	mov	r3, r1
 800aa68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa78:	78fa      	ldrb	r2, [r7, #3]
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7f8 ff44 	bl	800390a <HAL_PCD_EP_Close>
 800aa82:	4603      	mov	r3, r0
 800aa84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa86:	7bfb      	ldrb	r3, [r7, #15]
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f000 f8fd 	bl	800ac88 <USBD_Get_USB_Status>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa92:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3710      	adds	r7, #16
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aab6:	78fa      	ldrb	r2, [r7, #3]
 800aab8:	4611      	mov	r1, r2
 800aaba:	4618      	mov	r0, r3
 800aabc:	f7f8 fffc 	bl	8003ab8 <HAL_PCD_EP_SetStall>
 800aac0:	4603      	mov	r3, r0
 800aac2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 f8de 	bl	800ac88 <USBD_Get_USB_Status>
 800aacc:	4603      	mov	r3, r0
 800aace:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b084      	sub	sp, #16
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	460b      	mov	r3, r1
 800aae4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aae6:	2300      	movs	r3, #0
 800aae8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaea:	2300      	movs	r3, #0
 800aaec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aaf4:	78fa      	ldrb	r2, [r7, #3]
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7f9 f840 	bl	8003b7e <HAL_PCD_EP_ClrStall>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab02:	7bfb      	ldrb	r3, [r7, #15]
 800ab04:	4618      	mov	r0, r3
 800ab06:	f000 f8bf 	bl	800ac88 <USBD_Get_USB_Status>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	da0b      	bge.n	800ab4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab34:	78fb      	ldrb	r3, [r7, #3]
 800ab36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab3a:	68f9      	ldr	r1, [r7, #12]
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	00db      	lsls	r3, r3, #3
 800ab40:	4413      	add	r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	440b      	add	r3, r1
 800ab46:	3316      	adds	r3, #22
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	e00b      	b.n	800ab64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab52:	68f9      	ldr	r1, [r7, #12]
 800ab54:	4613      	mov	r3, r2
 800ab56:	00db      	lsls	r3, r3, #3
 800ab58:	4413      	add	r3, r2
 800ab5a:	009b      	lsls	r3, r3, #2
 800ab5c:	440b      	add	r3, r1
 800ab5e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab62:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3714      	adds	r7, #20
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	460b      	mov	r3, r1
 800ab7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab80:	2300      	movs	r3, #0
 800ab82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab8a:	78fa      	ldrb	r2, [r7, #3]
 800ab8c:	4611      	mov	r1, r2
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7f8 fe2d 	bl	80037ee <HAL_PCD_SetAddress>
 800ab94:	4603      	mov	r3, r0
 800ab96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab98:	7bfb      	ldrb	r3, [r7, #15]
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f000 f874 	bl	800ac88 <USBD_Get_USB_Status>
 800aba0:	4603      	mov	r3, r0
 800aba2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aba4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b086      	sub	sp, #24
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	60f8      	str	r0, [r7, #12]
 800abb6:	607a      	str	r2, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
 800abba:	460b      	mov	r3, r1
 800abbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abc2:	2300      	movs	r3, #0
 800abc4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abcc:	7af9      	ldrb	r1, [r7, #11]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	f7f8 ff37 	bl	8003a44 <HAL_PCD_EP_Transmit>
 800abd6:	4603      	mov	r3, r0
 800abd8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abda:	7dfb      	ldrb	r3, [r7, #23]
 800abdc:	4618      	mov	r0, r3
 800abde:	f000 f853 	bl	800ac88 <USBD_Get_USB_Status>
 800abe2:	4603      	mov	r3, r0
 800abe4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abe6:	7dbb      	ldrb	r3, [r7, #22]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3718      	adds	r7, #24
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	607a      	str	r2, [r7, #4]
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	460b      	mov	r3, r1
 800abfe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac00:	2300      	movs	r3, #0
 800ac02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac04:	2300      	movs	r3, #0
 800ac06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac0e:	7af9      	ldrb	r1, [r7, #11]
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	f7f8 fec3 	bl	800399e <HAL_PCD_EP_Receive>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac1c:	7dfb      	ldrb	r3, [r7, #23]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f000 f832 	bl	800ac88 <USBD_Get_USB_Status>
 800ac24:	4603      	mov	r3, r0
 800ac26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac28:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3718      	adds	r7, #24
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b082      	sub	sp, #8
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
 800ac3a:	460b      	mov	r3, r1
 800ac3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac44:	78fa      	ldrb	r2, [r7, #3]
 800ac46:	4611      	mov	r1, r2
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7f8 fee3 	bl	8003a14 <HAL_PCD_EP_GetRxCount>
 800ac4e:	4603      	mov	r3, r0
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3708      	adds	r7, #8
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac60:	4b03      	ldr	r3, [pc, #12]	@ (800ac70 <USBD_static_malloc+0x18>)
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	370c      	adds	r7, #12
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr
 800ac6e:	bf00      	nop
 800ac70:	20001da4 	.word	0x20001da4

0800ac74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b083      	sub	sp, #12
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]

}
 800ac7c:	bf00      	nop
 800ac7e:	370c      	adds	r7, #12
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	4603      	mov	r3, r0
 800ac90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	2b03      	cmp	r3, #3
 800ac9a:	d817      	bhi.n	800accc <USBD_Get_USB_Status+0x44>
 800ac9c:	a201      	add	r2, pc, #4	@ (adr r2, 800aca4 <USBD_Get_USB_Status+0x1c>)
 800ac9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca2:	bf00      	nop
 800aca4:	0800acb5 	.word	0x0800acb5
 800aca8:	0800acbb 	.word	0x0800acbb
 800acac:	0800acc1 	.word	0x0800acc1
 800acb0:	0800acc7 	.word	0x0800acc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800acb4:	2300      	movs	r3, #0
 800acb6:	73fb      	strb	r3, [r7, #15]
    break;
 800acb8:	e00b      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800acba:	2303      	movs	r3, #3
 800acbc:	73fb      	strb	r3, [r7, #15]
    break;
 800acbe:	e008      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
    break;
 800acc4:	e005      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800acc6:	2303      	movs	r3, #3
 800acc8:	73fb      	strb	r3, [r7, #15]
    break;
 800acca:	e002      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800accc:	2303      	movs	r3, #3
 800acce:	73fb      	strb	r3, [r7, #15]
    break;
 800acd0:	bf00      	nop
  }
  return usb_status;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3714      	adds	r7, #20
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <sniprintf>:
 800ace0:	b40c      	push	{r2, r3}
 800ace2:	b530      	push	{r4, r5, lr}
 800ace4:	4b17      	ldr	r3, [pc, #92]	@ (800ad44 <sniprintf+0x64>)
 800ace6:	1e0c      	subs	r4, r1, #0
 800ace8:	681d      	ldr	r5, [r3, #0]
 800acea:	b09d      	sub	sp, #116	@ 0x74
 800acec:	da08      	bge.n	800ad00 <sniprintf+0x20>
 800acee:	238b      	movs	r3, #139	@ 0x8b
 800acf0:	602b      	str	r3, [r5, #0]
 800acf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acf6:	b01d      	add	sp, #116	@ 0x74
 800acf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acfc:	b002      	add	sp, #8
 800acfe:	4770      	bx	lr
 800ad00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad04:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ad08:	bf14      	ite	ne
 800ad0a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ad0e:	4623      	moveq	r3, r4
 800ad10:	9304      	str	r3, [sp, #16]
 800ad12:	9307      	str	r3, [sp, #28]
 800ad14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ad18:	9002      	str	r0, [sp, #8]
 800ad1a:	9006      	str	r0, [sp, #24]
 800ad1c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ad20:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ad22:	ab21      	add	r3, sp, #132	@ 0x84
 800ad24:	a902      	add	r1, sp, #8
 800ad26:	4628      	mov	r0, r5
 800ad28:	9301      	str	r3, [sp, #4]
 800ad2a:	f000 f99d 	bl	800b068 <_svfiprintf_r>
 800ad2e:	1c43      	adds	r3, r0, #1
 800ad30:	bfbc      	itt	lt
 800ad32:	238b      	movlt	r3, #139	@ 0x8b
 800ad34:	602b      	strlt	r3, [r5, #0]
 800ad36:	2c00      	cmp	r4, #0
 800ad38:	d0dd      	beq.n	800acf6 <sniprintf+0x16>
 800ad3a:	9b02      	ldr	r3, [sp, #8]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	701a      	strb	r2, [r3, #0]
 800ad40:	e7d9      	b.n	800acf6 <sniprintf+0x16>
 800ad42:	bf00      	nop
 800ad44:	200000fc 	.word	0x200000fc

0800ad48 <memset>:
 800ad48:	4402      	add	r2, r0
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d100      	bne.n	800ad52 <memset+0xa>
 800ad50:	4770      	bx	lr
 800ad52:	f803 1b01 	strb.w	r1, [r3], #1
 800ad56:	e7f9      	b.n	800ad4c <memset+0x4>

0800ad58 <__libc_init_array>:
 800ad58:	b570      	push	{r4, r5, r6, lr}
 800ad5a:	4d0d      	ldr	r5, [pc, #52]	@ (800ad90 <__libc_init_array+0x38>)
 800ad5c:	4c0d      	ldr	r4, [pc, #52]	@ (800ad94 <__libc_init_array+0x3c>)
 800ad5e:	1b64      	subs	r4, r4, r5
 800ad60:	10a4      	asrs	r4, r4, #2
 800ad62:	2600      	movs	r6, #0
 800ad64:	42a6      	cmp	r6, r4
 800ad66:	d109      	bne.n	800ad7c <__libc_init_array+0x24>
 800ad68:	4d0b      	ldr	r5, [pc, #44]	@ (800ad98 <__libc_init_array+0x40>)
 800ad6a:	4c0c      	ldr	r4, [pc, #48]	@ (800ad9c <__libc_init_array+0x44>)
 800ad6c:	f000 fc74 	bl	800b658 <_init>
 800ad70:	1b64      	subs	r4, r4, r5
 800ad72:	10a4      	asrs	r4, r4, #2
 800ad74:	2600      	movs	r6, #0
 800ad76:	42a6      	cmp	r6, r4
 800ad78:	d105      	bne.n	800ad86 <__libc_init_array+0x2e>
 800ad7a:	bd70      	pop	{r4, r5, r6, pc}
 800ad7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad80:	4798      	blx	r3
 800ad82:	3601      	adds	r6, #1
 800ad84:	e7ee      	b.n	800ad64 <__libc_init_array+0xc>
 800ad86:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad8a:	4798      	blx	r3
 800ad8c:	3601      	adds	r6, #1
 800ad8e:	e7f2      	b.n	800ad76 <__libc_init_array+0x1e>
 800ad90:	0800b7e4 	.word	0x0800b7e4
 800ad94:	0800b7e4 	.word	0x0800b7e4
 800ad98:	0800b7e4 	.word	0x0800b7e4
 800ad9c:	0800b7e8 	.word	0x0800b7e8

0800ada0 <__retarget_lock_acquire_recursive>:
 800ada0:	4770      	bx	lr

0800ada2 <__retarget_lock_release_recursive>:
 800ada2:	4770      	bx	lr

0800ada4 <memcpy>:
 800ada4:	440a      	add	r2, r1
 800ada6:	4291      	cmp	r1, r2
 800ada8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800adac:	d100      	bne.n	800adb0 <memcpy+0xc>
 800adae:	4770      	bx	lr
 800adb0:	b510      	push	{r4, lr}
 800adb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adba:	4291      	cmp	r1, r2
 800adbc:	d1f9      	bne.n	800adb2 <memcpy+0xe>
 800adbe:	bd10      	pop	{r4, pc}

0800adc0 <_free_r>:
 800adc0:	b538      	push	{r3, r4, r5, lr}
 800adc2:	4605      	mov	r5, r0
 800adc4:	2900      	cmp	r1, #0
 800adc6:	d041      	beq.n	800ae4c <_free_r+0x8c>
 800adc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adcc:	1f0c      	subs	r4, r1, #4
 800adce:	2b00      	cmp	r3, #0
 800add0:	bfb8      	it	lt
 800add2:	18e4      	addlt	r4, r4, r3
 800add4:	f000 f8e0 	bl	800af98 <__malloc_lock>
 800add8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae50 <_free_r+0x90>)
 800adda:	6813      	ldr	r3, [r2, #0]
 800addc:	b933      	cbnz	r3, 800adec <_free_r+0x2c>
 800adde:	6063      	str	r3, [r4, #4]
 800ade0:	6014      	str	r4, [r2, #0]
 800ade2:	4628      	mov	r0, r5
 800ade4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ade8:	f000 b8dc 	b.w	800afa4 <__malloc_unlock>
 800adec:	42a3      	cmp	r3, r4
 800adee:	d908      	bls.n	800ae02 <_free_r+0x42>
 800adf0:	6820      	ldr	r0, [r4, #0]
 800adf2:	1821      	adds	r1, r4, r0
 800adf4:	428b      	cmp	r3, r1
 800adf6:	bf01      	itttt	eq
 800adf8:	6819      	ldreq	r1, [r3, #0]
 800adfa:	685b      	ldreq	r3, [r3, #4]
 800adfc:	1809      	addeq	r1, r1, r0
 800adfe:	6021      	streq	r1, [r4, #0]
 800ae00:	e7ed      	b.n	800adde <_free_r+0x1e>
 800ae02:	461a      	mov	r2, r3
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	b10b      	cbz	r3, 800ae0c <_free_r+0x4c>
 800ae08:	42a3      	cmp	r3, r4
 800ae0a:	d9fa      	bls.n	800ae02 <_free_r+0x42>
 800ae0c:	6811      	ldr	r1, [r2, #0]
 800ae0e:	1850      	adds	r0, r2, r1
 800ae10:	42a0      	cmp	r0, r4
 800ae12:	d10b      	bne.n	800ae2c <_free_r+0x6c>
 800ae14:	6820      	ldr	r0, [r4, #0]
 800ae16:	4401      	add	r1, r0
 800ae18:	1850      	adds	r0, r2, r1
 800ae1a:	4283      	cmp	r3, r0
 800ae1c:	6011      	str	r1, [r2, #0]
 800ae1e:	d1e0      	bne.n	800ade2 <_free_r+0x22>
 800ae20:	6818      	ldr	r0, [r3, #0]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	6053      	str	r3, [r2, #4]
 800ae26:	4408      	add	r0, r1
 800ae28:	6010      	str	r0, [r2, #0]
 800ae2a:	e7da      	b.n	800ade2 <_free_r+0x22>
 800ae2c:	d902      	bls.n	800ae34 <_free_r+0x74>
 800ae2e:	230c      	movs	r3, #12
 800ae30:	602b      	str	r3, [r5, #0]
 800ae32:	e7d6      	b.n	800ade2 <_free_r+0x22>
 800ae34:	6820      	ldr	r0, [r4, #0]
 800ae36:	1821      	adds	r1, r4, r0
 800ae38:	428b      	cmp	r3, r1
 800ae3a:	bf04      	itt	eq
 800ae3c:	6819      	ldreq	r1, [r3, #0]
 800ae3e:	685b      	ldreq	r3, [r3, #4]
 800ae40:	6063      	str	r3, [r4, #4]
 800ae42:	bf04      	itt	eq
 800ae44:	1809      	addeq	r1, r1, r0
 800ae46:	6021      	streq	r1, [r4, #0]
 800ae48:	6054      	str	r4, [r2, #4]
 800ae4a:	e7ca      	b.n	800ade2 <_free_r+0x22>
 800ae4c:	bd38      	pop	{r3, r4, r5, pc}
 800ae4e:	bf00      	nop
 800ae50:	20002108 	.word	0x20002108

0800ae54 <sbrk_aligned>:
 800ae54:	b570      	push	{r4, r5, r6, lr}
 800ae56:	4e0f      	ldr	r6, [pc, #60]	@ (800ae94 <sbrk_aligned+0x40>)
 800ae58:	460c      	mov	r4, r1
 800ae5a:	6831      	ldr	r1, [r6, #0]
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	b911      	cbnz	r1, 800ae66 <sbrk_aligned+0x12>
 800ae60:	f000 fba6 	bl	800b5b0 <_sbrk_r>
 800ae64:	6030      	str	r0, [r6, #0]
 800ae66:	4621      	mov	r1, r4
 800ae68:	4628      	mov	r0, r5
 800ae6a:	f000 fba1 	bl	800b5b0 <_sbrk_r>
 800ae6e:	1c43      	adds	r3, r0, #1
 800ae70:	d103      	bne.n	800ae7a <sbrk_aligned+0x26>
 800ae72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ae76:	4620      	mov	r0, r4
 800ae78:	bd70      	pop	{r4, r5, r6, pc}
 800ae7a:	1cc4      	adds	r4, r0, #3
 800ae7c:	f024 0403 	bic.w	r4, r4, #3
 800ae80:	42a0      	cmp	r0, r4
 800ae82:	d0f8      	beq.n	800ae76 <sbrk_aligned+0x22>
 800ae84:	1a21      	subs	r1, r4, r0
 800ae86:	4628      	mov	r0, r5
 800ae88:	f000 fb92 	bl	800b5b0 <_sbrk_r>
 800ae8c:	3001      	adds	r0, #1
 800ae8e:	d1f2      	bne.n	800ae76 <sbrk_aligned+0x22>
 800ae90:	e7ef      	b.n	800ae72 <sbrk_aligned+0x1e>
 800ae92:	bf00      	nop
 800ae94:	20002104 	.word	0x20002104

0800ae98 <_malloc_r>:
 800ae98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae9c:	1ccd      	adds	r5, r1, #3
 800ae9e:	f025 0503 	bic.w	r5, r5, #3
 800aea2:	3508      	adds	r5, #8
 800aea4:	2d0c      	cmp	r5, #12
 800aea6:	bf38      	it	cc
 800aea8:	250c      	movcc	r5, #12
 800aeaa:	2d00      	cmp	r5, #0
 800aeac:	4606      	mov	r6, r0
 800aeae:	db01      	blt.n	800aeb4 <_malloc_r+0x1c>
 800aeb0:	42a9      	cmp	r1, r5
 800aeb2:	d904      	bls.n	800aebe <_malloc_r+0x26>
 800aeb4:	230c      	movs	r3, #12
 800aeb6:	6033      	str	r3, [r6, #0]
 800aeb8:	2000      	movs	r0, #0
 800aeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aebe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af94 <_malloc_r+0xfc>
 800aec2:	f000 f869 	bl	800af98 <__malloc_lock>
 800aec6:	f8d8 3000 	ldr.w	r3, [r8]
 800aeca:	461c      	mov	r4, r3
 800aecc:	bb44      	cbnz	r4, 800af20 <_malloc_r+0x88>
 800aece:	4629      	mov	r1, r5
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7ff ffbf 	bl	800ae54 <sbrk_aligned>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	4604      	mov	r4, r0
 800aeda:	d158      	bne.n	800af8e <_malloc_r+0xf6>
 800aedc:	f8d8 4000 	ldr.w	r4, [r8]
 800aee0:	4627      	mov	r7, r4
 800aee2:	2f00      	cmp	r7, #0
 800aee4:	d143      	bne.n	800af6e <_malloc_r+0xd6>
 800aee6:	2c00      	cmp	r4, #0
 800aee8:	d04b      	beq.n	800af82 <_malloc_r+0xea>
 800aeea:	6823      	ldr	r3, [r4, #0]
 800aeec:	4639      	mov	r1, r7
 800aeee:	4630      	mov	r0, r6
 800aef0:	eb04 0903 	add.w	r9, r4, r3
 800aef4:	f000 fb5c 	bl	800b5b0 <_sbrk_r>
 800aef8:	4581      	cmp	r9, r0
 800aefa:	d142      	bne.n	800af82 <_malloc_r+0xea>
 800aefc:	6821      	ldr	r1, [r4, #0]
 800aefe:	1a6d      	subs	r5, r5, r1
 800af00:	4629      	mov	r1, r5
 800af02:	4630      	mov	r0, r6
 800af04:	f7ff ffa6 	bl	800ae54 <sbrk_aligned>
 800af08:	3001      	adds	r0, #1
 800af0a:	d03a      	beq.n	800af82 <_malloc_r+0xea>
 800af0c:	6823      	ldr	r3, [r4, #0]
 800af0e:	442b      	add	r3, r5
 800af10:	6023      	str	r3, [r4, #0]
 800af12:	f8d8 3000 	ldr.w	r3, [r8]
 800af16:	685a      	ldr	r2, [r3, #4]
 800af18:	bb62      	cbnz	r2, 800af74 <_malloc_r+0xdc>
 800af1a:	f8c8 7000 	str.w	r7, [r8]
 800af1e:	e00f      	b.n	800af40 <_malloc_r+0xa8>
 800af20:	6822      	ldr	r2, [r4, #0]
 800af22:	1b52      	subs	r2, r2, r5
 800af24:	d420      	bmi.n	800af68 <_malloc_r+0xd0>
 800af26:	2a0b      	cmp	r2, #11
 800af28:	d917      	bls.n	800af5a <_malloc_r+0xc2>
 800af2a:	1961      	adds	r1, r4, r5
 800af2c:	42a3      	cmp	r3, r4
 800af2e:	6025      	str	r5, [r4, #0]
 800af30:	bf18      	it	ne
 800af32:	6059      	strne	r1, [r3, #4]
 800af34:	6863      	ldr	r3, [r4, #4]
 800af36:	bf08      	it	eq
 800af38:	f8c8 1000 	streq.w	r1, [r8]
 800af3c:	5162      	str	r2, [r4, r5]
 800af3e:	604b      	str	r3, [r1, #4]
 800af40:	4630      	mov	r0, r6
 800af42:	f000 f82f 	bl	800afa4 <__malloc_unlock>
 800af46:	f104 000b 	add.w	r0, r4, #11
 800af4a:	1d23      	adds	r3, r4, #4
 800af4c:	f020 0007 	bic.w	r0, r0, #7
 800af50:	1ac2      	subs	r2, r0, r3
 800af52:	bf1c      	itt	ne
 800af54:	1a1b      	subne	r3, r3, r0
 800af56:	50a3      	strne	r3, [r4, r2]
 800af58:	e7af      	b.n	800aeba <_malloc_r+0x22>
 800af5a:	6862      	ldr	r2, [r4, #4]
 800af5c:	42a3      	cmp	r3, r4
 800af5e:	bf0c      	ite	eq
 800af60:	f8c8 2000 	streq.w	r2, [r8]
 800af64:	605a      	strne	r2, [r3, #4]
 800af66:	e7eb      	b.n	800af40 <_malloc_r+0xa8>
 800af68:	4623      	mov	r3, r4
 800af6a:	6864      	ldr	r4, [r4, #4]
 800af6c:	e7ae      	b.n	800aecc <_malloc_r+0x34>
 800af6e:	463c      	mov	r4, r7
 800af70:	687f      	ldr	r7, [r7, #4]
 800af72:	e7b6      	b.n	800aee2 <_malloc_r+0x4a>
 800af74:	461a      	mov	r2, r3
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	42a3      	cmp	r3, r4
 800af7a:	d1fb      	bne.n	800af74 <_malloc_r+0xdc>
 800af7c:	2300      	movs	r3, #0
 800af7e:	6053      	str	r3, [r2, #4]
 800af80:	e7de      	b.n	800af40 <_malloc_r+0xa8>
 800af82:	230c      	movs	r3, #12
 800af84:	6033      	str	r3, [r6, #0]
 800af86:	4630      	mov	r0, r6
 800af88:	f000 f80c 	bl	800afa4 <__malloc_unlock>
 800af8c:	e794      	b.n	800aeb8 <_malloc_r+0x20>
 800af8e:	6005      	str	r5, [r0, #0]
 800af90:	e7d6      	b.n	800af40 <_malloc_r+0xa8>
 800af92:	bf00      	nop
 800af94:	20002108 	.word	0x20002108

0800af98 <__malloc_lock>:
 800af98:	4801      	ldr	r0, [pc, #4]	@ (800afa0 <__malloc_lock+0x8>)
 800af9a:	f7ff bf01 	b.w	800ada0 <__retarget_lock_acquire_recursive>
 800af9e:	bf00      	nop
 800afa0:	20002100 	.word	0x20002100

0800afa4 <__malloc_unlock>:
 800afa4:	4801      	ldr	r0, [pc, #4]	@ (800afac <__malloc_unlock+0x8>)
 800afa6:	f7ff befc 	b.w	800ada2 <__retarget_lock_release_recursive>
 800afaa:	bf00      	nop
 800afac:	20002100 	.word	0x20002100

0800afb0 <__ssputs_r>:
 800afb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afb4:	688e      	ldr	r6, [r1, #8]
 800afb6:	461f      	mov	r7, r3
 800afb8:	42be      	cmp	r6, r7
 800afba:	680b      	ldr	r3, [r1, #0]
 800afbc:	4682      	mov	sl, r0
 800afbe:	460c      	mov	r4, r1
 800afc0:	4690      	mov	r8, r2
 800afc2:	d82d      	bhi.n	800b020 <__ssputs_r+0x70>
 800afc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800afcc:	d026      	beq.n	800b01c <__ssputs_r+0x6c>
 800afce:	6965      	ldr	r5, [r4, #20]
 800afd0:	6909      	ldr	r1, [r1, #16]
 800afd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afd6:	eba3 0901 	sub.w	r9, r3, r1
 800afda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afde:	1c7b      	adds	r3, r7, #1
 800afe0:	444b      	add	r3, r9
 800afe2:	106d      	asrs	r5, r5, #1
 800afe4:	429d      	cmp	r5, r3
 800afe6:	bf38      	it	cc
 800afe8:	461d      	movcc	r5, r3
 800afea:	0553      	lsls	r3, r2, #21
 800afec:	d527      	bpl.n	800b03e <__ssputs_r+0x8e>
 800afee:	4629      	mov	r1, r5
 800aff0:	f7ff ff52 	bl	800ae98 <_malloc_r>
 800aff4:	4606      	mov	r6, r0
 800aff6:	b360      	cbz	r0, 800b052 <__ssputs_r+0xa2>
 800aff8:	6921      	ldr	r1, [r4, #16]
 800affa:	464a      	mov	r2, r9
 800affc:	f7ff fed2 	bl	800ada4 <memcpy>
 800b000:	89a3      	ldrh	r3, [r4, #12]
 800b002:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b00a:	81a3      	strh	r3, [r4, #12]
 800b00c:	6126      	str	r6, [r4, #16]
 800b00e:	6165      	str	r5, [r4, #20]
 800b010:	444e      	add	r6, r9
 800b012:	eba5 0509 	sub.w	r5, r5, r9
 800b016:	6026      	str	r6, [r4, #0]
 800b018:	60a5      	str	r5, [r4, #8]
 800b01a:	463e      	mov	r6, r7
 800b01c:	42be      	cmp	r6, r7
 800b01e:	d900      	bls.n	800b022 <__ssputs_r+0x72>
 800b020:	463e      	mov	r6, r7
 800b022:	6820      	ldr	r0, [r4, #0]
 800b024:	4632      	mov	r2, r6
 800b026:	4641      	mov	r1, r8
 800b028:	f000 faa8 	bl	800b57c <memmove>
 800b02c:	68a3      	ldr	r3, [r4, #8]
 800b02e:	1b9b      	subs	r3, r3, r6
 800b030:	60a3      	str	r3, [r4, #8]
 800b032:	6823      	ldr	r3, [r4, #0]
 800b034:	4433      	add	r3, r6
 800b036:	6023      	str	r3, [r4, #0]
 800b038:	2000      	movs	r0, #0
 800b03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b03e:	462a      	mov	r2, r5
 800b040:	f000 fac6 	bl	800b5d0 <_realloc_r>
 800b044:	4606      	mov	r6, r0
 800b046:	2800      	cmp	r0, #0
 800b048:	d1e0      	bne.n	800b00c <__ssputs_r+0x5c>
 800b04a:	6921      	ldr	r1, [r4, #16]
 800b04c:	4650      	mov	r0, sl
 800b04e:	f7ff feb7 	bl	800adc0 <_free_r>
 800b052:	230c      	movs	r3, #12
 800b054:	f8ca 3000 	str.w	r3, [sl]
 800b058:	89a3      	ldrh	r3, [r4, #12]
 800b05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b05e:	81a3      	strh	r3, [r4, #12]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b064:	e7e9      	b.n	800b03a <__ssputs_r+0x8a>
	...

0800b068 <_svfiprintf_r>:
 800b068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b06c:	4698      	mov	r8, r3
 800b06e:	898b      	ldrh	r3, [r1, #12]
 800b070:	061b      	lsls	r3, r3, #24
 800b072:	b09d      	sub	sp, #116	@ 0x74
 800b074:	4607      	mov	r7, r0
 800b076:	460d      	mov	r5, r1
 800b078:	4614      	mov	r4, r2
 800b07a:	d510      	bpl.n	800b09e <_svfiprintf_r+0x36>
 800b07c:	690b      	ldr	r3, [r1, #16]
 800b07e:	b973      	cbnz	r3, 800b09e <_svfiprintf_r+0x36>
 800b080:	2140      	movs	r1, #64	@ 0x40
 800b082:	f7ff ff09 	bl	800ae98 <_malloc_r>
 800b086:	6028      	str	r0, [r5, #0]
 800b088:	6128      	str	r0, [r5, #16]
 800b08a:	b930      	cbnz	r0, 800b09a <_svfiprintf_r+0x32>
 800b08c:	230c      	movs	r3, #12
 800b08e:	603b      	str	r3, [r7, #0]
 800b090:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b094:	b01d      	add	sp, #116	@ 0x74
 800b096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b09a:	2340      	movs	r3, #64	@ 0x40
 800b09c:	616b      	str	r3, [r5, #20]
 800b09e:	2300      	movs	r3, #0
 800b0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0a2:	2320      	movs	r3, #32
 800b0a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b0a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0ac:	2330      	movs	r3, #48	@ 0x30
 800b0ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b24c <_svfiprintf_r+0x1e4>
 800b0b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b0b6:	f04f 0901 	mov.w	r9, #1
 800b0ba:	4623      	mov	r3, r4
 800b0bc:	469a      	mov	sl, r3
 800b0be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0c2:	b10a      	cbz	r2, 800b0c8 <_svfiprintf_r+0x60>
 800b0c4:	2a25      	cmp	r2, #37	@ 0x25
 800b0c6:	d1f9      	bne.n	800b0bc <_svfiprintf_r+0x54>
 800b0c8:	ebba 0b04 	subs.w	fp, sl, r4
 800b0cc:	d00b      	beq.n	800b0e6 <_svfiprintf_r+0x7e>
 800b0ce:	465b      	mov	r3, fp
 800b0d0:	4622      	mov	r2, r4
 800b0d2:	4629      	mov	r1, r5
 800b0d4:	4638      	mov	r0, r7
 800b0d6:	f7ff ff6b 	bl	800afb0 <__ssputs_r>
 800b0da:	3001      	adds	r0, #1
 800b0dc:	f000 80a7 	beq.w	800b22e <_svfiprintf_r+0x1c6>
 800b0e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0e2:	445a      	add	r2, fp
 800b0e4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0e6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 809f 	beq.w	800b22e <_svfiprintf_r+0x1c6>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b0f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0fa:	f10a 0a01 	add.w	sl, sl, #1
 800b0fe:	9304      	str	r3, [sp, #16]
 800b100:	9307      	str	r3, [sp, #28]
 800b102:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b106:	931a      	str	r3, [sp, #104]	@ 0x68
 800b108:	4654      	mov	r4, sl
 800b10a:	2205      	movs	r2, #5
 800b10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b110:	484e      	ldr	r0, [pc, #312]	@ (800b24c <_svfiprintf_r+0x1e4>)
 800b112:	f7f5 f865 	bl	80001e0 <memchr>
 800b116:	9a04      	ldr	r2, [sp, #16]
 800b118:	b9d8      	cbnz	r0, 800b152 <_svfiprintf_r+0xea>
 800b11a:	06d0      	lsls	r0, r2, #27
 800b11c:	bf44      	itt	mi
 800b11e:	2320      	movmi	r3, #32
 800b120:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b124:	0711      	lsls	r1, r2, #28
 800b126:	bf44      	itt	mi
 800b128:	232b      	movmi	r3, #43	@ 0x2b
 800b12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b12e:	f89a 3000 	ldrb.w	r3, [sl]
 800b132:	2b2a      	cmp	r3, #42	@ 0x2a
 800b134:	d015      	beq.n	800b162 <_svfiprintf_r+0xfa>
 800b136:	9a07      	ldr	r2, [sp, #28]
 800b138:	4654      	mov	r4, sl
 800b13a:	2000      	movs	r0, #0
 800b13c:	f04f 0c0a 	mov.w	ip, #10
 800b140:	4621      	mov	r1, r4
 800b142:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b146:	3b30      	subs	r3, #48	@ 0x30
 800b148:	2b09      	cmp	r3, #9
 800b14a:	d94b      	bls.n	800b1e4 <_svfiprintf_r+0x17c>
 800b14c:	b1b0      	cbz	r0, 800b17c <_svfiprintf_r+0x114>
 800b14e:	9207      	str	r2, [sp, #28]
 800b150:	e014      	b.n	800b17c <_svfiprintf_r+0x114>
 800b152:	eba0 0308 	sub.w	r3, r0, r8
 800b156:	fa09 f303 	lsl.w	r3, r9, r3
 800b15a:	4313      	orrs	r3, r2
 800b15c:	9304      	str	r3, [sp, #16]
 800b15e:	46a2      	mov	sl, r4
 800b160:	e7d2      	b.n	800b108 <_svfiprintf_r+0xa0>
 800b162:	9b03      	ldr	r3, [sp, #12]
 800b164:	1d19      	adds	r1, r3, #4
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	9103      	str	r1, [sp, #12]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	bfbb      	ittet	lt
 800b16e:	425b      	neglt	r3, r3
 800b170:	f042 0202 	orrlt.w	r2, r2, #2
 800b174:	9307      	strge	r3, [sp, #28]
 800b176:	9307      	strlt	r3, [sp, #28]
 800b178:	bfb8      	it	lt
 800b17a:	9204      	strlt	r2, [sp, #16]
 800b17c:	7823      	ldrb	r3, [r4, #0]
 800b17e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b180:	d10a      	bne.n	800b198 <_svfiprintf_r+0x130>
 800b182:	7863      	ldrb	r3, [r4, #1]
 800b184:	2b2a      	cmp	r3, #42	@ 0x2a
 800b186:	d132      	bne.n	800b1ee <_svfiprintf_r+0x186>
 800b188:	9b03      	ldr	r3, [sp, #12]
 800b18a:	1d1a      	adds	r2, r3, #4
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	9203      	str	r2, [sp, #12]
 800b190:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b194:	3402      	adds	r4, #2
 800b196:	9305      	str	r3, [sp, #20]
 800b198:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b25c <_svfiprintf_r+0x1f4>
 800b19c:	7821      	ldrb	r1, [r4, #0]
 800b19e:	2203      	movs	r2, #3
 800b1a0:	4650      	mov	r0, sl
 800b1a2:	f7f5 f81d 	bl	80001e0 <memchr>
 800b1a6:	b138      	cbz	r0, 800b1b8 <_svfiprintf_r+0x150>
 800b1a8:	9b04      	ldr	r3, [sp, #16]
 800b1aa:	eba0 000a 	sub.w	r0, r0, sl
 800b1ae:	2240      	movs	r2, #64	@ 0x40
 800b1b0:	4082      	lsls	r2, r0
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	3401      	adds	r4, #1
 800b1b6:	9304      	str	r3, [sp, #16]
 800b1b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1bc:	4824      	ldr	r0, [pc, #144]	@ (800b250 <_svfiprintf_r+0x1e8>)
 800b1be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1c2:	2206      	movs	r2, #6
 800b1c4:	f7f5 f80c 	bl	80001e0 <memchr>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d036      	beq.n	800b23a <_svfiprintf_r+0x1d2>
 800b1cc:	4b21      	ldr	r3, [pc, #132]	@ (800b254 <_svfiprintf_r+0x1ec>)
 800b1ce:	bb1b      	cbnz	r3, 800b218 <_svfiprintf_r+0x1b0>
 800b1d0:	9b03      	ldr	r3, [sp, #12]
 800b1d2:	3307      	adds	r3, #7
 800b1d4:	f023 0307 	bic.w	r3, r3, #7
 800b1d8:	3308      	adds	r3, #8
 800b1da:	9303      	str	r3, [sp, #12]
 800b1dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1de:	4433      	add	r3, r6
 800b1e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1e2:	e76a      	b.n	800b0ba <_svfiprintf_r+0x52>
 800b1e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1e8:	460c      	mov	r4, r1
 800b1ea:	2001      	movs	r0, #1
 800b1ec:	e7a8      	b.n	800b140 <_svfiprintf_r+0xd8>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	3401      	adds	r4, #1
 800b1f2:	9305      	str	r3, [sp, #20]
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	f04f 0c0a 	mov.w	ip, #10
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b200:	3a30      	subs	r2, #48	@ 0x30
 800b202:	2a09      	cmp	r2, #9
 800b204:	d903      	bls.n	800b20e <_svfiprintf_r+0x1a6>
 800b206:	2b00      	cmp	r3, #0
 800b208:	d0c6      	beq.n	800b198 <_svfiprintf_r+0x130>
 800b20a:	9105      	str	r1, [sp, #20]
 800b20c:	e7c4      	b.n	800b198 <_svfiprintf_r+0x130>
 800b20e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b212:	4604      	mov	r4, r0
 800b214:	2301      	movs	r3, #1
 800b216:	e7f0      	b.n	800b1fa <_svfiprintf_r+0x192>
 800b218:	ab03      	add	r3, sp, #12
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	462a      	mov	r2, r5
 800b21e:	4b0e      	ldr	r3, [pc, #56]	@ (800b258 <_svfiprintf_r+0x1f0>)
 800b220:	a904      	add	r1, sp, #16
 800b222:	4638      	mov	r0, r7
 800b224:	f3af 8000 	nop.w
 800b228:	1c42      	adds	r2, r0, #1
 800b22a:	4606      	mov	r6, r0
 800b22c:	d1d6      	bne.n	800b1dc <_svfiprintf_r+0x174>
 800b22e:	89ab      	ldrh	r3, [r5, #12]
 800b230:	065b      	lsls	r3, r3, #25
 800b232:	f53f af2d 	bmi.w	800b090 <_svfiprintf_r+0x28>
 800b236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b238:	e72c      	b.n	800b094 <_svfiprintf_r+0x2c>
 800b23a:	ab03      	add	r3, sp, #12
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	462a      	mov	r2, r5
 800b240:	4b05      	ldr	r3, [pc, #20]	@ (800b258 <_svfiprintf_r+0x1f0>)
 800b242:	a904      	add	r1, sp, #16
 800b244:	4638      	mov	r0, r7
 800b246:	f000 f879 	bl	800b33c <_printf_i>
 800b24a:	e7ed      	b.n	800b228 <_svfiprintf_r+0x1c0>
 800b24c:	0800b7a8 	.word	0x0800b7a8
 800b250:	0800b7b2 	.word	0x0800b7b2
 800b254:	00000000 	.word	0x00000000
 800b258:	0800afb1 	.word	0x0800afb1
 800b25c:	0800b7ae 	.word	0x0800b7ae

0800b260 <_printf_common>:
 800b260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b264:	4616      	mov	r6, r2
 800b266:	4698      	mov	r8, r3
 800b268:	688a      	ldr	r2, [r1, #8]
 800b26a:	690b      	ldr	r3, [r1, #16]
 800b26c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b270:	4293      	cmp	r3, r2
 800b272:	bfb8      	it	lt
 800b274:	4613      	movlt	r3, r2
 800b276:	6033      	str	r3, [r6, #0]
 800b278:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b27c:	4607      	mov	r7, r0
 800b27e:	460c      	mov	r4, r1
 800b280:	b10a      	cbz	r2, 800b286 <_printf_common+0x26>
 800b282:	3301      	adds	r3, #1
 800b284:	6033      	str	r3, [r6, #0]
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	0699      	lsls	r1, r3, #26
 800b28a:	bf42      	ittt	mi
 800b28c:	6833      	ldrmi	r3, [r6, #0]
 800b28e:	3302      	addmi	r3, #2
 800b290:	6033      	strmi	r3, [r6, #0]
 800b292:	6825      	ldr	r5, [r4, #0]
 800b294:	f015 0506 	ands.w	r5, r5, #6
 800b298:	d106      	bne.n	800b2a8 <_printf_common+0x48>
 800b29a:	f104 0a19 	add.w	sl, r4, #25
 800b29e:	68e3      	ldr	r3, [r4, #12]
 800b2a0:	6832      	ldr	r2, [r6, #0]
 800b2a2:	1a9b      	subs	r3, r3, r2
 800b2a4:	42ab      	cmp	r3, r5
 800b2a6:	dc26      	bgt.n	800b2f6 <_printf_common+0x96>
 800b2a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b2ac:	6822      	ldr	r2, [r4, #0]
 800b2ae:	3b00      	subs	r3, #0
 800b2b0:	bf18      	it	ne
 800b2b2:	2301      	movne	r3, #1
 800b2b4:	0692      	lsls	r2, r2, #26
 800b2b6:	d42b      	bmi.n	800b310 <_printf_common+0xb0>
 800b2b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b2bc:	4641      	mov	r1, r8
 800b2be:	4638      	mov	r0, r7
 800b2c0:	47c8      	blx	r9
 800b2c2:	3001      	adds	r0, #1
 800b2c4:	d01e      	beq.n	800b304 <_printf_common+0xa4>
 800b2c6:	6823      	ldr	r3, [r4, #0]
 800b2c8:	6922      	ldr	r2, [r4, #16]
 800b2ca:	f003 0306 	and.w	r3, r3, #6
 800b2ce:	2b04      	cmp	r3, #4
 800b2d0:	bf02      	ittt	eq
 800b2d2:	68e5      	ldreq	r5, [r4, #12]
 800b2d4:	6833      	ldreq	r3, [r6, #0]
 800b2d6:	1aed      	subeq	r5, r5, r3
 800b2d8:	68a3      	ldr	r3, [r4, #8]
 800b2da:	bf0c      	ite	eq
 800b2dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2e0:	2500      	movne	r5, #0
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	bfc4      	itt	gt
 800b2e6:	1a9b      	subgt	r3, r3, r2
 800b2e8:	18ed      	addgt	r5, r5, r3
 800b2ea:	2600      	movs	r6, #0
 800b2ec:	341a      	adds	r4, #26
 800b2ee:	42b5      	cmp	r5, r6
 800b2f0:	d11a      	bne.n	800b328 <_printf_common+0xc8>
 800b2f2:	2000      	movs	r0, #0
 800b2f4:	e008      	b.n	800b308 <_printf_common+0xa8>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	4652      	mov	r2, sl
 800b2fa:	4641      	mov	r1, r8
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	47c8      	blx	r9
 800b300:	3001      	adds	r0, #1
 800b302:	d103      	bne.n	800b30c <_printf_common+0xac>
 800b304:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b30c:	3501      	adds	r5, #1
 800b30e:	e7c6      	b.n	800b29e <_printf_common+0x3e>
 800b310:	18e1      	adds	r1, r4, r3
 800b312:	1c5a      	adds	r2, r3, #1
 800b314:	2030      	movs	r0, #48	@ 0x30
 800b316:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b31a:	4422      	add	r2, r4
 800b31c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b320:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b324:	3302      	adds	r3, #2
 800b326:	e7c7      	b.n	800b2b8 <_printf_common+0x58>
 800b328:	2301      	movs	r3, #1
 800b32a:	4622      	mov	r2, r4
 800b32c:	4641      	mov	r1, r8
 800b32e:	4638      	mov	r0, r7
 800b330:	47c8      	blx	r9
 800b332:	3001      	adds	r0, #1
 800b334:	d0e6      	beq.n	800b304 <_printf_common+0xa4>
 800b336:	3601      	adds	r6, #1
 800b338:	e7d9      	b.n	800b2ee <_printf_common+0x8e>
	...

0800b33c <_printf_i>:
 800b33c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b340:	7e0f      	ldrb	r7, [r1, #24]
 800b342:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b344:	2f78      	cmp	r7, #120	@ 0x78
 800b346:	4691      	mov	r9, r2
 800b348:	4680      	mov	r8, r0
 800b34a:	460c      	mov	r4, r1
 800b34c:	469a      	mov	sl, r3
 800b34e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b352:	d807      	bhi.n	800b364 <_printf_i+0x28>
 800b354:	2f62      	cmp	r7, #98	@ 0x62
 800b356:	d80a      	bhi.n	800b36e <_printf_i+0x32>
 800b358:	2f00      	cmp	r7, #0
 800b35a:	f000 80d2 	beq.w	800b502 <_printf_i+0x1c6>
 800b35e:	2f58      	cmp	r7, #88	@ 0x58
 800b360:	f000 80b9 	beq.w	800b4d6 <_printf_i+0x19a>
 800b364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b368:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b36c:	e03a      	b.n	800b3e4 <_printf_i+0xa8>
 800b36e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b372:	2b15      	cmp	r3, #21
 800b374:	d8f6      	bhi.n	800b364 <_printf_i+0x28>
 800b376:	a101      	add	r1, pc, #4	@ (adr r1, 800b37c <_printf_i+0x40>)
 800b378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b37c:	0800b3d5 	.word	0x0800b3d5
 800b380:	0800b3e9 	.word	0x0800b3e9
 800b384:	0800b365 	.word	0x0800b365
 800b388:	0800b365 	.word	0x0800b365
 800b38c:	0800b365 	.word	0x0800b365
 800b390:	0800b365 	.word	0x0800b365
 800b394:	0800b3e9 	.word	0x0800b3e9
 800b398:	0800b365 	.word	0x0800b365
 800b39c:	0800b365 	.word	0x0800b365
 800b3a0:	0800b365 	.word	0x0800b365
 800b3a4:	0800b365 	.word	0x0800b365
 800b3a8:	0800b4e9 	.word	0x0800b4e9
 800b3ac:	0800b413 	.word	0x0800b413
 800b3b0:	0800b4a3 	.word	0x0800b4a3
 800b3b4:	0800b365 	.word	0x0800b365
 800b3b8:	0800b365 	.word	0x0800b365
 800b3bc:	0800b50b 	.word	0x0800b50b
 800b3c0:	0800b365 	.word	0x0800b365
 800b3c4:	0800b413 	.word	0x0800b413
 800b3c8:	0800b365 	.word	0x0800b365
 800b3cc:	0800b365 	.word	0x0800b365
 800b3d0:	0800b4ab 	.word	0x0800b4ab
 800b3d4:	6833      	ldr	r3, [r6, #0]
 800b3d6:	1d1a      	adds	r2, r3, #4
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6032      	str	r2, [r6, #0]
 800b3dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	e09d      	b.n	800b524 <_printf_i+0x1e8>
 800b3e8:	6833      	ldr	r3, [r6, #0]
 800b3ea:	6820      	ldr	r0, [r4, #0]
 800b3ec:	1d19      	adds	r1, r3, #4
 800b3ee:	6031      	str	r1, [r6, #0]
 800b3f0:	0606      	lsls	r6, r0, #24
 800b3f2:	d501      	bpl.n	800b3f8 <_printf_i+0xbc>
 800b3f4:	681d      	ldr	r5, [r3, #0]
 800b3f6:	e003      	b.n	800b400 <_printf_i+0xc4>
 800b3f8:	0645      	lsls	r5, r0, #25
 800b3fa:	d5fb      	bpl.n	800b3f4 <_printf_i+0xb8>
 800b3fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b400:	2d00      	cmp	r5, #0
 800b402:	da03      	bge.n	800b40c <_printf_i+0xd0>
 800b404:	232d      	movs	r3, #45	@ 0x2d
 800b406:	426d      	negs	r5, r5
 800b408:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b40c:	4859      	ldr	r0, [pc, #356]	@ (800b574 <_printf_i+0x238>)
 800b40e:	230a      	movs	r3, #10
 800b410:	e011      	b.n	800b436 <_printf_i+0xfa>
 800b412:	6821      	ldr	r1, [r4, #0]
 800b414:	6833      	ldr	r3, [r6, #0]
 800b416:	0608      	lsls	r0, r1, #24
 800b418:	f853 5b04 	ldr.w	r5, [r3], #4
 800b41c:	d402      	bmi.n	800b424 <_printf_i+0xe8>
 800b41e:	0649      	lsls	r1, r1, #25
 800b420:	bf48      	it	mi
 800b422:	b2ad      	uxthmi	r5, r5
 800b424:	2f6f      	cmp	r7, #111	@ 0x6f
 800b426:	4853      	ldr	r0, [pc, #332]	@ (800b574 <_printf_i+0x238>)
 800b428:	6033      	str	r3, [r6, #0]
 800b42a:	bf14      	ite	ne
 800b42c:	230a      	movne	r3, #10
 800b42e:	2308      	moveq	r3, #8
 800b430:	2100      	movs	r1, #0
 800b432:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b436:	6866      	ldr	r6, [r4, #4]
 800b438:	60a6      	str	r6, [r4, #8]
 800b43a:	2e00      	cmp	r6, #0
 800b43c:	bfa2      	ittt	ge
 800b43e:	6821      	ldrge	r1, [r4, #0]
 800b440:	f021 0104 	bicge.w	r1, r1, #4
 800b444:	6021      	strge	r1, [r4, #0]
 800b446:	b90d      	cbnz	r5, 800b44c <_printf_i+0x110>
 800b448:	2e00      	cmp	r6, #0
 800b44a:	d04b      	beq.n	800b4e4 <_printf_i+0x1a8>
 800b44c:	4616      	mov	r6, r2
 800b44e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b452:	fb03 5711 	mls	r7, r3, r1, r5
 800b456:	5dc7      	ldrb	r7, [r0, r7]
 800b458:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b45c:	462f      	mov	r7, r5
 800b45e:	42bb      	cmp	r3, r7
 800b460:	460d      	mov	r5, r1
 800b462:	d9f4      	bls.n	800b44e <_printf_i+0x112>
 800b464:	2b08      	cmp	r3, #8
 800b466:	d10b      	bne.n	800b480 <_printf_i+0x144>
 800b468:	6823      	ldr	r3, [r4, #0]
 800b46a:	07df      	lsls	r7, r3, #31
 800b46c:	d508      	bpl.n	800b480 <_printf_i+0x144>
 800b46e:	6923      	ldr	r3, [r4, #16]
 800b470:	6861      	ldr	r1, [r4, #4]
 800b472:	4299      	cmp	r1, r3
 800b474:	bfde      	ittt	le
 800b476:	2330      	movle	r3, #48	@ 0x30
 800b478:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b47c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b480:	1b92      	subs	r2, r2, r6
 800b482:	6122      	str	r2, [r4, #16]
 800b484:	f8cd a000 	str.w	sl, [sp]
 800b488:	464b      	mov	r3, r9
 800b48a:	aa03      	add	r2, sp, #12
 800b48c:	4621      	mov	r1, r4
 800b48e:	4640      	mov	r0, r8
 800b490:	f7ff fee6 	bl	800b260 <_printf_common>
 800b494:	3001      	adds	r0, #1
 800b496:	d14a      	bne.n	800b52e <_printf_i+0x1f2>
 800b498:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b49c:	b004      	add	sp, #16
 800b49e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	f043 0320 	orr.w	r3, r3, #32
 800b4a8:	6023      	str	r3, [r4, #0]
 800b4aa:	4833      	ldr	r0, [pc, #204]	@ (800b578 <_printf_i+0x23c>)
 800b4ac:	2778      	movs	r7, #120	@ 0x78
 800b4ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	6831      	ldr	r1, [r6, #0]
 800b4b6:	061f      	lsls	r7, r3, #24
 800b4b8:	f851 5b04 	ldr.w	r5, [r1], #4
 800b4bc:	d402      	bmi.n	800b4c4 <_printf_i+0x188>
 800b4be:	065f      	lsls	r7, r3, #25
 800b4c0:	bf48      	it	mi
 800b4c2:	b2ad      	uxthmi	r5, r5
 800b4c4:	6031      	str	r1, [r6, #0]
 800b4c6:	07d9      	lsls	r1, r3, #31
 800b4c8:	bf44      	itt	mi
 800b4ca:	f043 0320 	orrmi.w	r3, r3, #32
 800b4ce:	6023      	strmi	r3, [r4, #0]
 800b4d0:	b11d      	cbz	r5, 800b4da <_printf_i+0x19e>
 800b4d2:	2310      	movs	r3, #16
 800b4d4:	e7ac      	b.n	800b430 <_printf_i+0xf4>
 800b4d6:	4827      	ldr	r0, [pc, #156]	@ (800b574 <_printf_i+0x238>)
 800b4d8:	e7e9      	b.n	800b4ae <_printf_i+0x172>
 800b4da:	6823      	ldr	r3, [r4, #0]
 800b4dc:	f023 0320 	bic.w	r3, r3, #32
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	e7f6      	b.n	800b4d2 <_printf_i+0x196>
 800b4e4:	4616      	mov	r6, r2
 800b4e6:	e7bd      	b.n	800b464 <_printf_i+0x128>
 800b4e8:	6833      	ldr	r3, [r6, #0]
 800b4ea:	6825      	ldr	r5, [r4, #0]
 800b4ec:	6961      	ldr	r1, [r4, #20]
 800b4ee:	1d18      	adds	r0, r3, #4
 800b4f0:	6030      	str	r0, [r6, #0]
 800b4f2:	062e      	lsls	r6, r5, #24
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	d501      	bpl.n	800b4fc <_printf_i+0x1c0>
 800b4f8:	6019      	str	r1, [r3, #0]
 800b4fa:	e002      	b.n	800b502 <_printf_i+0x1c6>
 800b4fc:	0668      	lsls	r0, r5, #25
 800b4fe:	d5fb      	bpl.n	800b4f8 <_printf_i+0x1bc>
 800b500:	8019      	strh	r1, [r3, #0]
 800b502:	2300      	movs	r3, #0
 800b504:	6123      	str	r3, [r4, #16]
 800b506:	4616      	mov	r6, r2
 800b508:	e7bc      	b.n	800b484 <_printf_i+0x148>
 800b50a:	6833      	ldr	r3, [r6, #0]
 800b50c:	1d1a      	adds	r2, r3, #4
 800b50e:	6032      	str	r2, [r6, #0]
 800b510:	681e      	ldr	r6, [r3, #0]
 800b512:	6862      	ldr	r2, [r4, #4]
 800b514:	2100      	movs	r1, #0
 800b516:	4630      	mov	r0, r6
 800b518:	f7f4 fe62 	bl	80001e0 <memchr>
 800b51c:	b108      	cbz	r0, 800b522 <_printf_i+0x1e6>
 800b51e:	1b80      	subs	r0, r0, r6
 800b520:	6060      	str	r0, [r4, #4]
 800b522:	6863      	ldr	r3, [r4, #4]
 800b524:	6123      	str	r3, [r4, #16]
 800b526:	2300      	movs	r3, #0
 800b528:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b52c:	e7aa      	b.n	800b484 <_printf_i+0x148>
 800b52e:	6923      	ldr	r3, [r4, #16]
 800b530:	4632      	mov	r2, r6
 800b532:	4649      	mov	r1, r9
 800b534:	4640      	mov	r0, r8
 800b536:	47d0      	blx	sl
 800b538:	3001      	adds	r0, #1
 800b53a:	d0ad      	beq.n	800b498 <_printf_i+0x15c>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	079b      	lsls	r3, r3, #30
 800b540:	d413      	bmi.n	800b56a <_printf_i+0x22e>
 800b542:	68e0      	ldr	r0, [r4, #12]
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	4298      	cmp	r0, r3
 800b548:	bfb8      	it	lt
 800b54a:	4618      	movlt	r0, r3
 800b54c:	e7a6      	b.n	800b49c <_printf_i+0x160>
 800b54e:	2301      	movs	r3, #1
 800b550:	4632      	mov	r2, r6
 800b552:	4649      	mov	r1, r9
 800b554:	4640      	mov	r0, r8
 800b556:	47d0      	blx	sl
 800b558:	3001      	adds	r0, #1
 800b55a:	d09d      	beq.n	800b498 <_printf_i+0x15c>
 800b55c:	3501      	adds	r5, #1
 800b55e:	68e3      	ldr	r3, [r4, #12]
 800b560:	9903      	ldr	r1, [sp, #12]
 800b562:	1a5b      	subs	r3, r3, r1
 800b564:	42ab      	cmp	r3, r5
 800b566:	dcf2      	bgt.n	800b54e <_printf_i+0x212>
 800b568:	e7eb      	b.n	800b542 <_printf_i+0x206>
 800b56a:	2500      	movs	r5, #0
 800b56c:	f104 0619 	add.w	r6, r4, #25
 800b570:	e7f5      	b.n	800b55e <_printf_i+0x222>
 800b572:	bf00      	nop
 800b574:	0800b7b9 	.word	0x0800b7b9
 800b578:	0800b7ca 	.word	0x0800b7ca

0800b57c <memmove>:
 800b57c:	4288      	cmp	r0, r1
 800b57e:	b510      	push	{r4, lr}
 800b580:	eb01 0402 	add.w	r4, r1, r2
 800b584:	d902      	bls.n	800b58c <memmove+0x10>
 800b586:	4284      	cmp	r4, r0
 800b588:	4623      	mov	r3, r4
 800b58a:	d807      	bhi.n	800b59c <memmove+0x20>
 800b58c:	1e43      	subs	r3, r0, #1
 800b58e:	42a1      	cmp	r1, r4
 800b590:	d008      	beq.n	800b5a4 <memmove+0x28>
 800b592:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b59a:	e7f8      	b.n	800b58e <memmove+0x12>
 800b59c:	4402      	add	r2, r0
 800b59e:	4601      	mov	r1, r0
 800b5a0:	428a      	cmp	r2, r1
 800b5a2:	d100      	bne.n	800b5a6 <memmove+0x2a>
 800b5a4:	bd10      	pop	{r4, pc}
 800b5a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5ae:	e7f7      	b.n	800b5a0 <memmove+0x24>

0800b5b0 <_sbrk_r>:
 800b5b0:	b538      	push	{r3, r4, r5, lr}
 800b5b2:	4d06      	ldr	r5, [pc, #24]	@ (800b5cc <_sbrk_r+0x1c>)
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	4604      	mov	r4, r0
 800b5b8:	4608      	mov	r0, r1
 800b5ba:	602b      	str	r3, [r5, #0]
 800b5bc:	f000 f83e 	bl	800b63c <_sbrk>
 800b5c0:	1c43      	adds	r3, r0, #1
 800b5c2:	d102      	bne.n	800b5ca <_sbrk_r+0x1a>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	b103      	cbz	r3, 800b5ca <_sbrk_r+0x1a>
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	bd38      	pop	{r3, r4, r5, pc}
 800b5cc:	200020fc 	.word	0x200020fc

0800b5d0 <_realloc_r>:
 800b5d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5d4:	4680      	mov	r8, r0
 800b5d6:	4615      	mov	r5, r2
 800b5d8:	460c      	mov	r4, r1
 800b5da:	b921      	cbnz	r1, 800b5e6 <_realloc_r+0x16>
 800b5dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5e0:	4611      	mov	r1, r2
 800b5e2:	f7ff bc59 	b.w	800ae98 <_malloc_r>
 800b5e6:	b92a      	cbnz	r2, 800b5f4 <_realloc_r+0x24>
 800b5e8:	f7ff fbea 	bl	800adc0 <_free_r>
 800b5ec:	2400      	movs	r4, #0
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5f4:	f000 f81a 	bl	800b62c <_malloc_usable_size_r>
 800b5f8:	4285      	cmp	r5, r0
 800b5fa:	4606      	mov	r6, r0
 800b5fc:	d802      	bhi.n	800b604 <_realloc_r+0x34>
 800b5fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b602:	d8f4      	bhi.n	800b5ee <_realloc_r+0x1e>
 800b604:	4629      	mov	r1, r5
 800b606:	4640      	mov	r0, r8
 800b608:	f7ff fc46 	bl	800ae98 <_malloc_r>
 800b60c:	4607      	mov	r7, r0
 800b60e:	2800      	cmp	r0, #0
 800b610:	d0ec      	beq.n	800b5ec <_realloc_r+0x1c>
 800b612:	42b5      	cmp	r5, r6
 800b614:	462a      	mov	r2, r5
 800b616:	4621      	mov	r1, r4
 800b618:	bf28      	it	cs
 800b61a:	4632      	movcs	r2, r6
 800b61c:	f7ff fbc2 	bl	800ada4 <memcpy>
 800b620:	4621      	mov	r1, r4
 800b622:	4640      	mov	r0, r8
 800b624:	f7ff fbcc 	bl	800adc0 <_free_r>
 800b628:	463c      	mov	r4, r7
 800b62a:	e7e0      	b.n	800b5ee <_realloc_r+0x1e>

0800b62c <_malloc_usable_size_r>:
 800b62c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b630:	1f18      	subs	r0, r3, #4
 800b632:	2b00      	cmp	r3, #0
 800b634:	bfbc      	itt	lt
 800b636:	580b      	ldrlt	r3, [r1, r0]
 800b638:	18c0      	addlt	r0, r0, r3
 800b63a:	4770      	bx	lr

0800b63c <_sbrk>:
 800b63c:	4a04      	ldr	r2, [pc, #16]	@ (800b650 <_sbrk+0x14>)
 800b63e:	6811      	ldr	r1, [r2, #0]
 800b640:	4603      	mov	r3, r0
 800b642:	b909      	cbnz	r1, 800b648 <_sbrk+0xc>
 800b644:	4903      	ldr	r1, [pc, #12]	@ (800b654 <_sbrk+0x18>)
 800b646:	6011      	str	r1, [r2, #0]
 800b648:	6810      	ldr	r0, [r2, #0]
 800b64a:	4403      	add	r3, r0
 800b64c:	6013      	str	r3, [r2, #0]
 800b64e:	4770      	bx	lr
 800b650:	2000210c 	.word	0x2000210c
 800b654:	20002110 	.word	0x20002110

0800b658 <_init>:
 800b658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b65a:	bf00      	nop
 800b65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b65e:	bc08      	pop	{r3}
 800b660:	469e      	mov	lr, r3
 800b662:	4770      	bx	lr

0800b664 <_fini>:
 800b664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b666:	bf00      	nop
 800b668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b66a:	bc08      	pop	{r3}
 800b66c:	469e      	mov	lr, r3
 800b66e:	4770      	bx	lr
