{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764657170622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764657170622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 03:32:50 2025 " "Processing started: Tue Dec 02 03:32:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764657170622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657170622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContAscDesc -c ContAscDesc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContAscDesc -c ContAscDesc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657170622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764657170882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764657170882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD " "Found entity 1: DecodificadorBCD" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/DecodificadorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764657177890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657177890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764657177892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657177892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contascdesc.v 1 1 " "Found 1 design units, including 1 entities, in source file contascdesc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContAscDesc " "Found entity 1: ContAscDesc" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764657177894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657177894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtrodigital.v 1 1 " "Found 1 design units, including 1 entities, in source file filtrodigital.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiltroDigital " "Found entity 1: FiltroDigital" {  } { { "FiltroDigital.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/FiltroDigital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764657177895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657177895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fios ContAscDesc.v(23) " "Verilog HDL Implicit Net warning at ContAscDesc.v(23): created implicit net for \"fios\"" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764657177895 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscDesc.v(17) " "Verilog HDL Instantiation warning at ContAscDesc.v(17): instance has no name" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764657177895 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscDesc.v(24) " "Verilog HDL Instantiation warning at ContAscDesc.v(24): instance has no name" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764657177895 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscDesc.v(39) " "Verilog HDL Instantiation warning at ContAscDesc.v(39): instance has no name" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764657177895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContAscDesc " "Elaborating entity \"ContAscDesc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764657177912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiltroDigital FiltroDigital:comb_4 " "Elaborating entity \"FiltroDigital\" for hierarchy \"FiltroDigital:comb_4\"" {  } { { "ContAscDesc.v" "comb_4" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764657177912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:comb_5 " "Elaborating entity \"Contador\" for hierarchy \"Contador:comb_5\"" {  } { { "ContAscDesc.v" "comb_5" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764657177912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBCD DecodificadorBCD:comb_6 " "Elaborating entity \"DecodificadorBCD\" for hierarchy \"DecodificadorBCD:comb_6\"" {  } { { "ContAscDesc.v" "comb_6" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764657177912 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764657178152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764657178163 "|ContAscDesc|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764657178163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764657178234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764657178234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764657178256 "|ContAscDesc|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW17 " "No output dependent on input pin \"SW17\"" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764657178256 "|ContAscDesc|SW17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW0 " "No output dependent on input pin \"SW0\"" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764657178256 "|ContAscDesc|SW0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_fpga " "No output dependent on input pin \"clock_fpga\"" {  } { { "ContAscDesc.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscDesc/ContAscDesc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764657178256 "|ContAscDesc|clock_fpga"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764657178256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764657178256 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764657178256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764657178256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764657178266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 03:32:58 2025 " "Processing ended: Tue Dec 02 03:32:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764657178266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764657178266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764657178266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764657178266 ""}
