INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/WR_Controller/WR_Controller.srcs/sources_1/new/wr_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WR_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/WR_Controller/WR_Controller.srcs/sim_1/new/wr_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WR_Controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/WR_Controller/WR_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
