module alu (
    input  wire [31:0] a,
    input  wire [31:0] b,
    input  wire [3:0]  alu_ctrl,
    output reg  [31:0] result,
    output wire        zero
);

    always @(*) begin
        case (alu_ctrl)
            4'b0000: result = a + b;                     
            4'b0001: result = a << b[4:0];               
            4'b0010: result = ($signed(a) < $signed(b)) ? 32'b1 : 32'b0; 
            4'b0011: result = (a < b) ? 32'b1 : 32'b0;      // sltu / sltiu
            4'b0100: result = a ^ b;                     
            4'b0101: result = a >> b[4:0];               
            4'b0110: result = a | b;                     
            4'b0111: result = a & b;                     
            
            4'b1000: result = a - b;                     
            4'b1101: result = $signed(a) >>> b[4:0];     
            
            4'b1111: result = b;      // just passes b
            
            default: result = 32'b0;
        endcase
    end

    assign zero = (result == 32'b0);

endmodule
