{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 20:36:00 2019 " "Info: Processing started: Thu Oct 17 20:36:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Controlador:inst\|ULAsrcA\[0\] register Registrador:ULAOut\|Saida\[28\] 124.46 MHz 8.035 ns Internal " "Info: Clock \"clock\" has Internal fmax of 124.46 MHz between source register \"Controlador:inst\|ULAsrcA\[0\]\" and destination register \"Registrador:ULAOut\|Saida\[28\]\" (period= 8.035 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.865 ns + Longest register register " "Info: + Longest register to register delay is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controlador:inst\|ULAsrcA\[0\] 1 REG LCFF_X26_Y15_N1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 34; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.228 ns) 1.522 ns ULAsrcA:inst11\|Mux4~0 2 COMB LCCOMB_X26_Y15_N12 5 " "Info: 2: + IC(1.294 ns) + CELL(0.228 ns) = 1.522 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 5; COMB Node = 'ULAsrcA:inst11\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 } "NODE_NAME" } } { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.378 ns) 2.478 ns Ula32:inst1\|carry_temp\[4\]~5 3 COMB LCCOMB_X25_Y15_N4 1 " "Info: 3: + IC(0.578 ns) + CELL(0.378 ns) = 2.478 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.956 ns" { ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.831 ns Ula32:inst1\|carry_temp\[7\]~50 4 COMB LCCOMB_X24_Y15_N18 1 " "Info: 4: + IC(0.300 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.154 ns) 3.286 ns Ula32:inst1\|carry_temp\[7\]~9 5 COMB LCCOMB_X25_Y15_N30 3 " "Info: 5: + IC(0.301 ns) + CELL(0.154 ns) = 3.286 ns; Loc. = LCCOMB_X25_Y15_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.558 ns Ula32:inst1\|carry_temp\[9\]~10 6 COMB LCCOMB_X25_Y15_N2 3 " "Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 3.558 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 4.212 ns Ula32:inst1\|carry_temp\[11\]~11 7 COMB LCCOMB_X25_Y18_N16 3 " "Info: 7: + IC(0.601 ns) + CELL(0.053 ns) = 4.212 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.481 ns Ula32:inst1\|carry_temp\[13\]~12 8 COMB LCCOMB_X25_Y18_N4 3 " "Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 4.481 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.755 ns Ula32:inst1\|carry_temp\[15\]~13 9 COMB LCCOMB_X25_Y18_N10 3 " "Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.033 ns Ula32:inst1\|carry_temp\[17\]~14 10 COMB LCCOMB_X25_Y18_N24 4 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 5.033 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 5.595 ns Ula32:inst1\|carry_temp\[19\]~15 11 COMB LCCOMB_X28_Y18_N10 5 " "Info: 11: + IC(0.509 ns) + CELL(0.053 ns) = 5.595 ns; Loc. = LCCOMB_X28_Y18_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.562 ns" { Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.860 ns Ula32:inst1\|carry_temp\[21\]~16 12 COMB LCCOMB_X28_Y18_N14 4 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 5.860 ns; Loc. = LCCOMB_X28_Y18_N14; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.129 ns Ula32:inst1\|carry_temp\[23\]~17 13 COMB LCCOMB_X28_Y18_N16 4 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 6.129 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.415 ns Ula32:inst1\|carry_temp\[25\]~18 14 COMB LCCOMB_X28_Y18_N4 1 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X28_Y18_N4; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.674 ns Ula32:inst1\|carry_temp\[27\]~19 15 COMB LCCOMB_X28_Y18_N26 4 " "Info: 15: + IC(0.206 ns) + CELL(0.053 ns) = 6.674 ns; Loc. = LCCOMB_X28_Y18_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.053 ns) 7.226 ns Ula32:inst1\|Mux3~0 16 COMB LCCOMB_X30_Y18_N28 3 " "Info: 16: + IC(0.499 ns) + CELL(0.053 ns) = 7.226 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 3; COMB Node = 'Ula32:inst1\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.552 ns" { Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux3~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.309 ns) 7.865 ns Registrador:ULAOut\|Saida\[28\] 17 REG LCFF_X29_Y18_N15 34 " "Info: 17: + IC(0.330 ns) + CELL(0.309 ns) = 7.865 ns; Loc. = LCFF_X29_Y18_N15; Fanout = 34; REG Node = 'Registrador:ULAOut\|Saida\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.639 ns" { Ula32:inst1|Mux3~0 Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 21.68 % ) " "Info: Total cell delay = 1.705 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.160 ns ( 78.32 % ) " "Info: Total interconnect delay = 6.160 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.865 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux3~0 Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.865 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux4~0 {} Ula32:inst1|carry_temp[4]~5 {} Ula32:inst1|carry_temp[7]~50 {} Ula32:inst1|carry_temp[7]~9 {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|Mux3~0 {} Registrador:ULAOut|Saida[28] {} } { 0.000ns 1.294ns 0.578ns 0.300ns 0.301ns 0.219ns 0.601ns 0.216ns 0.221ns 0.225ns 0.509ns 0.212ns 0.216ns 0.233ns 0.206ns 0.499ns 0.330ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.643 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1331 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1331; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.618 ns) 2.643 ns Registrador:ULAOut\|Saida\[28\] 3 REG LCFF_X29_Y18_N15 34 " "Info: 3: + IC(0.838 ns) + CELL(0.618 ns) = 2.643 ns; Loc. = LCFF_X29_Y18_N15; Fanout = 34; REG Node = 'Registrador:ULAOut\|Saida\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.456 ns" { clock~clkctrl Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.32 % ) " "Info: Total cell delay = 1.462 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.181 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.643 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[28] {} } { 0.000ns 0.000ns 0.343ns 0.838ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1331 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1331; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.618 ns) 2.629 ns Controlador:inst\|ULAsrcA\[0\] 3 REG LCFF_X26_Y15_N1 34 " "Info: 3: + IC(0.824 ns) + CELL(0.618 ns) = 2.629 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 34; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.442 ns" { clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.61 % ) " "Info: Total cell delay = 1.462 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 44.39 % ) " "Info: Total interconnect delay = 1.167 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.629 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.629 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.824ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.643 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[28] {} } { 0.000ns 0.000ns 0.343ns 0.838ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.629 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.629 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.824ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.865 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux3~0 Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.865 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux4~0 {} Ula32:inst1|carry_temp[4]~5 {} Ula32:inst1|carry_temp[7]~50 {} Ula32:inst1|carry_temp[7]~9 {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|Mux3~0 {} Registrador:ULAOut|Saida[28] {} } { 0.000ns 1.294ns 0.578ns 0.300ns 0.301ns 0.219ns 0.601ns 0.216ns 0.221ns 0.225ns 0.509ns 0.212ns 0.216ns 0.233ns 0.206ns 0.499ns 0.330ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.643 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[28] {} } { 0.000ns 0.000ns 0.343ns 0.838ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.629 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.629 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.824ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULA_Out\[29\] Controlador:inst\|ULAsrcA\[0\] 15.255 ns register " "Info: tco from clock \"clock\" to destination pin \"ULA_Out\[29\]\" through register \"Controlador:inst\|ULAsrcA\[0\]\" is 15.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.629 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1331 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1331; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.618 ns) 2.629 ns Controlador:inst\|ULAsrcA\[0\] 3 REG LCFF_X26_Y15_N1 34 " "Info: 3: + IC(0.824 ns) + CELL(0.618 ns) = 2.629 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 34; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.442 ns" { clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.61 % ) " "Info: Total cell delay = 1.462 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 44.39 % ) " "Info: Total interconnect delay = 1.167 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.629 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.629 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.824ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.532 ns + Longest register pin " "Info: + Longest register to pin delay is 12.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controlador:inst\|ULAsrcA\[0\] 1 REG LCFF_X26_Y15_N1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 34; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.228 ns) 1.522 ns ULAsrcA:inst11\|Mux4~0 2 COMB LCCOMB_X26_Y15_N12 5 " "Info: 2: + IC(1.294 ns) + CELL(0.228 ns) = 1.522 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 5; COMB Node = 'ULAsrcA:inst11\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 } "NODE_NAME" } } { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.378 ns) 2.478 ns Ula32:inst1\|carry_temp\[4\]~5 3 COMB LCCOMB_X25_Y15_N4 1 " "Info: 3: + IC(0.578 ns) + CELL(0.378 ns) = 2.478 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.956 ns" { ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.831 ns Ula32:inst1\|carry_temp\[7\]~50 4 COMB LCCOMB_X24_Y15_N18 1 " "Info: 4: + IC(0.300 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~50'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.154 ns) 3.286 ns Ula32:inst1\|carry_temp\[7\]~9 5 COMB LCCOMB_X25_Y15_N30 3 " "Info: 5: + IC(0.301 ns) + CELL(0.154 ns) = 3.286 ns; Loc. = LCCOMB_X25_Y15_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.558 ns Ula32:inst1\|carry_temp\[9\]~10 6 COMB LCCOMB_X25_Y15_N2 3 " "Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 3.558 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 4.212 ns Ula32:inst1\|carry_temp\[11\]~11 7 COMB LCCOMB_X25_Y18_N16 3 " "Info: 7: + IC(0.601 ns) + CELL(0.053 ns) = 4.212 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.654 ns" { Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.481 ns Ula32:inst1\|carry_temp\[13\]~12 8 COMB LCCOMB_X25_Y18_N4 3 " "Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 4.481 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.755 ns Ula32:inst1\|carry_temp\[15\]~13 9 COMB LCCOMB_X25_Y18_N10 3 " "Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.033 ns Ula32:inst1\|carry_temp\[17\]~14 10 COMB LCCOMB_X25_Y18_N24 4 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 5.033 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 5.595 ns Ula32:inst1\|carry_temp\[19\]~15 11 COMB LCCOMB_X28_Y18_N10 5 " "Info: 11: + IC(0.509 ns) + CELL(0.053 ns) = 5.595 ns; Loc. = LCCOMB_X28_Y18_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.562 ns" { Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.860 ns Ula32:inst1\|carry_temp\[21\]~16 12 COMB LCCOMB_X28_Y18_N14 4 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 5.860 ns; Loc. = LCCOMB_X28_Y18_N14; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.129 ns Ula32:inst1\|carry_temp\[23\]~17 13 COMB LCCOMB_X28_Y18_N16 4 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 6.129 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.415 ns Ula32:inst1\|carry_temp\[25\]~18 14 COMB LCCOMB_X28_Y18_N4 1 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X28_Y18_N4; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.674 ns Ula32:inst1\|carry_temp\[27\]~19 15 COMB LCCOMB_X28_Y18_N26 4 " "Info: 15: + IC(0.206 ns) + CELL(0.053 ns) = 6.674 ns; Loc. = LCCOMB_X28_Y18_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.942 ns Ula32:inst1\|Mux2~1 16 COMB LCCOMB_X28_Y18_N22 3 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.942 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 3; COMB Node = 'Ula32:inst1\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux2~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.436 ns) + CELL(2.154 ns) 12.532 ns ULA_Out\[29\] 17 PIN PIN_E4 0 " "Info: 17: + IC(3.436 ns) + CELL(2.154 ns) = 12.532 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'ULA_Out\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.590 ns" { Ula32:inst1|Mux2~1 ULA_Out[29] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 2296 2472 -136 "ULA_Out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.550 ns ( 28.33 % ) " "Info: Total cell delay = 3.550 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 71.67 % ) " "Info: Total interconnect delay = 8.982 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.532 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux2~1 ULA_Out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.532 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux4~0 {} Ula32:inst1|carry_temp[4]~5 {} Ula32:inst1|carry_temp[7]~50 {} Ula32:inst1|carry_temp[7]~9 {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|Mux2~1 {} ULA_Out[29] {} } { 0.000ns 1.294ns 0.578ns 0.300ns 0.301ns 0.219ns 0.601ns 0.216ns 0.221ns 0.225ns 0.509ns 0.212ns 0.216ns 0.233ns 0.206ns 0.215ns 3.436ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.629 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.629 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.824ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.532 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux4~0 Ula32:inst1|carry_temp[4]~5 Ula32:inst1|carry_temp[7]~50 Ula32:inst1|carry_temp[7]~9 Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|Mux2~1 ULA_Out[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.532 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux4~0 {} Ula32:inst1|carry_temp[4]~5 {} Ula32:inst1|carry_temp[7]~50 {} Ula32:inst1|carry_temp[7]~9 {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|Mux2~1 {} ULA_Out[29] {} } { 0.000ns 1.294ns 0.578ns 0.300ns 0.301ns 0.219ns 0.601ns 0.216ns 0.221ns 0.225ns 0.509ns 0.212ns 0.216ns 0.233ns 0.206ns 0.215ns 3.436ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4390 " "Info: Peak virtual memory: 4390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 20:36:02 2019 " "Info: Processing ended: Thu Oct 17 20:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
