INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/fact_accel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/reg32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
