<div id="pf1c8" class="pf w0 h0" data-page-no="1c8"><div class="pc pc1c8 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1c8.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">module reverts back to the flash security byte in the Flash Configuration Field. The</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">Verify Backdoor Access Key command sequence has no effect on the program and erase</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">protections defined in the program flash protection registers.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">If the backdoor keys successfully match, the unsecured chip has full control of the</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">contents of the Flash Configuration Field. The chip may erase the sector containing the</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">Flash Configuration Field and reprogram the flash security byte to the unsecure state and</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">change the backdoor keys to any desired value.</div><div class="t m0 x9 he y14a6 ff1 fs1 fc0 sc0 ls0 ws0">27.4.12<span class="_ _b"> </span>Reset Sequence</div><div class="t m0 x9 hf y14a7 ff3 fs5 fc0 sc0 ls0 ws0">On each system reset the flash memory module executes a sequence which establishes</div><div class="t m0 x9 hf y14f8 ff3 fs5 fc0 sc0 ls0 ws0">initial values for the flash block configuration parameters, FPROT, FOPT, and FSEC</div><div class="t m0 x9 hf y1b99 ff3 fs5 fc0 sc0 ls0">registers.</div><div class="t m0 x9 hf y14f9 ff3 fs5 fc0 sc0 ls0 ws0">FSTAT[CCIF] is cleared throughout the reset sequence. The flash memory module holds</div><div class="t m0 x9 hf y286a ff3 fs5 fc0 sc0 ls0 ws0">off CPU access during the reset sequence. Flash reads are possible when the hold is</div><div class="t m0 x9 hf y286b ff3 fs5 fc0 sc0 ls0 ws0">removed. Completion of the reset sequence is marked by setting CCIF which enables</div><div class="t m0 x9 hf y286c ff3 fs5 fc0 sc0 ls0 ws0">flash user commands.</div><div class="t m0 x9 hf y286d ff3 fs5 fc0 sc0 ls0 ws0">If a reset occurs while any flash command is in progress, that command is immediately</div><div class="t m0 x9 hf y286e ff3 fs5 fc0 sc0 ls0 ws0">aborted. The state of the word being programmed or the sector/block being erased is not</div><div class="t m0 x9 hf y286f ff3 fs5 fc0 sc0 ls0 ws0">guaranteed. Commands and operations do not automatically resume after exiting reset.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">456<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
