# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Task_1.srcs/sim_1/imports/A-Single-Cyle-RISC-V-Processor-master/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
