# This is the hw.tcl file for 'ca_interp_DUT'
# Generated by High Level Design Compiler for Intel(R) FPGAs 

package require -exact qsys 14.1

# module ca_interp_DUT
set_module_property NAME ca_interp_DUT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME ca_interp_DUT
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL ca_interp_DUT

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat.vhd" VHDL PATH "ca_interp_DUT_safe_path_flat.vhd"
	add_fileset_file "ca_interp_DUT.sv" SYSTEM_VERILOG PATH "ca_interp_DUT.sv"
	add_fileset_file "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Subsystem.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Subsystem.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL ca_interp_DUT

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat.vhd" VHDL PATH "ca_interp_DUT_safe_path_flat.vhd"
	add_fileset_file "ca_interp_DUT.sv" SYSTEM_VERILOG PATH "ca_interp_DUT.sv"
	add_fileset_file "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Subsystem.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Subsystem.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL ca_interp_DUT

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ca_interp_DUT_safe_path_flat.vhd" VHDL PATH "ca_interp_DUT_safe_path_flat.vhd"
	add_fileset_file "ca_interp_DUT.sv" SYSTEM_VERILOG PATH "ca_interp_DUT.sv"
	add_fileset_file "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Subsystem.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Subsystem.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv"
	add_fileset_file "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv" SYSTEM_VERILOG PATH "ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_clock
add_interface bus_clock clock end
set_interface_property bus_clock ENABLED true
add_interface_port bus_clock bus_clk clk Input 1

# Interface bus_clock_reset
add_interface bus_clock_reset reset end
set_interface_property bus_clock_reset ENABLED true
set_interface_property bus_clock_reset ASSOCIATED_CLOCK bus_clock
add_interface_port bus_clock_reset bus_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 1
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK bus_clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 14
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp DUC_Valid_l1_s valid_DUC_Valid_l1_s Input 1
set_port_property DUC_Valid_l1_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp DUC_Chan_l1_s channel_DUC_Chan_l1_s Input 8
add_interface_port exp DUC_Data_l1_0im data_DUC_Data_l1_0im Input 16
add_interface_port exp DUC_Data_l1_0re data_DUC_Data_l1_0re Input 16
add_interface_port exp DUC_Data_l1_1im data_DUC_Data_l1_1im Input 16
add_interface_port exp DUC_Data_l1_1re data_DUC_Data_l1_1re Input 16
add_interface_port exp DUC_Data_l1_2im data_DUC_Data_l1_2im Input 16
add_interface_port exp DUC_Data_l1_2re data_DUC_Data_l1_2re Input 16
add_interface_port exp DUC_Data_l1_3im data_DUC_Data_l1_3im Input 16
add_interface_port exp DUC_Data_l1_3re data_DUC_Data_l1_3re Input 16
add_interface_port exp DUC_Valid_l2_s valid_DUC_Valid_l2_s Input 1
set_port_property DUC_Valid_l2_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp DUC_Chan_l2_s channel_DUC_Chan_l2_s Input 8
add_interface_port exp DUC_Data_l2_0im data_DUC_Data_l2_0im Input 16
add_interface_port exp DUC_Data_l2_0re data_DUC_Data_l2_0re Input 16
add_interface_port exp DUC_Data_l2_1im data_DUC_Data_l2_1im Input 16
add_interface_port exp DUC_Data_l2_1re data_DUC_Data_l2_1re Input 16
add_interface_port exp DUC_Data_l2_2im data_DUC_Data_l2_2im Input 16
add_interface_port exp DUC_Data_l2_2re data_DUC_Data_l2_2re Input 16
add_interface_port exp DUC_Data_l2_3im data_DUC_Data_l2_3im Input 16
add_interface_port exp DUC_Data_l2_3re data_DUC_Data_l2_3re Input 16
add_interface_port exp DUC_Valid_Out_s valid_DUC_Valid_Out_s Output 1
set_port_property DUC_Valid_Out_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp DUC_Chan_Out_s channel_DUC_Chan_Out_s Output 8
add_interface_port exp DUC_Ant_Data_Out_0im data_DUC_Ant_Data_Out_0im Output 16
add_interface_port exp DUC_Ant_Data_Out_0re data_DUC_Ant_Data_Out_0re Output 16
add_interface_port exp DUC_Ant_Data_Out_1im data_DUC_Ant_Data_Out_1im Output 16
add_interface_port exp DUC_Ant_Data_Out_1re data_DUC_Ant_Data_Out_1re Output 16
add_interface_port exp DUC_Ant_Data_Out_2im data_DUC_Ant_Data_Out_2im Output 16
add_interface_port exp DUC_Ant_Data_Out_2re data_DUC_Ant_Data_Out_2re Output 16
add_interface_port exp DUC_Ant_Data_Out_3im data_DUC_Ant_Data_Out_3im Output 16
add_interface_port exp DUC_Ant_Data_Out_3re data_DUC_Ant_Data_Out_3re Output 16
add_interface_port exp DUC_Ant_Data_Out_4im data_DUC_Ant_Data_Out_4im Output 16
add_interface_port exp DUC_Ant_Data_Out_4re data_DUC_Ant_Data_Out_4re Output 16
add_interface_port exp DUC_Ant_Data_Out_5im data_DUC_Ant_Data_Out_5im Output 16
add_interface_port exp DUC_Ant_Data_Out_5re data_DUC_Ant_Data_Out_5re Output 16
add_interface_port exp DUC_Ant_Data_Out_6im data_DUC_Ant_Data_Out_6im Output 16
add_interface_port exp DUC_Ant_Data_Out_6re data_DUC_Ant_Data_Out_6re Output 16
add_interface_port exp DUC_Ant_Data_Out_7im data_DUC_Ant_Data_Out_7im Output 16
add_interface_port exp DUC_Ant_Data_Out_7re data_DUC_Ant_Data_Out_7re Output 16
add_interface_port exp summer_vout_s valid_summer_vout_s Output 1
set_port_property summer_vout_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp summer_cout_s channel_summer_cout_s Output 8
add_interface_port exp summer_dout_0im data_summer_dout_0im Output 16
add_interface_port exp summer_dout_0re data_summer_dout_0re Output 16
add_interface_port exp summer_dout_1im data_summer_dout_1im Output 16
add_interface_port exp summer_dout_1re data_summer_dout_1re Output 16
add_interface_port exp summer_dout_2im data_summer_dout_2im Output 16
add_interface_port exp summer_dout_2re data_summer_dout_2re Output 16
add_interface_port exp summer_dout_3im data_summer_dout_3im Output 16
add_interface_port exp summer_dout_3re data_summer_dout_3re Output 16
