{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635824583937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635824583943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 22:43:03 2021 " "Processing started: Mon Nov 01 22:43:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635824583943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824583943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder2 -c adder2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder2 -c adder2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824583943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635824585096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635824585097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/lab61soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/lab61soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc " "Found entity 1: lab61soc" {  } { { "lab61soc/synthesis/lab61soc.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/lab61soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_irq_mapper " "Found entity 1: lab61soc_irq_mapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0 " "Found entity 1: lab61soc_mm_interconnect_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824592999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824592999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593021 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593090 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593090 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593090 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593090 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593158 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_007 " "Found entity 2: lab61soc_mm_interconnect_0_router_007" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593170 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_002 " "Found entity 2: lab61soc_mm_interconnect_0_router_002" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635824593179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593181 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router " "Found entity 2: lab61soc_mm_interconnect_0_router" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sysid_qsys_0 " "Found entity 1: lab61soc_sysid_qsys_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_switch " "Found entity 1: lab61soc_switch" {  } { { "lab61soc/synthesis/submodules/lab61soc_switch.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61soc_sdram_pll_dffpipe_l2c" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593276 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61soc_sdram_pll_stdsync_sv6" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593276 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61soc_sdram_pll_altpll_vg92" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593276 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_sdram_pll " "Found entity 4: lab61soc_sdram_pll" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_input_efifo_module " "Found entity 1: lab61soc_sdram_input_efifo_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593292 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram " "Found entity 2: lab61soc_sdram" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_onchip_memory2_0 " "Found entity 1: lab61soc_onchip_memory2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0 " "Found entity 1: lab61soc_nios2_gen2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61soc_nios2_gen2_0_cpu " "Found entity 21: lab61soc_nios2_gen2_0_cpu" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_led " "Found entity 1: lab61soc_led" {  } { { "lab61soc/synthesis/submodules/lab61soc_led.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_add " "Found entity 1: lab61soc_add" {  } { { "lab61soc/synthesis/submodules/lab61soc_add.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_add.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1635824593441 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1635824593441 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1635824593441 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1635824593442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab61 " "Elaborating entity \"lab61\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635824593621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc lab61soc:m_lab61_soc " "Elaborating entity \"lab61soc\" for hierarchy \"lab61soc:m_lab61_soc\"" {  } { { "lab61.sv" "m_lab61_soc" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_add lab61soc:m_lab61_soc\|lab61soc_add:add " "Elaborating entity \"lab61soc_add\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_add:add\"" {  } { { "lab61soc/synthesis/lab61soc.v" "add" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/lab61soc.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_led lab61soc:m_lab61_soc\|lab61soc_led:led " "Elaborating entity \"lab61soc_led\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_led:led\"" {  } { { "lab61soc/synthesis/lab61soc.v" "led" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/lab61soc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab61soc_nios2_gen2_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab61soc/synthesis/lab61soc.v" "nios2_gen2_0" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/lab61soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_test_bench lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_test_bench:the_lab61soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_test_bench:the_lab61soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_register_bank_a_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824593916 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635824593916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824593977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824593977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824593981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_register_bank_b_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_b_module:lab61soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_b_module:lab61soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_debug lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594134 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635824594134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_break lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_pib lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_im lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_ocimem lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594473 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635824594473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635824594530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635824594530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_tck lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab61soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635824594719 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635824594719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab6/Lab6_1/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635824594735 ""}
