<stg><name>ecg_cnn</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:10 %output_r_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_r

]]></Node>
<StgValue><ssdm name="output_r_r_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:11 %input_r_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r_r

]]></Node>
<StgValue><ssdm name="input_r_r_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:12 %conv1_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_out"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:13 %conv1_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_out_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:14 %pool1_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:15 %pool1_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:16 %pool1_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:17 %pool1_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:18 %pool1_out_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:19 %pool1_out_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:20 %pool1_out_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:21 %pool1_out_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:22 %pool1_out_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:23 %pool1_out_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pool1_out_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:24 %conv2_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_out"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:25 %conv2_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_out_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:26 %conv2_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_out_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:27 %conv2_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_out_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:28 %gap_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:29 %gap_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:30 %gap_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:31 %gap_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:32 %gap_out_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:33 %gap_out_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:34 %gap_out_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:35 %gap_out_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:36 %gap_out_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:37 %gap_out_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:38 %gap_out_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:39 %gap_out_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:40 %gap_out_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:41 %gap_out_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:42 %gap_out_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="64">
<![CDATA[
entry_ifconv:43 %gap_out_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gap_out_15"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:44 %dense1_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:45 %dense1_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:46 %dense1_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:47 %dense1_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:48 %dense1_out_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:49 %dense1_out_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:50 %dense1_out_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:51 %dense1_out_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:52 %dense1_out_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:53 %dense1_out_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:54 %dense1_out_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_10"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:55 %dense1_out_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_11"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:56 %dense1_out_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:57 %dense1_out_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_13"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:58 %dense1_out_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_14"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="64">
<![CDATA[
entry_ifconv:59 %dense1_out_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense1_out_15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="9" op_10_bw="10" op_11_bw="11">
<![CDATA[
entry_ifconv:76 %call_ln237 = call void @conv1d_relu, i16 %INPUT_r, i64 %input_r_r_read, i11 %conv1_out, i11 %conv1_out_1, i11 %w_local_0, i10 %w_local_1, i10 %w_local_2, i10 %w_local_3, i9 %w_local_4, i10 %w_local_5, i11 %w_local_6

]]></Node>
<StgValue><ssdm name="call_ln237"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:133 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_r_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="62">
<![CDATA[
entry_ifconv:134 %sext_ln261 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry_ifconv:135 %OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln261

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="9" op_10_bw="10" op_11_bw="11">
<![CDATA[
entry_ifconv:76 %call_ln237 = call void @conv1d_relu, i16 %INPUT_r, i64 %input_r_r_read, i11 %conv1_out, i11 %conv1_out_1, i11 %w_local_0, i10 %w_local_1, i10 %w_local_2, i10 %w_local_3, i9 %w_local_4, i10 %w_local_5, i11 %w_local_6

]]></Node>
<StgValue><ssdm name="call_ln237"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry_ifconv:77 %call_ln238 = call void @maxpool, i11 %conv1_out, i11 %conv1_out_1, i11 %pool1_out, i11 %pool1_out_1, i11 %pool1_out_2, i11 %pool1_out_3, i11 %pool1_out_4, i11 %pool1_out_5, i11 %pool1_out_6, i11 %pool1_out_7, i11 %pool1_out_8, i11 %pool1_out_9

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry_ifconv:77 %call_ln238 = call void @maxpool, i11 %conv1_out, i11 %conv1_out_1, i11 %pool1_out, i11 %pool1_out_1, i11 %pool1_out_2, i11 %pool1_out_3, i11 %pool1_out_4, i11 %pool1_out_5, i11 %pool1_out_6, i11 %pool1_out_7, i11 %pool1_out_8, i11 %pool1_out_9

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="12" op_16_bw="11" op_17_bw="11" op_18_bw="10" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="10" op_29_bw="10" op_30_bw="11" op_31_bw="11" op_32_bw="10" op_33_bw="10" op_34_bw="11" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry_ifconv:78 %call_ln239 = call void @conv1d_relu2, i11 %pool1_out, i11 %pool1_out_1, i11 %pool1_out_2, i11 %pool1_out_3, i11 %pool1_out_4, i11 %pool1_out_5, i11 %pool1_out_6, i11 %pool1_out_7, i11 %pool1_out_8, i11 %pool1_out_9, i11 %conv2_out, i11 %conv2_out_1, i11 %conv2_out_2, i11 %conv2_out_3, i12 %w_local_80_0_0, i11 %w_local_80_0_1, i11 %w_local_80_0_2, i10 %w_local_80_0_3, i12 %w_local_80_0_4, i12 %w_local_80_1_0, i12 %w_local_80_1_1, i12 %w_local_80_1_2, i12 %w_local_80_1_3, i12 %w_local_80_1_4, i11 %w_local_80_2_0, i11 %w_local_80_2_1, i11 %w_local_80_2_2, i10 %w_local_80_2_3, i10 %w_local_80_2_4, i11 %w_local_80_3_0, i11 %w_local_80_3_1, i10 %w_local_80_3_2, i10 %w_local_80_3_3, i11 %w_local_80_3_4

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="12" op_16_bw="11" op_17_bw="11" op_18_bw="10" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="10" op_29_bw="10" op_30_bw="11" op_31_bw="11" op_32_bw="10" op_33_bw="10" op_34_bw="11" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry_ifconv:78 %call_ln239 = call void @conv1d_relu2, i11 %pool1_out, i11 %pool1_out_1, i11 %pool1_out_2, i11 %pool1_out_3, i11 %pool1_out_4, i11 %pool1_out_5, i11 %pool1_out_6, i11 %pool1_out_7, i11 %pool1_out_8, i11 %pool1_out_9, i11 %conv2_out, i11 %conv2_out_1, i11 %conv2_out_2, i11 %conv2_out_3, i12 %w_local_80_0_0, i11 %w_local_80_0_1, i11 %w_local_80_0_2, i10 %w_local_80_0_3, i12 %w_local_80_0_4, i12 %w_local_80_1_0, i12 %w_local_80_1_1, i12 %w_local_80_1_2, i12 %w_local_80_1_3, i12 %w_local_80_1_4, i11 %w_local_80_2_0, i11 %w_local_80_2_1, i11 %w_local_80_2_2, i10 %w_local_80_2_3, i10 %w_local_80_2_4, i11 %w_local_80_3_0, i11 %w_local_80_3_1, i10 %w_local_80_3_2, i10 %w_local_80_3_3, i11 %w_local_80_3_4

]]></Node>
<StgValue><ssdm name="call_ln239"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry_ifconv:79 %call_ln240 = call void @gap, i11 %conv2_out, i11 %conv2_out_1, i11 %conv2_out_2, i11 %conv2_out_3, i12 %gap_out, i12 %gap_out_1, i12 %gap_out_2, i12 %gap_out_3, i12 %gap_out_4, i12 %gap_out_5, i12 %gap_out_6, i12 %gap_out_7, i12 %gap_out_8, i12 %gap_out_9, i12 %gap_out_10, i12 %gap_out_11, i12 %gap_out_12, i12 %gap_out_13, i12 %gap_out_14, i12 %gap_out_15

]]></Node>
<StgValue><ssdm name="call_ln240"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry_ifconv:79 %call_ln240 = call void @gap, i11 %conv2_out, i11 %conv2_out_1, i11 %conv2_out_2, i11 %conv2_out_3, i12 %gap_out, i12 %gap_out_1, i12 %gap_out_2, i12 %gap_out_3, i12 %gap_out_4, i12 %gap_out_5, i12 %gap_out_6, i12 %gap_out_7, i12 %gap_out_8, i12 %gap_out_9, i12 %gap_out_10, i12 %gap_out_11, i12 %gap_out_12, i12 %gap_out_13, i12 %gap_out_14, i12 %gap_out_15

]]></Node>
<StgValue><ssdm name="call_ln240"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:80 %gap_out_load = load i12 %gap_out

]]></Node>
<StgValue><ssdm name="gap_out_load"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:81 %gap_out_1_load = load i12 %gap_out_1

]]></Node>
<StgValue><ssdm name="gap_out_1_load"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:82 %gap_out_2_load = load i12 %gap_out_2

]]></Node>
<StgValue><ssdm name="gap_out_2_load"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:83 %gap_out_3_load = load i12 %gap_out_3

]]></Node>
<StgValue><ssdm name="gap_out_3_load"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:84 %gap_out_4_load = load i12 %gap_out_4

]]></Node>
<StgValue><ssdm name="gap_out_4_load"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:85 %gap_out_5_load = load i12 %gap_out_5

]]></Node>
<StgValue><ssdm name="gap_out_5_load"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:86 %gap_out_6_load = load i12 %gap_out_6

]]></Node>
<StgValue><ssdm name="gap_out_6_load"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:87 %gap_out_7_load = load i12 %gap_out_7

]]></Node>
<StgValue><ssdm name="gap_out_7_load"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:88 %gap_out_8_load = load i12 %gap_out_8

]]></Node>
<StgValue><ssdm name="gap_out_8_load"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:89 %gap_out_9_load = load i12 %gap_out_9

]]></Node>
<StgValue><ssdm name="gap_out_9_load"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:90 %gap_out_10_load = load i12 %gap_out_10

]]></Node>
<StgValue><ssdm name="gap_out_10_load"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:91 %gap_out_11_load = load i12 %gap_out_11

]]></Node>
<StgValue><ssdm name="gap_out_11_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:92 %gap_out_12_load = load i12 %gap_out_12

]]></Node>
<StgValue><ssdm name="gap_out_12_load"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:93 %gap_out_13_load = load i12 %gap_out_13

]]></Node>
<StgValue><ssdm name="gap_out_13_load"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:94 %gap_out_14_load = load i12 %gap_out_14

]]></Node>
<StgValue><ssdm name="gap_out_14_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
entry_ifconv:95 %gap_out_15_load = load i12 %gap_out_15

]]></Node>
<StgValue><ssdm name="gap_out_15_load"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="11" op_18_bw="11" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="11">
<![CDATA[
entry_ifconv:96 %call_ln241 = call void @dense_relu, i12 %gap_out_load, i12 %gap_out_1_load, i12 %gap_out_2_load, i12 %gap_out_3_load, i12 %gap_out_4_load, i12 %gap_out_5_load, i12 %gap_out_6_load, i12 %gap_out_7_load, i12 %gap_out_8_load, i12 %gap_out_9_load, i12 %gap_out_10_load, i12 %gap_out_11_load, i12 %gap_out_12_load, i12 %gap_out_13_load, i12 %gap_out_14_load, i12 %gap_out_15_load, i11 %dense1_out, i11 %dense1_out_1, i11 %dense1_out_2, i11 %dense1_out_3, i11 %dense1_out_4, i11 %dense1_out_5, i11 %dense1_out_6, i11 %dense1_out_7, i11 %dense1_out_8, i11 %dense1_out_9, i11 %dense1_out_10, i11 %dense1_out_11, i11 %dense1_out_12, i11 %dense1_out_13, i11 %dense1_out_14, i11 %dense1_out_15, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="11" op_18_bw="11" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="11">
<![CDATA[
entry_ifconv:96 %call_ln241 = call void @dense_relu, i12 %gap_out_load, i12 %gap_out_1_load, i12 %gap_out_2_load, i12 %gap_out_3_load, i12 %gap_out_4_load, i12 %gap_out_5_load, i12 %gap_out_6_load, i12 %gap_out_7_load, i12 %gap_out_8_load, i12 %gap_out_9_load, i12 %gap_out_10_load, i12 %gap_out_11_load, i12 %gap_out_12_load, i12 %gap_out_13_load, i12 %gap_out_14_load, i12 %gap_out_15_load, i11 %dense1_out, i11 %dense1_out_1, i11 %dense1_out_2, i11 %dense1_out_3, i11 %dense1_out_4, i11 %dense1_out_5, i11 %dense1_out_6, i11 %dense1_out_7, i11 %dense1_out_8, i11 %dense1_out_9, i11 %dense1_out_10, i11 %dense1_out_11, i11 %dense1_out_12, i11 %dense1_out_13, i11 %dense1_out_14, i11 %dense1_out_15, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:97 %dense1_out_load = load i11 %dense1_out

]]></Node>
<StgValue><ssdm name="dense1_out_load"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:98 %dense1_out_1_load = load i11 %dense1_out_1

]]></Node>
<StgValue><ssdm name="dense1_out_1_load"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:99 %dense1_out_2_load = load i11 %dense1_out_2

]]></Node>
<StgValue><ssdm name="dense1_out_2_load"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:100 %dense1_out_3_load = load i11 %dense1_out_3

]]></Node>
<StgValue><ssdm name="dense1_out_3_load"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:101 %dense1_out_4_load = load i11 %dense1_out_4

]]></Node>
<StgValue><ssdm name="dense1_out_4_load"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:102 %dense1_out_5_load = load i11 %dense1_out_5

]]></Node>
<StgValue><ssdm name="dense1_out_5_load"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:103 %dense1_out_6_load = load i11 %dense1_out_6

]]></Node>
<StgValue><ssdm name="dense1_out_6_load"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:104 %dense1_out_7_load = load i11 %dense1_out_7

]]></Node>
<StgValue><ssdm name="dense1_out_7_load"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:105 %dense1_out_8_load = load i11 %dense1_out_8

]]></Node>
<StgValue><ssdm name="dense1_out_8_load"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:106 %dense1_out_9_load = load i11 %dense1_out_9

]]></Node>
<StgValue><ssdm name="dense1_out_9_load"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:107 %dense1_out_10_load = load i11 %dense1_out_10

]]></Node>
<StgValue><ssdm name="dense1_out_10_load"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:108 %dense1_out_11_load = load i11 %dense1_out_11

]]></Node>
<StgValue><ssdm name="dense1_out_11_load"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:109 %dense1_out_12_load = load i11 %dense1_out_12

]]></Node>
<StgValue><ssdm name="dense1_out_12_load"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:110 %dense1_out_13_load = load i11 %dense1_out_13

]]></Node>
<StgValue><ssdm name="dense1_out_13_load"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:111 %dense1_out_14_load = load i11 %dense1_out_14

]]></Node>
<StgValue><ssdm name="dense1_out_14_load"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
entry_ifconv:112 %dense1_out_15_load = load i11 %dense1_out_15

]]></Node>
<StgValue><ssdm name="dense1_out_15_load"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11">
<![CDATA[
entry_ifconv:113 %logits = call i12 @dense_linear, i11 %dense1_out_load, i11 %dense1_out_1_load, i11 %dense1_out_2_load, i11 %dense1_out_3_load, i11 %dense1_out_4_load, i11 %dense1_out_5_load, i11 %dense1_out_6_load, i11 %dense1_out_7_load, i11 %dense1_out_8_load, i11 %dense1_out_9_load, i11 %dense1_out_10_load, i11 %dense1_out_11_load, i11 %dense1_out_12_load, i11 %dense1_out_13_load, i11 %dense1_out_14_load, i11 %dense1_out_15_load

]]></Node>
<StgValue><ssdm name="logits"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry_ifconv:136 %OUTPUT_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %OUTPUT_r_addr, i64 1

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11">
<![CDATA[
entry_ifconv:113 %logits = call i12 @dense_linear, i11 %dense1_out_load, i11 %dense1_out_1_load, i11 %dense1_out_2_load, i11 %dense1_out_3_load, i11 %dense1_out_4_load, i11 %dense1_out_5_load, i11 %dense1_out_6_load, i11 %dense1_out_7_load, i11 %dense1_out_8_load, i11 %dense1_out_9_load, i11 %dense1_out_10_load, i11 %dense1_out_11_load, i11 %dense1_out_12_load, i11 %dense1_out_13_load, i11 %dense1_out_14_load, i11 %dense1_out_15_load

]]></Node>
<StgValue><ssdm name="logits"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:114 %neg = sub i12 0, i12 %logits

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry_ifconv:115 %e = call i12 @exp<12, 3>, i12 %neg, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="12">
<![CDATA[
entry_ifconv:116 %sext_ln248 = sext i12 %e

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:117 %add_ln248 = add i13 %sext_ln248, i13 512

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="20" op_0_bw="13">
<![CDATA[
entry_ifconv:118 %sext_ln248_1 = sext i13 %add_ln248

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="24" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="159" st_id="20" stage="23" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="22" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="161" st_id="22" stage="21" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="20" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="163" st_id="24" stage="19" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="18" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="165" st_id="26" stage="17" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="166" st_id="27" stage="16" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="167" st_id="28" stage="15" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="168" st_id="29" stage="14" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="169" st_id="30" stage="13" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="12" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="171" st_id="32" stage="11" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="172" st_id="33" stage="10" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="173" st_id="34" stage="9" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="174" st_id="35" stage="8" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="175" st_id="36" stage="7" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="176" st_id="37" stage="6" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="177" st_id="38" stage="5" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="178" st_id="39" stage="4" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="179" st_id="40" stage="3" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="180" st_id="41" stage="2" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="181" st_id="42" stage="1" lat="24">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:119 %sdiv_ln248 = sdiv i20 262144, i20 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="sdiv_ln248"/></StgValue>
</operation>

<operation id="182" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="20">
<![CDATA[
entry_ifconv:120 %prob = trunc i20 %sdiv_ln248

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="183" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:121 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i20.i32.i32, i20 %sdiv_ln248, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="184" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sdiv_ln248, i32 11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="185" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="20">
<![CDATA[
entry_ifconv:123 %trunc_ln252 = trunc i20 %sdiv_ln248

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="186" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:124 %tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln252, i8 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="187" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:125 %icmp_ln252 = icmp_ne  i9 %tmp_9, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="188" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:126 %add_ln252 = add i11 %tmp, i11 1

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:127 %select_ln252 = select i1 %icmp_ln252, i11 %add_ln252, i11 %tmp

]]></Node>
<StgValue><ssdm name="select_ln252"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:128 %ref_tmp_i_i_0 = select i1 %tmp_12, i11 %select_ln252, i11 %tmp

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_0"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:129 %label = icmp_sgt  i12 %prob, i12 203

]]></Node>
<StgValue><ssdm name="label"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry_ifconv:130 %packed = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %ref_tmp_i_i_0, i1 %label

]]></Node>
<StgValue><ssdm name="packed"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="12">
<![CDATA[
entry_ifconv:131 %sext_ln260 = sext i12 %packed

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
entry_ifconv:132 %zext_ln260 = zext i17 %sext_ln260

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="195" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:137 %write_ln261 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %OUTPUT_r_addr, i32 %zext_ln260, i4 15

]]></Node>
<StgValue><ssdm name="write_ln261"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="196" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:138 %OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="197" st_id="45" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:138 %OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="198" st_id="46" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:138 %OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="199" st_id="47" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:138 %OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="200" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:0 %spectopmodule_ln186 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln186"/></StgValue>
</operation>

<operation id="201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 720, void @empty_0, void @empty_13, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %INPUT_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="203" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 1, void @empty, void @empty_13, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_15, i32 4294967295, i32 4294967295, void @empty_14, i32 0, i32 0, void @empty_16, void @empty_11, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_15, i32 4294967295, i32 4294967295, void @empty_14, i32 0, i32 0, void @empty_16, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_16, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:60 %specmemcore_ln227 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv1_out_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln227"/></StgValue>
</operation>

<operation id="211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:61 %specmemcore_ln227 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv1_out, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln227"/></StgValue>
</operation>

<operation id="212" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:62 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_9, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="213" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:63 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_8, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="214" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:64 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="215" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:65 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="216" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:66 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="217" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:67 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="218" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:68 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="219" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:69 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="220" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:70 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="221" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:71 %specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i11 %pool1_out, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln228"/></StgValue>
</operation>

<operation id="222" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:72 %specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv2_out_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln229"/></StgValue>
</operation>

<operation id="223" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:73 %specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv2_out_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln229"/></StgValue>
</operation>

<operation id="224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:74 %specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv2_out_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln229"/></StgValue>
</operation>

<operation id="225" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:75 %specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i11 %conv2_out, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln229"/></StgValue>
</operation>

<operation id="226" st_id="48" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:138 %OUTPUT_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %OUTPUT_r_addr

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr_resp"/></StgValue>
</operation>

<operation id="227" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0">
<![CDATA[
entry_ifconv:139 %ret_ln262 = ret

]]></Node>
<StgValue><ssdm name="ret_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
