<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TwentyFortyEight.twx TwentyFortyEight.ncd -o
TwentyFortyEight.twr TwentyFortyEight.pcf -ucf Nexys3_Master.ucf

</twCmdLine><twDesign>TwentyFortyEight.ncd</twDesign><twDesignPath>TwentyFortyEight.ncd</twDesignPath><twPCF>TwentyFortyEight.pcf</twPCF><twPcfPath>TwentyFortyEight.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>413761728126</twItemCnt><twErrCntSetup>61</twErrCntSetup><twErrCntEndPt>61</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1738</twEndPtCnt><twPathErrCnt>413757762860</twPathErrCnt><twMinPer>17.543</twMinPer></twConstHead><twPathRptBanner iPaths="23508537446" iCriticalPaths="23508477283" sType="EndPoint">Paths for end point board_to_string_/colloc_2 (SLICE_X25Y42.A3), 23508537446 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.543</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.473</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>22</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1128</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N719</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>N719</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1131</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N185</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>N185</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.732</twLogDel><twRouteDel>11.741</twRouteDel><twTotDel>17.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.501</twSlack><twSrc BELType="FF">board_to_string_/cntr_12_1</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.428</twTotPathDel><twClkSkew dest = "0.342" src = "0.380">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_12_1</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>22</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp><twBEL>board_to_string_/cntr_12_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1128</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N719</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>N719</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1131</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N185</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>N185</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.715</twLogDel><twRouteDel>11.713</twRouteDel><twTotDel>17.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.490</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.420</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>22</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1128</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[7]_a[15]_MUX_7544_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N719</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0015_INV_889_o23_SW1_SW01</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>N719</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[0]_a[15]_MUX_7567_o1411</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1131</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N185</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>N185</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.752</twLogDel><twRouteDel>11.668</twRouteDel><twTotDel>17.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20461536407" iCriticalPaths="20461468956" sType="EndPoint">Paths for end point board_to_string_/colloc_2 (SLICE_X25Y42.A1), 20461536407 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.324</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.254</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.304</twLogDel><twRouteDel>11.950</twRouteDel><twTotDel>17.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.282</twSlack><twSrc BELType="FF">board_to_string_/cntr_12_1</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.209</twTotPathDel><twClkSkew dest = "0.342" src = "0.380">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_12_1</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp><twBEL>board_to_string_/cntr_12_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.287</twLogDel><twRouteDel>11.922</twRouteDel><twTotDel>17.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.271</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_2</twDest><twTotPathDel>17.201</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o31</twBEL><twBEL>board_to_string_/colloc_2</twBEL></twPathDel><twLogDel>5.324</twLogDel><twRouteDel>11.877</twRouteDel><twTotDel>17.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20461536407" iCriticalPaths="20461468956" sType="EndPoint">Paths for end point board_to_string_/colloc_4 (SLICE_X25Y42.D1), 20461536407 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.307</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_4</twDest><twTotPathDel>17.237</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_4</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51</twBEL><twBEL>board_to_string_/colloc_4</twBEL></twPathDel><twLogDel>5.304</twLogDel><twRouteDel>11.933</twRouteDel><twTotDel>17.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.265</twSlack><twSrc BELType="FF">board_to_string_/cntr_12_1</twSrc><twDest BELType="FF">board_to_string_/colloc_4</twDest><twTotPathDel>17.192</twTotPathDel><twClkSkew dest = "0.342" src = "0.380">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_12_1</twSrc><twDest BELType='FF'>board_to_string_/colloc_4</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp><twBEL>board_to_string_/cntr_12_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>board_to_string_/cntr_12_1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_lut&lt;9&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51</twBEL><twBEL>board_to_string_/colloc_4</twBEL></twPathDel><twLogDel>5.287</twLogDel><twRouteDel>11.905</twRouteDel><twTotDel>17.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.254</twSlack><twSrc BELType="FF">board_to_string_/cntr_14</twSrc><twDest BELType="FF">board_to_string_/colloc_4</twDest><twTotPathDel>17.184</twTotPathDel><twClkSkew dest = "0.252" src = "0.287">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>board_to_string_/cntr_14</twSrc><twDest BELType='FF'>board_to_string_/colloc_4</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>board_to_string_/cntr&lt;15&gt;</twComp><twBEL>board_to_string_/cntr_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>board_to_string_/cntr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/o&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr_11_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[11]_a[15]_MUX_7221_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0008_INV_770_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_15_OUT_lut&lt;13&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_17_OUT_lut&lt;12&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0010_INV_804_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr_9_1</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/a[12]_a[15]_MUX_7188_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Madd_a[15]_GND_11_o_add_21_OUT_lut&lt;10&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>N454</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N1038</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_div_4/Mmux_a[0]_a[15]_MUX_7216_o1611</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>board_to_string_/cntr_11_3</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>N1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N129</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0012_INV_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7511_o111</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_25_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_25_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[15]_a[15]_MUX_7520_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_a[15]_MUX_7520_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0014_INV_872_o22</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[7]_a[15]_MUX_7544_o11_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N578</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1033</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_a[8]_a[15]_MUX_7543_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[8]_a[15]_MUX_7543_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N1143</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y46.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N450</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_lut&lt;13&gt;</twBEL><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Madd_a[15]_GND_12_o_add_31_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/a[15]_GND_12_o_add_31_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>board_to_string_/cntr[15]_PWR_10_o_mod_5/BUS_0017_INV_923_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>board_to_string_/colloc&lt;4&gt;</twComp><twBEL>board_to_string_/cntr[15]_PWR_10_o_mod_5/Mmux_o51</twBEL><twBEL>board_to_string_/colloc_4</twBEL></twPathDel><twLogDel>5.324</twLogDel><twRouteDel>11.860</twRouteDel><twTotDel>17.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">uart_top_/tfifo_/wp_5</twSrc><twDest BELType="RAM">uart_top_/tfifo_/Mram_mem</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.115" src = "0.109">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_top_/tfifo_/wp_5</twSrc><twDest BELType='RAM'>uart_top_/tfifo_/Mram_mem</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;5&gt;</twComp><twBEL>uart_top_/tfifo_/wp_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y11.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y11.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>uart_top_/tfifo_/Mram_mem</twComp><twBEL>uart_top_/tfifo_/Mram_mem</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">uart_top_/tfifo_/wp_4</twSrc><twDest BELType="RAM">uart_top_/tfifo_/Mram_mem</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew dest = "0.115" src = "0.109">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_top_/tfifo_/wp_4</twSrc><twDest BELType='RAM'>uart_top_/tfifo_/Mram_mem</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;5&gt;</twComp><twBEL>uart_top_/tfifo_/wp_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y11.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y11.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>uart_top_/tfifo_/Mram_mem</twComp><twBEL>uart_top_/tfifo_/Mram_mem</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y11.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">uart_top_/tfifo_/wp_6</twSrc><twDest BELType="RAM">uart_top_/tfifo_/Mram_mem</twDest><twTotPathDel>0.373</twTotPathDel><twClkSkew dest = "0.115" src = "0.109">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_top_/tfifo_/wp_6</twSrc><twDest BELType='RAM'>uart_top_/tfifo_/Mram_mem</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;7&gt;</twComp><twBEL>uart_top_/tfifo_/wp_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y11.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>uart_top_/tfifo_/wp&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y11.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>uart_top_/tfifo_/Mram_mem</twComp><twBEL>uart_top_/tfifo_/Mram_mem</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="uart_top_/tfifo_/Mram_mem/CLKAWRCLK" logResource="uart_top_/tfifo_/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="uart_top_/tfifo_/Mram_mem/CLKBRDCLK" logResource="uart_top_/tfifo_/Mram_mem/CLKBRDCLK" locationPin="RAMB8_X1Y11.CLKBRDCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="34">1</twUnmetConstCnt><twDataSheet anchorID="35" twNameLen="15"><twClk2SUList anchorID="36" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>17.543</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="37"><twErrCnt>61</twErrCnt><twScore>308925</twScore><twSetupScore>308925</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>413761728126</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7499</twConnCnt></twConstCov><twStats anchorID="38"><twMinPer>17.543</twMinPer><twFootnote number="1" /><twMaxFreq>57.003</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Dec 03 19:23:22 2019 </twTimestamp></twFoot><twClientInfo anchorID="39"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 241 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
