

================================================================
== Vitis HLS Report for 'scoring_product_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Wed Mar 27 18:58:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1  |       13|        ?|        14|          7|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 7, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add5_i = alloca i32 1"   --->   Operation 18 'alloca' 'add5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%size_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %size" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 21 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%result_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %result_load" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 22 'read' 'result_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln14 = store i32 %result_load_read, i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 23 'store' 'store_ln14' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 26 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln15 = icmp_eq  i31 %i_load, i31 %size_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i_load, i31 1"   --->   Operation 30 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split.i, void %for.end.loopexit.i.exitStub" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 32 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 32 'read' 'in1_stream_read' <Predicate = (!icmp_ln15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 33 'read' 'in2_stream_read' <Predicate = (!icmp_ln15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln15 = store i31 %i_1, i31 %i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 34 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %in1_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 35 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %in2_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 36 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 37 [4/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 37 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 38 [3/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 38 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [2/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 39 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 40 [1/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 40 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%add5_i_load = load i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 41 'load' 'add5_i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 42 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 42 'fadd' 'add_i' <Predicate = (!icmp_ln15)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%add5_i_load_1 = load i32 %add5_i"   --->   Operation 52 'load' 'add5_i_load_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add5_i_out, i32 %add5_i_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 43 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 43 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 44 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 44 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 45 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 45 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 46 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 46 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 47 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 47 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 48 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 48 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.38>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 49 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln15 = store i32 %add_i, i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 50 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 51 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.874ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [16]  (0 ns)
	'add' operation ('i_1') [20]  (0.874 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('in1_stream_read', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) on port 'in1_stream' (/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [25]  (1.22 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [29]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [29]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [29]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [29]  (2.32 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('add5_i_load', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) on local variable 'add5_i' [23]  (0 ns)
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16) [30]  (2.34 ns)

 <State 14>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln15', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15) of variable 'add_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16 on local variable 'add5_i' [31]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
