

================================================================
== Vitis HLS Report for 'conv_acc4t'
================================================================
* Date:           Wed Mar  3 18:10:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.302 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2567|     2567|  25.670 us|  25.670 us|  2568|  2568|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2    |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3     |      257|      257|         3|          1|          1|   256|       yes|
        |- OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_0 = alloca i64 1"   --->   Operation 31 'alloca' 'out_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_1 = alloca i64 1"   --->   Operation 32 'alloca' 'out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_2 = alloca i64 1"   --->   Operation 33 'alloca' 'out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_3 = alloca i64 1"   --->   Operation 34 'alloca' 'out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_0_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 35 'alloca' 'w_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_0_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 36 'alloca' 'w_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_0_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 37 'alloca' 'w_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_0_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 38 'alloca' 'w_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_1_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 39 'alloca' 'w_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_1_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 40 'alloca' 'w_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_1_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 41 'alloca' 'w_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 42 'alloca' 'w_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_2_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 43 'alloca' 'w_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_2_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 44 'alloca' 'w_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%w_2_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 45 'alloca' 'w_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%w_2_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 46 'alloca' 'w_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%w_3_0 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 47 'alloca' 'w_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w_3_1 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 48 'alloca' 'w_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%w_3_2 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 49 'alloca' 'w_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%w_3_3 = alloca i64 1" [source/conv_acc4t.cpp:123]   --->   Operation 50 'alloca' 'w_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 51 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 52 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 57 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_9, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_ddr"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_6, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_ddr"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_ddr, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 32, void @empty_0, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_ddr"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc4t.cpp:24]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln24 = br void" [source/conv_acc4t.cpp:24]   --->   Operation 65 'br' 'br_ln24' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.46>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i11 0, void, i11 %add_ln24_1, void %.split164" [source/conv_acc4t.cpp:24]   --->   Operation 66 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%L_ri = phi i5 0, void, i5 %select_ln24_1, void %.split164" [source/conv_acc4t.cpp:24]   --->   Operation 67 'phi' 'L_ri' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln26_2, void %.split164" [source/conv_acc4t.cpp:26]   --->   Operation 68 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%L_ci = phi i5 0, void, i5 %select_ln26_1, void %.split164" [source/conv_acc4t.cpp:26]   --->   Operation 69 'phi' 'L_ci' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%L_chi_1 = phi i3 0, void, i3 %add_ln28, void %.split164" [source/conv_acc4t.cpp:28]   --->   Operation 70 'phi' 'L_chi_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten17, i11 1" [source/conv_acc4t.cpp:24]   --->   Operation 71 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.94ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten17, i11 1024" [source/conv_acc4t.cpp:24]   --->   Operation 73 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split20, void %_Z7load_inPfPA16_A16_f.exit.i" [source/conv_acc4t.cpp:24]   --->   Operation 74 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln24 = add i5 %L_ri, i5 1" [source/conv_acc4t.cpp:24]   --->   Operation 75 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten, i8 64" [source/conv_acc4t.cpp:26]   --->   Operation 76 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i5 0, i5 %L_ci" [source/conv_acc4t.cpp:24]   --->   Operation 77 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.41ns)   --->   "%select_ln24_1 = select i1 %icmp_ln26, i5 %add_ln24, i5 %L_ri" [source/conv_acc4t.cpp:24]   --->   Operation 78 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln24_1" [source/conv_acc4t.cpp:30]   --->   Operation 79 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln26, i1 1" [source/conv_acc4t.cpp:24]   --->   Operation 80 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln28 = icmp_eq  i3 %L_chi_1, i3 4" [source/conv_acc4t.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln28, i1 %xor_ln24" [source/conv_acc4t.cpp:24]   --->   Operation 82 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln26 = add i5 %select_ln24, i5 1" [source/conv_acc4t.cpp:26]   --->   Operation 83 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln24, i1 %icmp_ln26" [source/conv_acc4t.cpp:26]   --->   Operation 84 'or' 'or_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26, i3 0, i3 %L_chi_1" [source/conv_acc4t.cpp:26]   --->   Operation 85 'select' 'select_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.41ns)   --->   "%select_ln26_1 = select i1 %and_ln24, i5 %add_ln26, i5 %select_ln24" [source/conv_acc4t.cpp:26]   --->   Operation 86 'select' 'select_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i3 %select_ln26" [source/conv_acc4t.cpp:30]   --->   Operation 87 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.72ns)   --->   "%switch_ln30 = switch i2 %trunc_ln30_1, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [source/conv_acc4t.cpp:30]   --->   Operation 88 'switch' 'switch_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.72>
ST_8 : Operation 89 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [source/conv_acc4t.cpp:28]   --->   Operation 89 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten, i8 1" [source/conv_acc4t.cpp:26]   --->   Operation 90 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.39ns)   --->   "%select_ln26_2 = select i1 %icmp_ln26, i8 1, i8 %add_ln26_1" [source/conv_acc4t.cpp:26]   --->   Operation 91 'select' 'select_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln30, i4 0" [source/conv_acc4t.cpp:26]   --->   Operation 93 'bitconcatenate' 'tmp_50_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln26_1" [source/conv_acc4t.cpp:30]   --->   Operation 94 'zext' 'zext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %tmp_50_cast, i8 %zext_ln30" [source/conv_acc4t.cpp:30]   --->   Operation 95 'add' 'add_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (7.30ns)   --->   "%In_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %In_ddr" [source/conv_acc4t.cpp:30]   --->   Operation 96 'read' 'In_ddr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %In_ddr_read" [source/conv_acc4t.cpp:30]   --->   Operation 97 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INDATA_LOAD_VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 99 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i8 %add_ln30" [source/conv_acc4t.cpp:30]   --->   Operation 102 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 103 'getelementptr' 'in_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 104 'getelementptr' 'in_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 105 'getelementptr' 'in_2_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln30_1" [source/conv_acc4t.cpp:30]   --->   Operation 106 'getelementptr' 'in_3_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [source/conv_acc4t.cpp:28]   --->   Operation 108 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_2_addr" [source/conv_acc4t.cpp:30]   --->   Operation 109 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 110 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_1_addr" [source/conv_acc4t.cpp:30]   --->   Operation 111 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 112 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_0_addr" [source/conv_acc4t.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 114 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 0)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %in_3_addr" [source/conv_acc4t.cpp:30]   --->   Operation 115 'store' 'store_ln30' <Predicate = (trunc_ln30_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split164" [source/conv_acc4t.cpp:30]   --->   Operation 116 'br' 'br_ln30' <Predicate = (trunc_ln30_1 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 117 [7/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 117 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 118 [6/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 118 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 119 [5/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 119 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 120 [4/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 120 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 121 [3/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 121 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 122 [2/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 122 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 123 [1/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc4t.cpp:38]   --->   Operation 123 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln38 = br void" [source/conv_acc4t.cpp:38]   --->   Operation 124 'br' 'br_ln38' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 2.62>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9 0, void %_Z7load_inPfPA16_A16_f.exit.i, i9 %add_ln38_1, void %.split813" [source/conv_acc4t.cpp:38]   --->   Operation 125 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %select_ln38_1, void %.split813" [source/conv_acc4t.cpp:38]   --->   Operation 126 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i8 0, void %_Z7load_inPfPA16_A16_f.exit.i, i8 %select_ln40_2, void %.split813" [source/conv_acc4t.cpp:40]   --->   Operation 127 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%L_chi = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %select_ln40_1, void %.split813" [source/conv_acc4t.cpp:40]   --->   Operation 128 'phi' 'L_chi' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i6 0, void %_Z7load_inPfPA16_A16_f.exit.i, i6 %select_ln42_1, void %.split813" [source/conv_acc4t.cpp:42]   --->   Operation 129 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%L_kr = phi i3 0, void %_Z7load_inPfPA16_A16_f.exit.i, i3 %add_ln44, void %.split813" [source/conv_acc4t.cpp:44]   --->   Operation 130 'phi' 'L_kr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.77ns)   --->   "%add_ln38_1 = add i9 %indvar_flatten59, i9 1" [source/conv_acc4t.cpp:38]   --->   Operation 131 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.88ns)   --->   "%icmp_ln38 = icmp_eq  i9 %indvar_flatten59, i9 256" [source/conv_acc4t.cpp:38]   --->   Operation 133 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split14, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit" [source/conv_acc4t.cpp:38]   --->   Operation 134 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.67ns)   --->   "%add_ln38 = add i3 %L_cho, i3 1" [source/conv_acc4t.cpp:38]   --->   Operation 135 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i8 %indvar_flatten37, i8 64" [source/conv_acc4t.cpp:40]   --->   Operation 136 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.20ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i3 0, i3 %L_chi" [source/conv_acc4t.cpp:38]   --->   Operation 137 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.20ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i3 %add_ln38, i3 %L_cho" [source/conv_acc4t.cpp:38]   --->   Operation 138 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i3 %select_ln38_1" [source/conv_acc4t.cpp:38]   --->   Operation 139 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%trunc_ln46 = trunc i3 %L_chi" [source/conv_acc4t.cpp:46]   --->   Operation 140 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%select_ln38_2 = select i1 %icmp_ln40, i2 0, i2 %trunc_ln46" [source/conv_acc4t.cpp:38]   --->   Operation 141 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (0.28ns)   --->   "%xor_ln38 = xor i1 %icmp_ln40, i1 1" [source/conv_acc4t.cpp:38]   --->   Operation 142 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.58ns)   --->   "%icmp_ln44 = icmp_eq  i3 %L_kr, i3 4" [source/conv_acc4t.cpp:44]   --->   Operation 143 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln38 = and i1 %icmp_ln44, i1 %xor_ln38" [source/conv_acc4t.cpp:38]   --->   Operation 144 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln42 = icmp_eq  i6 %indvar_flatten25, i6 16" [source/conv_acc4t.cpp:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.28ns)   --->   "%and_ln38_1 = and i1 %icmp_ln42, i1 %xor_ln38" [source/conv_acc4t.cpp:38]   --->   Operation 146 'and' 'and_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %select_ln38, i3 1" [source/conv_acc4t.cpp:40]   --->   Operation 147 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%trunc_ln46_1 = trunc i3 %add_ln40" [source/conv_acc4t.cpp:46]   --->   Operation 148 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %and_ln38_1, i2 %trunc_ln46_1, i2 %select_ln38_2" [source/conv_acc4t.cpp:40]   --->   Operation 149 'select' 'select_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [source/conv_acc4t.cpp:40]   --->   Operation 150 'xor' 'xor_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %xor_ln40" [source/conv_acc4t.cpp:40]   --->   Operation 151 'or' 'or_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln40 = and i1 %and_ln38, i1 %or_ln40" [source/conv_acc4t.cpp:40]   --->   Operation 152 'and' 'and_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %and_ln38_1, i3 %add_ln40, i3 %select_ln38" [source/conv_acc4t.cpp:40]   --->   Operation 153 'select' 'select_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42 = or i1 %and_ln40, i1 %and_ln38_1" [source/conv_acc4t.cpp:42]   --->   Operation 154 'or' 'or_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %or_ln42, i1 %icmp_ln40" [source/conv_acc4t.cpp:42]   --->   Operation 155 'or' 'or_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42_2, i3 0, i3 %L_kr" [source/conv_acc4t.cpp:42]   --->   Operation 156 'select' 'select_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %trunc_ln38, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [source/conv_acc4t.cpp:46]   --->   Operation 157 'switch' 'switch_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.72>
ST_18 : Operation 158 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [source/conv_acc4t.cpp:46]   --->   Operation 158 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 2)> <Delay = 0.72>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 159 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 2)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [source/conv_acc4t.cpp:46]   --->   Operation 160 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 1)> <Delay = 0.72>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 161 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 1)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [source/conv_acc4t.cpp:46]   --->   Operation 162 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 0)> <Delay = 0.72>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 163 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 0)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.72ns)   --->   "%switch_ln46 = switch i2 %select_ln40, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22" [source/conv_acc4t.cpp:46]   --->   Operation 164 'switch' 'switch_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 3)> <Delay = 0.72>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln46 = br void %.split813" [source/conv_acc4t.cpp:46]   --->   Operation 165 'br' 'br_ln46' <Predicate = (!icmp_ln38 & trunc_ln38 == 3)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %select_ln42, i3 1" [source/conv_acc4t.cpp:44]   --->   Operation 166 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln42 = add i6 %indvar_flatten25, i6 1" [source/conv_acc4t.cpp:42]   --->   Operation 167 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%or_ln42_1 = or i1 %and_ln38_1, i1 %icmp_ln40" [source/conv_acc4t.cpp:42]   --->   Operation 168 'or' 'or_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln42_1 = select i1 %or_ln42_1, i6 1, i6 %add_ln42" [source/conv_acc4t.cpp:42]   --->   Operation 169 'select' 'select_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln40_1 = add i8 %indvar_flatten37, i8 1" [source/conv_acc4t.cpp:40]   --->   Operation 170 'add' 'add_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.39ns)   --->   "%select_ln40_2 = select i1 %icmp_ln40, i8 1, i8 %add_ln40_1" [source/conv_acc4t.cpp:40]   --->   Operation 171 'select' 'select_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 173 [1/1] (7.30ns)   --->   "%W_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %W_ddr" [source/conv_acc4t.cpp:46]   --->   Operation 173 'read' 'W_ddr_read' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %W_ddr_read" [source/conv_acc4t.cpp:46]   --->   Operation 174 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.67>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WDATA_LOAD_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 176 'speclooptripcount' 'empty_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln42, i2 0" [source/conv_acc4t.cpp:46]   --->   Operation 182 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %tmp_s" [source/conv_acc4t.cpp:46]   --->   Operation 183 'zext' 'zext_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%w_0_0_addr = getelementptr i32 %w_0_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 184 'getelementptr' 'w_0_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%w_0_1_addr = getelementptr i32 %w_0_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 185 'getelementptr' 'w_0_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%w_0_2_addr = getelementptr i32 %w_0_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 186 'getelementptr' 'w_0_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%w_0_3_addr = getelementptr i32 %w_0_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 187 'getelementptr' 'w_0_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%w_1_0_addr = getelementptr i32 %w_1_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 188 'getelementptr' 'w_1_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%w_1_1_addr = getelementptr i32 %w_1_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 189 'getelementptr' 'w_1_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%w_1_2_addr = getelementptr i32 %w_1_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 190 'getelementptr' 'w_1_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%w_1_3_addr = getelementptr i32 %w_1_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 191 'getelementptr' 'w_1_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%w_2_0_addr = getelementptr i32 %w_2_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 192 'getelementptr' 'w_2_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%w_2_1_addr = getelementptr i32 %w_2_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 193 'getelementptr' 'w_2_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%w_2_2_addr = getelementptr i32 %w_2_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 194 'getelementptr' 'w_2_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%w_2_3_addr = getelementptr i32 %w_2_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 195 'getelementptr' 'w_2_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%w_3_0_addr = getelementptr i32 %w_3_0, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 196 'getelementptr' 'w_3_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%w_3_1_addr = getelementptr i32 %w_3_1, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 197 'getelementptr' 'w_3_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%w_3_2_addr = getelementptr i32 %w_3_2, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 198 'getelementptr' 'w_3_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%w_3_3_addr = getelementptr i32 %w_3_3, i64 0, i64 %zext_ln46" [source/conv_acc4t.cpp:46]   --->   Operation 199 'getelementptr' 'w_3_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [source/conv_acc4t.cpp:44]   --->   Operation 200 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 201 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 202 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 203 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 204 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 205 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 206 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_2_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 207 'store' 'store_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch630" [source/conv_acc4t.cpp:46]   --->   Operation 208 'br' 'br_ln46' <Predicate = (trunc_ln38 == 2 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 209 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 210 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 211 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 212 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 213 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 214 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_1_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 215 'store' 'store_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch524" [source/conv_acc4t.cpp:46]   --->   Operation 216 'br' 'br_ln46' <Predicate = (trunc_ln38 == 1 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 217 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 218 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 219 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 220 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 221 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_0_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 223 'store' 'store_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch418" [source/conv_acc4t.cpp:46]   --->   Operation 224 'br' 'br_ln46' <Predicate = (trunc_ln38 == 0 & select_ln40 == 3)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_2_addr" [source/conv_acc4t.cpp:46]   --->   Operation 225 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 226 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 2)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_1_addr" [source/conv_acc4t.cpp:46]   --->   Operation 227 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 228 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 1)> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_0_addr" [source/conv_acc4t.cpp:46]   --->   Operation 229 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 230 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 0)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.67ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i4 %w_3_3_addr" [source/conv_acc4t.cpp:46]   --->   Operation 231 'store' 'store_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln46 = br void %branch736" [source/conv_acc4t.cpp:46]   --->   Operation 232 'br' 'br_ln46' <Predicate = (trunc_ln38 == 3 & select_ln40 == 3)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln107 = call void @convolution, i32 %w_0_0, i32 %w_0_1, i32 %w_0_2, i32 %w_0_3, i32 %w_1_0, i32 %w_1_1, i32 %w_1_2, i32 %w_1_3, i32 %w_2_0, i32 %w_2_1, i32 %w_2_2, i32 %w_2_3, i32 %w_3_0, i32 %w_3_1, i32 %w_3_2, i32 %w_3_3, i32 %out_0, i32 %out_1, i32 %out_2, i32 %out_3, i32 %in_0, i32 %in_1, i32 %in_2, i32 %in_3" [source/conv_acc4t.cpp:107]   --->   Operation 233 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 234 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Out_ddr, i32 784" [source/conv_acc4t.cpp:55]   --->   Operation 234 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 0.42>
ST_22 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln107 = call void @convolution, i32 %w_0_0, i32 %w_0_1, i32 %w_0_2, i32 %w_0_3, i32 %w_1_0, i32 %w_1_1, i32 %w_1_2, i32 %w_1_3, i32 %w_2_0, i32 %w_2_1, i32 %w_2_2, i32 %w_2_3, i32 %w_3_0, i32 %w_3_1, i32 %w_3_2, i32 %w_3_3, i32 %out_0, i32 %out_1, i32 %out_2, i32 %out_3, i32 %in_0, i32 %in_1, i32 %in_2, i32 %in_3" [source/conv_acc4t.cpp:107]   --->   Operation 235 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln55 = br void" [source/conv_acc4t.cpp:55]   --->   Operation 236 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 23 <SV = 18> <Delay = 4.68>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten101 = phi i10 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i10 %add_ln55_1, void %.split6" [source/conv_acc4t.cpp:55]   --->   Operation 237 'phi' 'indvar_flatten101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%L_ro = phi i4 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i4 %select_ln55_1, void %.split6" [source/conv_acc4t.cpp:55]   --->   Operation 238 'phi' 'L_ro' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i7 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i7 %select_ln57_3, void %.split6" [source/conv_acc4t.cpp:57]   --->   Operation 239 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%L_co = phi i4 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i4 %select_ln57_2, void %.split6" [source/conv_acc4t.cpp:57]   --->   Operation 240 'phi' 'L_co' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%L_cho_1 = phi i3 0, void %_Z7processPfS_PA16_A16_fPA4_A3_A3_fPA14_A14_f.exit, i3 %add_ln59, void %.split6" [source/conv_acc4t.cpp:59]   --->   Operation 241 'phi' 'L_cho_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln55_1 = add i10 %indvar_flatten101, i10 1" [source/conv_acc4t.cpp:55]   --->   Operation 242 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %L_ro, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 243 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %L_ro, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 244 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %tmp_49" [source/conv_acc4t.cpp:61]   --->   Operation 245 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61 = sub i8 %tmp_48, i8 %zext_ln61" [source/conv_acc4t.cpp:61]   --->   Operation 246 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %L_co" [source/conv_acc4t.cpp:61]   --->   Operation 247 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61 = add i8 %sub_ln61, i8 %zext_ln61_1" [source/conv_acc4t.cpp:61]   --->   Operation 248 'add' 'add_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 249 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.91ns)   --->   "%icmp_ln55 = icmp_eq  i10 %indvar_flatten101, i10 784" [source/conv_acc4t.cpp:55]   --->   Operation 250 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split6, void %_Z11offload_outPfPA14_A14_f.exit" [source/conv_acc4t.cpp:55]   --->   Operation 251 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.79ns)   --->   "%add_ln55 = add i4 %L_ro, i4 1" [source/conv_acc4t.cpp:55]   --->   Operation 252 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.81ns)   --->   "%icmp_ln57 = icmp_eq  i7 %indvar_flatten71, i7 56" [source/conv_acc4t.cpp:57]   --->   Operation 253 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (0.39ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i4 0, i4 %L_co" [source/conv_acc4t.cpp:55]   --->   Operation 254 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln55, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 255 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln55, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 256 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i5 %tmp_51" [source/conv_acc4t.cpp:61]   --->   Operation 257 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.76ns)   --->   "%sub_ln61_1 = sub i8 %tmp_50, i8 %zext_ln61_2" [source/conv_acc4t.cpp:61]   --->   Operation 258 'sub' 'sub_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.39ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i4 %add_ln55, i4 %L_ro" [source/conv_acc4t.cpp:55]   --->   Operation 259 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln55_1, i4 0" [source/conv_acc4t.cpp:61]   --->   Operation 260 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln55_1, i1 0" [source/conv_acc4t.cpp:61]   --->   Operation 261 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %tmp_1" [source/conv_acc4t.cpp:61]   --->   Operation 262 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61_2 = sub i8 %p_shl_cast, i8 %zext_ln61_3" [source/conv_acc4t.cpp:61]   --->   Operation 263 'sub' 'sub_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%select_ln55_2 = select i1 %icmp_ln57, i8 %sub_ln61_1, i8 %add_ln61" [source/conv_acc4t.cpp:55]   --->   Operation 264 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln57, i1 1" [source/conv_acc4t.cpp:55]   --->   Operation 265 'xor' 'xor_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.58ns)   --->   "%icmp_ln59 = icmp_eq  i3 %L_cho_1, i3 4" [source/conv_acc4t.cpp:59]   --->   Operation 266 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln59, i1 %xor_ln55" [source/conv_acc4t.cpp:55]   --->   Operation 267 'and' 'and_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.79ns)   --->   "%add_ln57 = add i4 %select_ln55, i4 1" [source/conv_acc4t.cpp:57]   --->   Operation 268 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %and_ln55, i1 %icmp_ln57" [source/conv_acc4t.cpp:57]   --->   Operation 269 'or' 'or_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %or_ln57, i3 0, i3 %L_cho_1" [source/conv_acc4t.cpp:57]   --->   Operation 270 'select' 'select_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i4 %add_ln57" [source/conv_acc4t.cpp:61]   --->   Operation 271 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61_1 = add i8 %sub_ln61_2, i8 %zext_ln61_4" [source/conv_acc4t.cpp:61]   --->   Operation 272 'add' 'add_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 273 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %and_ln55, i8 %add_ln61_1, i8 %select_ln55_2" [source/conv_acc4t.cpp:57]   --->   Operation 273 'select' 'select_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i8 %select_ln57_1" [source/conv_acc4t.cpp:61]   --->   Operation 274 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 275 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 276 [2/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc4t.cpp:57]   --->   Operation 276 'load' 'out_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 277 'getelementptr' 'out_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 278 [2/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc4t.cpp:57]   --->   Operation 278 'load' 'out_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 279 'getelementptr' 'out_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 280 [2/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc4t.cpp:57]   --->   Operation 280 'load' 'out_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln61_5" [source/conv_acc4t.cpp:61]   --->   Operation 281 'getelementptr' 'out_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 282 [2/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc4t.cpp:57]   --->   Operation 282 'load' 'out_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_23 : Operation 283 [1/1] (0.39ns)   --->   "%select_ln57_2 = select i1 %and_ln55, i4 %add_ln57, i4 %select_ln55" [source/conv_acc4t.cpp:57]   --->   Operation 283 'select' 'select_ln57_2' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i3 %select_ln57" [source/conv_acc4t.cpp:61]   --->   Operation 284 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %select_ln57, i3 1" [source/conv_acc4t.cpp:59]   --->   Operation 285 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.77ns)   --->   "%add_ln57_1 = add i7 %indvar_flatten71, i7 1" [source/conv_acc4t.cpp:57]   --->   Operation 286 'add' 'add_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.36ns)   --->   "%select_ln57_3 = select i1 %icmp_ln57, i7 1, i7 %add_ln57_1" [source/conv_acc4t.cpp:57]   --->   Operation 287 'select' 'select_ln57_3' <Predicate = (!icmp_ln55)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 19> <Delay = 1.76>
ST_24 : Operation 288 [1/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc4t.cpp:57]   --->   Operation 288 'load' 'out_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 289 [1/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc4t.cpp:57]   --->   Operation 289 'load' 'out_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 290 [1/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc4t.cpp:57]   --->   Operation 290 'load' 'out_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 291 [1/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc4t.cpp:57]   --->   Operation 291 'load' 'out_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_24 : Operation 292 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %out_0_load, i32 %out_1_load, i32 %out_2_load, i32 %out_3_load, i2 %trunc_ln61" [source/conv_acc4t.cpp:61]   --->   Operation 292 'mux' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTDATA_WRITE_VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"   --->   Operation 293 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 294 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_57_1_VITIS_LOOP_59_2_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 297 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [source/conv_acc4t.cpp:59]   --->   Operation 298 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %tmp" [source/conv_acc4t.cpp:61]   --->   Operation 299 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Out_ddr, i32 %bitcast_ln61, i4 15" [source/conv_acc4t.cpp:61]   --->   Operation 300 'write' 'write_ln61' <Predicate = (!icmp_ln55)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 302 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 302 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 303 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 303 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 21> <Delay = 7.30>
ST_28 : Operation 304 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 304 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 22> <Delay = 7.30>
ST_29 : Operation 305 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 305 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 23> <Delay = 7.30>
ST_30 : Operation 306 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc4t.cpp:139]   --->   Operation 306 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [source/conv_acc4t.cpp:139]   --->   Operation 307 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc4t.cpp:24) [36]  (7.3 ns)

 <State 8>: 2.47ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/conv_acc4t.cpp:26) with incoming values : ('select_ln26_2', source/conv_acc4t.cpp:26) [41]  (0 ns)
	'icmp' operation ('icmp_ln26', source/conv_acc4t.cpp:26) [52]  (0.849 ns)
	'select' operation ('select_ln24', source/conv_acc4t.cpp:24) [53]  (0.414 ns)
	'add' operation ('add_ln26', source/conv_acc4t.cpp:26) [61]  (0.789 ns)
	'select' operation ('select_ln26_1', source/conv_acc4t.cpp:26) [65]  (0.414 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'In_ddr' (source/conv_acc4t.cpp:30) [75]  (7.3 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('in_2_addr', source/conv_acc4t.cpp:30) [71]  (0 ns)
	'store' operation ('store_ln30', source/conv_acc4t.cpp:30) of variable 'bitcast_ln30', source/conv_acc4t.cpp:30 on array 'in_2' [80]  (1.24 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc4t.cpp:38) [97]  (7.3 ns)

 <State 18>: 2.63ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37', source/conv_acc4t.cpp:40) with incoming values : ('select_ln40_2', source/conv_acc4t.cpp:40) [102]  (0 ns)
	'icmp' operation ('icmp_ln40', source/conv_acc4t.cpp:40) [114]  (0.849 ns)
	'select' operation ('select_ln38', source/conv_acc4t.cpp:38) [115]  (0.208 ns)
	'add' operation ('add_ln40', source/conv_acc4t.cpp:40) [126]  (0.673 ns)
	'select' operation ('select_ln40', source/conv_acc4t.cpp:40) [129]  (0.179 ns)
	blocking operation 0.721 ns on control path)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'W_ddr' (source/conv_acc4t.cpp:46) [159]  (7.3 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('w_2_2_addr', source/conv_acc4t.cpp:46) [152]  (0 ns)
	'store' operation ('store_ln46', source/conv_acc4t.cpp:46) of variable 'bitcast_ln46', source/conv_acc4t.cpp:46 on array 'w[2][2]', source/conv_acc4t.cpp:123 [165]  (0.677 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'Out_ddr' (source/conv_acc4t.cpp:55) [236]  (7.3 ns)

 <State 22>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten101', source/conv_acc4t.cpp:55) with incoming values : ('add_ln55_1', source/conv_acc4t.cpp:55) [239]  (0.427 ns)

 <State 23>: 4.69ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten71', source/conv_acc4t.cpp:57) with incoming values : ('select_ln57_3', source/conv_acc4t.cpp:57) [241]  (0 ns)
	'icmp' operation ('icmp_ln57', source/conv_acc4t.cpp:57) [258]  (0.817 ns)
	'select' operation ('select_ln55', source/conv_acc4t.cpp:55) [259]  (0.391 ns)
	'add' operation ('add_ln57', source/conv_acc4t.cpp:57) [274]  (0.797 ns)
	'add' operation ('add_ln61_1', source/conv_acc4t.cpp:61) [279]  (1.05 ns)
	'select' operation ('select_ln57_1', source/conv_acc4t.cpp:57) [280]  (0.393 ns)
	'getelementptr' operation ('out_0_addr', source/conv_acc4t.cpp:61) [282]  (0 ns)
	'load' operation ('out_0_load', source/conv_acc4t.cpp:57) on array 'out_0' [283]  (1.24 ns)

 <State 24>: 1.76ns
The critical path consists of the following:
	'load' operation ('out_0_load', source/conv_acc4t.cpp:57) on array 'out_0' [283]  (1.24 ns)
	'mux' operation ('tmp', source/conv_acc4t.cpp:61) [294]  (0.525 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus write on port 'Out_ddr' (source/conv_acc4t.cpp:61) [296]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc4t.cpp:139) [302]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc4t.cpp:139) [302]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc4t.cpp:139) [302]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc4t.cpp:139) [302]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response on port 'Out_ddr' (source/conv_acc4t.cpp:139) [302]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
