/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [35:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_3z[2] : celloutsig_1_8z[17];
  assign celloutsig_1_19z = ~(celloutsig_1_18z | celloutsig_1_13z);
  assign celloutsig_0_1z = ~(in_data[57] | celloutsig_0_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_1z[3] ^ celloutsig_1_5z[1]);
  assign celloutsig_0_6z = { celloutsig_0_2z[27:22], celloutsig_0_1z } + { in_data[53:50], celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[44:13], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } + in_data[63:28];
  assign celloutsig_1_5z = celloutsig_1_3z[11:8] + celloutsig_1_1z[4:1];
  assign celloutsig_0_12z = { in_data[85:84], celloutsig_0_0z } <= { celloutsig_0_5z[3:2], celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[152:141], celloutsig_1_1z } <= in_data[132:116];
  assign celloutsig_1_17z = { celloutsig_1_10z[2:1], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_15z } && { celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_18z = ! { celloutsig_0_4z[4:3], celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_6z[4:0], celloutsig_0_0z } < { celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_3z = { in_data[176:172], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[24:23], celloutsig_0_1z } % { 1'h1, in_data[58:57] };
  assign celloutsig_1_10z = celloutsig_1_1z % { 1'h1, celloutsig_1_3z[11:8] };
  assign celloutsig_1_4z = in_data[134:116] != { in_data[178:165], celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[132:129] !== { celloutsig_1_11z[2:0], celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[169:166] !== in_data[117:114];
  assign celloutsig_0_0z = & in_data[10:8];
  assign celloutsig_0_17z = celloutsig_0_12z & in_data[32];
  assign celloutsig_0_8z = | { in_data[45:18], celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[137:129];
  assign celloutsig_0_9z = ~^ in_data[16:13];
  assign celloutsig_1_15z = ^ { in_data[152], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_7z = ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2:1], celloutsig_0_3z } << { celloutsig_0_2z[31:29], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z } << { celloutsig_0_6z[5:2], celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[147:144], celloutsig_1_0z } >> { in_data[182:180], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[7:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } <<< { celloutsig_1_3z[12:7], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } >>> { in_data[161:160], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_15z = celloutsig_0_11z;
  assign celloutsig_0_22z = ~((celloutsig_0_18z & celloutsig_0_7z) | (celloutsig_0_9z & celloutsig_0_8z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
