{
	"route__net": 1509,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 218,
	"route__wirelength__iter:1": 29560,
	"route__drc_errors__iter:2": 148,
	"route__wirelength__iter:2": 29401,
	"route__drc_errors__iter:3": 88,
	"route__wirelength__iter:3": 29415,
	"route__drc_errors__iter:4": 2,
	"route__wirelength__iter:4": 29429,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 29431,
	"route__drc_errors": 0,
	"route__wirelength": 29431,
	"route__vias": 9413,
	"route__vias__singlecut": 9413,
	"route__vias__multicut": 0,
	"design__io": 260,
	"design__die__area": 40000,
	"design__core__area": 33565.9,
	"design__instance__count": 2180,
	"design__instance__area": 11359.6,
	"design__instance__count__stdcell": 2180,
	"design__instance__area__stdcell": 11359.6,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.338428,
	"design__instance__utilization__stdcell": 0.338428,
	"design__instance__count__class:fill_cell": 278,
	"design__instance__count__class:tap_cell": 423,
	"design__instance__count__class:antenna_cell": 435,
	"design__instance__count__class:clock_buffer": 10,
	"design__instance__count__class:timing_repair_buffer": 271,
	"design__instance__count__class:inverter": 24,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 64,
	"design__instance__count__class:multi_input_combinational_cell": 947,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}